
// Verilog netlist produced by program backanno, Version Radiant (64-bit) 1.0.0.350.6

// backanno -n Verilog -o ImpactAttempt04_29_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui ImpactAttempt04_29_impl_1.udb 
// Netlist created on Mon Apr 29 14:36:20 2019
// Netlist written on Mon Apr 29 14:36:25 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade 6

`timescale 1 ns / 1 ps

module Main ( s_data_top, clk_cntr_top, latch_top, matrix_clk, OE, lat, RGB, 
              row );
  input  s_data_top;
  output clk_cntr_top, latch_top, matrix_clk, OE, lat;
  output [5:0] RGB;
  output [3:0] row;
  wire   \nes_inst/CLK_MAP/n85[19] , \nes_inst/CLK_MAP/n8634 , 
         \nes_inst/CLK_MAP/n6260 , \nes_inst/CLK_MAP/cnt[19] , matrix_clk_c, 
         \nes_inst/CLK_MAP/n85[18] , \nes_inst/CLK_MAP/n85[17] , 
         \nes_inst/CLK_MAP/n8631 , \nes_inst/CLK_MAP/cnt[18] , 
         \nes_inst/CLK_MAP/n6258 , \nes_inst/CLK_MAP/cnt[17] , 
         \nes_inst/CLK_MAP/n85[16] , \nes_inst/CLK_MAP/n85[15] , 
         \nes_inst/CLK_MAP/n8628 , \nes_inst/CLK_MAP/cnt[16] , 
         \nes_inst/CLK_MAP/n6256 , \nes_inst/CLK_MAP/cnt[15] , 
         \nes_inst/CLK_MAP/n85[14] , \nes_inst/CLK_MAP/n85[13] , 
         \nes_inst/CLK_MAP/n8625 , \nes_inst/CLK_MAP/cnt[14] , 
         \nes_inst/CLK_MAP/n6254 , \nes_inst/CLK_MAP/cnt[13] , 
         \nes_inst/CLK_MAP/n85[12] , \nes_inst/CLK_MAP/n85[11] , 
         \nes_inst/CLK_MAP/n8622 , \nes_inst/CLK_MAP/cnt[12] , 
         \nes_inst/CLK_MAP/n6252 , \nes_inst/CLK_MAP/cnt[11] , 
         \nes_inst/CLK_MAP/n85[10] , \nes_inst/CLK_MAP/n85[9] , 
         \nes_inst/CLK_MAP/n8619 , \nes_inst/CLK_MAP/cnt[10] , 
         \nes_inst/CLK_MAP/n6250 , \nes_inst/CLK_MAP/cnt[9] , 
         \nes_inst/CLK_MAP/n85[8] , \nes_inst/CLK_MAP/n85[7] , 
         \nes_inst/CLK_MAP/n8616 , \nes_inst/cnt[8] , \nes_inst/CLK_MAP/n6248 , 
         \nes_inst/CLK_MAP/n149[7] , \nes_inst/CLK_MAP/n85[6] , 
         \nes_inst/CLK_MAP/n85[5] , \nes_inst/CLK_MAP/n8613 , 
         \nes_inst/CLK_MAP/n149[6] , \nes_inst/CLK_MAP/n6246 , 
         \nes_inst/CLK_MAP/n149[5] , \nes_inst/CLK_MAP/n85[4] , 
         \nes_inst/CLK_MAP/n85[3] , \nes_inst/CLK_MAP/n8610 , 
         \nes_inst/CLK_MAP/n149[4] , \nes_inst/CLK_MAP/n6244 , 
         \nes_inst/CLK_MAP/n149[3] , \nes_inst/CLK_MAP/n85[2] , 
         \nes_inst/CLK_MAP/n85[1] , \nes_inst/CLK_MAP/n8607 , 
         \nes_inst/CLK_MAP/n149[2] , \nes_inst/CLK_MAP/n6242 , 
         \nes_inst/CLK_MAP/n149[1] , \nes_inst/CLK_MAP/n85[0] , 
         \nes_inst/CLK_MAP/n8595 , \nes_inst/CLK_MAP/n149[0] , VCC_net, n18, 
         n19, n8589, \counter[2] , n6198, n2, clk, n20, n8586, n3, 
         \cc_inst/n133[12] , \cc_inst/n133[11] , \cc_inst/n8541 , 
         \cc_inst/movement_counter[12] , \cc_inst/n6219 , 
         \cc_inst/movement_counter[11] , n633, \cc_inst/n3276 , 
         \cc_inst/n6221 , \cc_inst/n133[10] , \cc_inst/n133[9] , 
         \cc_inst/n8538 , \cc_inst/movement_counter[10] , \cc_inst/n6217 , 
         \cc_inst/movement_counter[9] , \cc_inst/n133[8] , \cc_inst/n133[7] , 
         \cc_inst/n8535 , \cc_inst/movement_counter[8] , \cc_inst/n6215 , 
         \cc_inst/movement_counter[7] , \cc_inst/n133[6] , \cc_inst/n133[5] , 
         \cc_inst/n8532 , \cc_inst/movement_counter[6] , \cc_inst/n6213 , 
         \cc_inst/movement_counter[5] , \cc_inst/n133[4] , \cc_inst/n133[3] , 
         \cc_inst/n8529 , \cc_inst/movement_counter[4] , \cc_inst/n6211 , 
         \cc_inst/movement_counter[3] , \cc_inst/n133[2] , \cc_inst/n133[1] , 
         \cc_inst/n8526 , \cc_inst/movement_counter[2] , \cc_inst/n6209 , 
         \cc_inst/movement_counter[1] , \cc_inst/n133[0] , \cc_inst/n8523 , 
         \cc_inst/movement_counter[0] , \cc_inst/n133[31] , \cc_inst/n8571 , 
         \cc_inst/n6239 , \cc_inst/movement_counter[31] , \cc_inst/n133[30] , 
         \cc_inst/n133[29] , \cc_inst/n8568 , \cc_inst/movement_counter[30] , 
         \cc_inst/n6237 , \cc_inst/movement_counter[29] , \cc_inst/n133[28] , 
         \cc_inst/n133[27] , \cc_inst/n8565 , \cc_inst/movement_counter[28] , 
         \cc_inst/n6235 , \cc_inst/movement_counter[27] , \cc_inst/n133[26] , 
         \cc_inst/n133[25] , \cc_inst/n8562 , \cc_inst/movement_counter[26] , 
         \cc_inst/n6233 , \cc_inst/movement_counter[25] , \cc_inst/n133[24] , 
         \cc_inst/n133[23] , \cc_inst/n8559 , \cc_inst/movement_counter[24] , 
         \cc_inst/n6231 , \cc_inst/movement_counter[23] , \cc_inst/n133[22] , 
         \cc_inst/n133[21] , \cc_inst/n8556 , \cc_inst/movement_counter[22] , 
         \cc_inst/n6229 , \cc_inst/movement_counter[21] , \cc_inst/n133[20] , 
         \cc_inst/n133[19] , \cc_inst/n8553 , \cc_inst/movement_counter[20] , 
         \cc_inst/n6227 , \cc_inst/movement_counter[19] , \cc_inst/n133[18] , 
         \cc_inst/n133[17] , \cc_inst/n8550 , \cc_inst/movement_counter[18] , 
         \cc_inst/n6225 , \cc_inst/movement_counter[17] , \cc_inst/n133[16] , 
         \cc_inst/n133[15] , \cc_inst/n8547 , \cc_inst/movement_counter[16] , 
         \cc_inst/n6223 , \cc_inst/movement_counter[15] , \cc_inst/n133[14] , 
         \cc_inst/n133[13] , \cc_inst/n8544 , \cc_inst/movement_counter[14] , 
         \cc_inst/movement_counter[13] , \MD_inst/n29[2] , \MD_inst/n29[1] , 
         \MD_inst/n8598 , \MD_inst/scol[2] , \MD_inst/n6202 , 
         \MD_inst/scol[1] , \MD_inst/scol_5__N_333 , \MD_inst/n6204 , 
         \MD_inst/n29[0] , \MD_inst/n8592 , \MD_inst/scol[0] , \MD_inst/n8583 , 
         \MD_inst/n6267 , \MD_inst/scol[5] , \col_data[5] , \MD_inst/n8580 , 
         \MD_inst/scol[4] , \MD_inst/n6265 , \MD_inst/scol[3] , \col_data[3] , 
         \col_data[4] , \MD_inst/n8577 , \MD_inst/n6263 , \col_data[1] , 
         \col_data[2] , \MD_inst/n8574 , \board_shift_col[0] , 
         \MD_inst/n29[5] , \MD_inst/n8604 , \MD_inst/n6206 , \MD_inst/n29[4] , 
         \MD_inst/n29[3] , \MD_inst/n8601 , \nes_inst/sipo_7__N_585[1] , 
         \nes_inst/sipo_7__N_585[0] , \sipo[1] , n21, \sipo[0] , s_data_top_c, 
         \nes_inst/sipo_7__N_577[0] , \nes_inst/sipo_7__N_577[1] , 
         \sipo_7__N_585[6] , \sipo_7__N_585[7] , \sipo[6] , \sipo[5] , 
         \sipo[7] , \nes_inst/sipo_7__N_577[7] , \nes_inst/sipo_7__N_577[6] , 
         \nes_inst/sipo_7__N_585[4] , \sipo_7__N_585[5] , \sipo[3] , \sipo[4] , 
         \nes_inst/sipo_7__N_577[5] , \nes_inst/sipo_7__N_577[4] , 
         \nes_inst/sipo_7__N_585[2] , \nes_inst/sipo_7__N_585[3] , \sipo[2] , 
         \nes_inst/sipo_7__N_577[3] , \nes_inst/sipo_7__N_577[2] , 
         \nes_inst/sipo_7__N_577[6]/sig_001/FeedThruLUT , 
         \nes_inst/sipo_7__N_577[7]/sig_000/FeedThruLUT , 
         \nes_inst/sipo_7__N_577[4]/sig_003/FeedThruLUT , 
         \nes_inst/sipo_7__N_577[5]/sig_002/FeedThruLUT , 
         \nes_inst/sipo_7__N_577[2]/sig_005/FeedThruLUT , 
         \nes_inst/sipo_7__N_577[3]/sig_004/FeedThruLUT , 
         \nes_inst/sipo_7__N_577[0]/sig_007/FeedThruLUT , 
         \nes_inst/sipo_7__N_577[1]/sig_006/FeedThruLUT , n3326, n3362, 
         \button_out[0] , \button_out[1] , n3360, n3361, \button_out[3] , 
         \button_out[2] , n3358, n3359, \button_out[6] , \button_out[4] , 
         \counter[2]/sig_008/FeedThruLUT , \piece_mem_inst/mem_13__N_541[4] , 
         \piece_mem_inst/mem_13__N_541[2] , \r_data_piece_sig_cc[4] , 
         \w_data_piece_sig_spawn[4] , \w_enable_piece_sig[0] , 
         \w_data_piece_sig_spawn[2] , \r_data_piece_sig_cc[2] , 
         \piece_mem_inst/n3175 , \piece_mem_inst/mem[2]_2 , 
         \piece_mem_inst/mem[4]_2 , \piece_mem_inst/mem_13__N_541[3] , 
         \w_data_piece_sig_spawn[3] , \r_data_piece_sig_cc[3] , 
         \piece_mem_inst/mem[3]_2 , 
         \piece_mem_inst/mem[12]_2/sig_010/FeedThruLUT , 
         \piece_mem_inst/mem[13]_2/sig_009/FeedThruLUT , 
         \piece_mem_inst/mem[12]_2 , \piece_mem_inst/mem[13]_2 , 
         \p2x_sum_adj_749[3] , \p2x_sum_adj_749[2] , 
         \piece_mem_inst/mem[10]_2/sig_012/FeedThruLUT , 
         \piece_mem_inst/mem[11]_2/sig_011/FeedThruLUT , 
         \piece_mem_inst/mem[10]_2 , \piece_mem_inst/mem[11]_2 , 
         \p2x_sum_adj_749[1] , \p2x_sum_adj_749[0] , n3401, 
         \mem[9]/sig_013/FeedThruLUT , \mem[9] , 
         \cc_inst/w_data_piece_sig_cc[9] , \w_enable_piece_sig[1] , 
         \p1y_sum_adj_748[4] , \mem[7]/sig_015/FeedThruLUT , 
         \mem[8]/sig_014/FeedThruLUT , \mem[7] , \mem[8] , 
         \p1y_sum_adj_748[3] , \p1y_sum_adj_748[2] , 
         \mem[5]/sig_017/FeedThruLUT , \mem[6]/sig_016/FeedThruLUT , \mem[5] , 
         \mem[6] , \p1y_sum_adj_748[1] , \p1y_sum_adj_748[0] , n3386, 
         \piece_mem_inst/mem[4]_2/sig_018/FeedThruLUT , \piece_sel_pg[4] , 
         \curr_state[0] , \curr_state[1] , 
         \piece_mem_inst/mem[2]_2/sig_020/FeedThruLUT , 
         \piece_mem_inst/mem[3]_2/sig_019/FeedThruLUT , 
         \mem[0]/sig_022/FeedThruLUT , \mem[1]/sig_021/FeedThruLUT , \mem[0] , 
         \mem[1] , \r_data_piece_sig_cc[1] , \r_data_piece_sig_cc[0] , n3350, 
         n3352, \w_data_piece_sig_cc[6] , \cc_inst/w_data_piece_sig_cc[5] , 
         n3331, n3329, \w_data_piece_sig_cc[1] , \w_data_piece_sig_cc[0] , 
         n3335, n3403, \w_data_piece_sig_cc[8] , 
         \cc_inst/w_data_piece_sig_cc[7] , \piece_mem_inst/n3399 , 
         \piece_mem_inst/n3400 , \w_data_piece_sig_cc[13] , 
         \w_data_piece_sig_cc[10] , \impact_inst/n6647 , \impact_inst/n84[0] , 
         \ref_x[1] , \impact_inst/piece_out_17__N_299[16] , \ref_x[0] , 
         \impact_inst/piece_out_17__N_299[15] , n532, \impact_inst/p1x_sum[0] , 
         \impact_inst/p1x_sum[1] , \impact_inst/n6603 , \impact_inst/n97[0] , 
         \impact_inst/piece_out_17__N_299[9] , 
         \impact_inst/piece_out_17__N_299[10] , \impact_inst/p2x_sum[0] , 
         \impact_inst/p2x_sum[1] , \impact_inst/n6629 , \impact_inst/n110[0] , 
         \impact_inst/piece_out_17__N_299[4] , 
         \impact_inst/piece_out_17__N_299[3] , \impact_inst/p3x_sum[0] , 
         \impact_inst/p3x_sum[1] , \impact_inst/n8028 , \impact_inst/n8130 , 
         \impact_inst/y_start[1] , \r_addr_imp_sig[1] , \impact_inst/n2509 , 
         \impact_inst/n8025 , \impact_inst/n8127 , \impact_inst/y_start[0] , 
         \r_addr_imp_sig[0] , \impact_inst/n503[1] , \impact_inst/n503[0] , 
         \impact_inst/write_counter[1] , \impact_inst/n498 , 
         \impact_inst/write_counter[0] , n7, \write_enable_board_N_289[0] , 
         \write_enable_board_N_289[1] , n1455, piece_sel_pg_4__N_487, 
         \impact_inst/n6621 , \impact_inst/n25[0] , \impact_inst/n924 , 
         \impact_inst/n31_adj_713[1] , \impact_inst/n31_adj_713[0] , 
         \impact_inst/n925 , \impact_inst/p1y_sum_c[0] , 
         \impact_inst/ref_y[0] , n4556, \impact_inst/piece_out_17__N_299[12] , 
         \impact_inst/n3156 , \impact_inst/p1y_sum_c[1] , \impact_inst/n6609 , 
         \impact_inst/n6411 , \impact_inst/n4504 , \impact_inst/n5933 , 
         \impact_inst/ref_y[1] , \impact_inst/n6642 , \impact_inst/n6649 , 
         \impact_inst/n8_adj_687 , \impact_inst/ref_y[2] , \impact_inst/n5931 , 
         \impact_inst/n5929 , \impact_inst/ref_y[3] , \impact_inst/n6_adj_648 , 
         \impact_inst/n6648 , \impact_inst/n6651 , \impact_inst/n6 , 
         \impact_inst/n927 , \impact_inst/n31[3] , \impact_inst/n31[2] , 
         \impact_inst/n926 , \impact_inst/n4_adj_647 , 
         \impact_inst/p3y_sum[2] , \impact_inst/p3y_sum[3] , 
         \impact_inst/n25_adj_716[0] , \impact_inst/n6650 , 
         \impact_inst/p2y_sum[0] , \impact_inst/piece_out_17__N_299[6] , 
         \impact_inst/n6066 , \impact_inst/n31_adj_712[1] , 
         \impact_inst/p2y_sum[1] , \impact_inst/n6645 , \impact_inst/n6619 , 
         \impact_inst/n31_adj_713[3] , \impact_inst/n6_adj_710 , 
         \impact_inst/n31_adj_713[2] , \impact_inst/n4_adj_654 , 
         \impact_inst/p1y_sum_c[2] , \impact_inst/p1y_sum_c[3] , 
         \impact_inst/n25_adj_715[0] , \impact_inst/n6607 , 
         \impact_inst/p3y_sum[0] , \impact_inst/piece_out_17__N_299[0] , 
         \impact_inst/n31[1] , \impact_inst/n6109 , \impact_inst/p3y_sum[1] , 
         \impact_inst/n503[2] , \impact_inst/n503[3] , 
         \impact_inst/write_counter[2] , \impact_inst/write_counter[3] , 
         \impact_inst/n1736 , \impact_inst/n8094 , \impact_inst/n7782 , 
         \r_addr_imp_sig[2] , \impact_inst/n8091 , \impact_inst/y_start[2] , 
         \impact_inst/n7780 , \impact_inst/n7850 , \impact_inst/n2511 , 
         \r_addr_imp_sig[3] , \impact_inst/n6632 , \impact_inst/n6601 , 
         \ref_x[2] , \impact_inst/piece_out_17__N_299[5] , 
         \impact_inst/n4_adj_700 , \ref_x[3] , \impact_inst/p3x_sum[3] , 
         \impact_inst/p3x_sum[2] , \impact_inst/n6622 , \impact_inst/n6615 , 
         \impact_inst/piece_out_17__N_299[11] , \impact_inst/n4_adj_664 , 
         \impact_inst/p2x_sum[3] , \impact_inst/p2x_sum[2] , 
         \impact_inst/n6631 , \impact_inst/n6623 , 
         \impact_inst/piece_out_17__N_299[17] , \impact_inst/n4_adj_652 , 
         \impact_inst/p1x_sum[3] , \impact_inst/p1x_sum[2] , 
         \impact_inst/n6644 , \impact_inst/n6641 , \impact_inst/n4_adj_650 , 
         \impact_inst/n31_adj_712[2] , \impact_inst/n6_adj_703 , 
         \impact_inst/n31_adj_712[3] , \impact_inst/p2y_sum[3] , 
         \impact_inst/p2y_sum[2] , n3393, n3318, n536, \w_addr_sig[1] , 
         \w_addr_sig[0] , n3396, n3317, n3394, n3395, n3391, n3392, 
         \w_addr_sig[3] , \w_addr_sig[2] , \Spawn_inst/n14[0] , 
         \Spawn_inst/n14[1] , \piece_sel_counter[0] , \piece_sel_counter[1] , 
         n483, \Spawn_inst/n5507 , \Spawn_inst/n14[2] , \piece_sel_counter[2] , 
         n3327, n3356, n3355, \cc_inst/n2449 , \n483$n0 , n7400, 
         \Spawn_inst/n3322 , \Spawn_inst/state_out_1__N_458[0] , 
         \cc_inst/n302[1] , \cc_inst/n302[0] , \cc_inst/n3157 , 
         \cc_inst/n6620 , \cc_inst/n868[0] , \cc_inst/n1291[2] , 
         \cc_inst/n1960 , \cc_inst/n1405 , \cc_inst/n1291[0] , \cc_inst/n582 , 
         \cc_inst/n867 , \cc_inst/n629 , \w_data_piece_sig_cc[11] , 
         \cc_inst/n6613 , \cc_inst/n851[0] , \cc_inst/n1425 , 
         \cc_inst/n4_adj_646 , \cc_inst/n1277[3] , \cc_inst/n1277[0] , 
         \cc_inst/n6630 , \cc_inst/n6606 , \cc_inst/n1988 , \cc_inst/n6 , 
         \cc_inst/n6617 , \cc_inst/n6614 , \cc_inst/n4_adj_645 , 
         \cc_inst/n6_adj_640 , \w_data_piece_sig_cc[12] , 
         \pattern_gen_inst/n6588 , \pattern_gen_inst/n110[0] , 
         \pattern_gen_inst/n81 , \pattern_gen_inst/n4657 , \piece_sel_pg[3] , 
         \piece_sel_pg[2] , \pattern_gen_inst/n1509 , RGB_c_3, RGB_c_4, n3325, 
         n3370, \ref_y_adj_768[0] , \ref_y_adj_768[1] , n3368, n3369, 
         \ref_y_adj_768[3] , \ref_y_adj_768[2] , n3365, n3366, 
         \ref_x_adj_767[1] , \ref_x_adj_767[0] , n3363, n3364, 
         \ref_x_adj_767[3] , \ref_x_adj_767[2] , n3389, n3319, 
         \piece_sel_pg[1] , \piece_sel_pg[0] , n3387, n3388, 
         \MD_inst/row_up_3__N_334[2] , \MD_inst/row_up_3__N_334[1] , row_c_1, 
         row_c_2, row_c_0, \MD_inst/row_up_3__N_338 , n3383, n3384, n53, 
         \r_data_sig[3] , \r_enable_sig[0] , n54, \r_data_sig[2] , n3381, 
         n3382, n51, \r_data_sig[5] , n52, \r_data_sig[4] , n3379, n3380, n49, 
         \r_data_sig[7] , n50, \r_data_sig[6] , n3377, n3378, n47, 
         \r_data_sig[9] , n48, \r_data_sig[8] , n3375, n3376, \r_data_sig[11] , 
         n45, n46, \r_data_sig[10] , n3373, n3374, n43, \r_data_sig[13] , n44, 
         \r_data_sig[12] , n3371, n3372, \r_data_sig[15] , n41, n42, 
         \r_data_sig[14] , n3385, n3324, n55, \r_data_sig[1] , \r_data_sig[0] , 
         n56, \cc_inst/n8 , \impact_inst/n2498 , \impact_inst/n8037 , 
         \impact_inst/n2500 , \impact_inst/n8043 , \impact_inst/n8103 , 
         \impact_inst/n8106 , \impact_inst/n8079 , \impact_inst/n8082 , 
         \impact_inst/y_start_4__N_156 , \impact_inst/n4_adj_656 , 
         \impact_inst/y_start_4__N_146 , \impact_inst/n41 , 
         \impact_inst/p1y_sum_c[4] , \impact_inst/n39 , 
         \impact_inst/n8_adj_658 , \impact_inst/p2y_sum[4] , 
         \impact_inst/n8_adj_662 , \impact_inst/ref_y[4] , 
         \impact_inst/n6_adj_665 , \impact_inst/write_piece_N_258 , 
         \impact_inst/n7541 , \impact_inst/n7761 , \impact_inst/n7764 , 
         \impact_inst/n8061 , \impact_inst/n10_adj_705 , \impact_inst/n7776 , 
         \impact_inst/n7773 , \impact_inst/n7554 , 
         \impact_inst/write_piece_N_261 , \impact_inst/n7797 , 
         \impact_inst/n8085 , \impact_inst/n10_adj_708 , \impact_inst/n7800 , 
         \impact_inst/n7743 , \impact_inst/n7382 , write_piece_N_253, 
         start_rowfull_N_243, \impact_inst/n6_adj_704 , \impact_inst/n7576 , 
         \impact_inst/write_piece_N_262 , \impact_inst/n8_adj_668 , 
         \impact_inst/n7809 , \impact_inst/n7803 , \impact_inst/n8055 , 
         \impact_inst/write_piece_N_267 , \impact_inst/n7552 , 
         \impact_inst/n7755 , \impact_inst/n7770 , \impact_inst/n10_adj_707 , 
         \impact_inst/n8049 , \impact_inst/y_start[3] , \impact_inst/n1262[0] , 
         \impact_inst/n506 , write_piece, \impact_inst/n7840 , 
         \impact_inst/p3y_sum[4] , \impact_inst/n4_adj_672 , 
         \impact_inst/n8_adj_671 , \impact_inst/y_start_4__N_148 , 
         \impact_inst/n8_adj_674 , \impact_inst/n4_adj_684 , 
         \impact_inst/n8_adj_683 , \impact_inst/y_start_4__N_158 , 
         \impact_inst/n8_adj_688 , \impact_inst/n8019 , \impact_inst/n7729 , 
         \impact_inst/n7730 , \impact_inst/n8022 , \impact_inst/n7766 , 
         \impact_inst/n7765 , \impact_inst/n8133 , \impact_inst/n8139 , 
         \impact_inst/n8145 , \impact_inst/n8151 , \impact_inst/n8157 , 
         \impact_inst/n6822 , \r_addr_imp_sig[4] , \impact_inst/y_start[4] , 
         \impact_inst/n6_adj_691 , \impact_inst/n7852 , \impact_inst/n1617 , 
         \impact_inst/n7547 , \impact_inst/n8169 , \impact_inst/n8175 , 
         \impact_inst/n8181 , \impact_inst/n8184 , \impact_inst/n8067 , 
         \impact_inst/n7842 , \impact_inst/n4_adj_706 , \impact_inst/n2716 , 
         \impact_inst/n8109 , \impact_inst/n8115 , \impact_inst/n8031 , 
         \impact_inst/n8121 , \impact_inst/n8097 , \cc_inst/n546 , 
         \cc_inst/p1x_sum[3] , \cc_inst/n4_adj_641 , \cc_inst/n3990 , 
         \cc_inst/n7572 , \cc_inst/n575 , \cc_inst/n7837 , \cc_inst/n6714 , 
         \cc_inst/n4_adj_642 , \cc_inst/n850 , \cc_inst/n4506 , 
         \cc_inst/n6694 , \cc_inst/n7387 , \cc_inst/n7592 , 
         \cc_inst/n6_adj_643 , \cc_inst/p2y_sum[4] , \cc_inst/n6_adj_644 , 
         \cc_inst/n24 , \cc_inst/n7391 , \cc_inst/n7372 , \cc_inst/n7399 , 
         \cc_inst/n7370 , n47_adj_726, \cc_inst/n3 , \cc_inst/n4502 , n7398, 
         n7409, n15, n2_adj_721, w_enable_sig, n2820, 
         \pattern_gen_inst/n4_adj_620 , 
         \pattern_gen_inst/piece_out_17__N_299[8] , 
         \pattern_gen_inst/piece_out_17__N_299[6] , 
         \pattern_gen_inst/piece_out_17__N_299[7] , \pattern_gen_inst/n6 , 
         \pattern_gen_inst/n2086 , \pattern_gen_inst/n6635 , 
         \pattern_gen_inst/n3117 , \pattern_gen_inst/piece_out_17__N_299[10] , 
         \pattern_gen_inst/n3109 , \pattern_gen_inst/n10_adj_635 , 
         \pattern_gen_inst/piece_out_17__N_299[2] , 
         \pattern_gen_inst/n4_adj_621 , 
         \pattern_gen_inst/piece_out_17__N_299[0] , 
         \pattern_gen_inst/piece_out_17__N_299[1] , 
         \pattern_gen_inst/n6_adj_622 , \pattern_gen_inst/n2149 , 
         \pattern_gen_inst/n6640 , \pattern_gen_inst/piece_out_17__N_299[4] , 
         \pattern_gen_inst/n10 , \pattern_gen_inst/piece_out_17__N_299[14] , 
         \pattern_gen_inst/n4_adj_623 , 
         \pattern_gen_inst/piece_out_17__N_299[13] , 
         \pattern_gen_inst/piece_out_17__N_299[12] , 
         \pattern_gen_inst/n6_adj_624 , \pattern_gen_inst/n6599 , 
         \pattern_gen_inst/n6634 , \pattern_gen_inst/n16 , 
         \pattern_gen_inst/n11 , \pattern_gen_inst/n7379 , row_c_3, 
         \pattern_gen_inst/n8166 , \pattern_gen_inst/n8076 , 
         \pattern_gen_inst/n8163 , \pattern_gen_inst/n7747 , 
         \pattern_gen_inst/n7748 , \pattern_gen_inst/n7750 , 
         \pattern_gen_inst/n7751 , \pattern_gen_inst/n7739 , 
         \pattern_gen_inst/n8073 , \pattern_gen_inst/n7738 , 
         \pattern_gen_inst/n7744 , \pattern_gen_inst/n7745 , 
         \nes_inst/CLK_MAP/n7 , \nes_inst/CLK_MAP/n19 , \nes_inst/CLK_MAP/n12 , 
         clk_cntr_top_c, \nes_inst/CLK_MAP/n16_adj_719 , 
         \nes_inst/CLK_MAP/n20_adj_718 , latch_top_c, 
         \nes_inst/CLK_MAP/n18_adj_720 , n6596, \cc_inst/n3099 , 
         \piece_mem_inst/n44 , \piece_mem_inst/n40 , \impact_inst/n928 , 
         \impact_inst/n4 , n7_adj_727, \impact_inst/piece_out_17__N_299[7] , 
         \impact_inst/piece_out_17__N_299[2] , start_rowfull, 
         \impact_inst/impact_read , \impact_inst/piece_out_17__N_299[13] , 
         \impact_inst/read_enable_board_N_231 , \impact_inst/n8_adj_657 , 
         \impact_inst/n6_adj_659 , \impact_inst/n4_adj_660 , 
         \impact_inst/n6_adj_661 , \impact_inst/n4_adj_663 , 
         \impact_inst/n4_adj_666 , \impact_inst/n6_adj_673 , 
         \impact_inst/n4_adj_675 , \impact_inst/n6_adj_677 , 
         \impact_inst/n4_adj_680 , \impact_inst/n8_adj_678 , 
         \impact_inst/n6_adj_679 , \impact_inst/n4_adj_681 , 
         \impact_inst/n5927 , n7556, \impact_inst/n6_adj_685 , 
         \impact_inst/n4_adj_689 , \impact_inst/n662 , \impact_inst/n7779 , 
         \impact_inst/n7777 , \impact_inst/impact_read_N_274 , 
         \impact_inst/n6_adj_692 , \impact_inst/n4_adj_698 , 
         \impact_inst/n8_adj_696 , \impact_inst/n6_adj_697 , 
         \impact_inst/write_piece_N_249 , \impact_inst/n4_adj_699 , 
         \impact_inst/piece_out_17__N_299[14] , \impact_inst/n4_adj_711 , 
         \impact_inst/n4_adj_701 , \impact_inst/piece_out_17__N_299[8] , 
         \impact_inst/n7590 , \impact_inst/n7586 , 
         \impact_inst/write_piece_N_264 , \impact_inst/n3 , 
         \impact_inst/n7588 , \impact_inst/n7566 , \impact_inst/n7736 , n3397, 
         manip_done_sig, piece_w_enable_out_N_453, \button_out[7] , 
         \cc_inst/n7570 , \cc_inst/n4549 , \cc_inst/n18 , \cc_inst/n20 , 
         \cc_inst/n19 , \cc_inst/n6559 , \cc_inst/n6_adj_638 , \cc_inst/n6587 , 
         \cc_inst/n6_adj_639 , \cc_inst/n4 , \cc_inst/n38 , \cc_inst/n6627 , 
         \pattern_gen_inst/n2051 , \pattern_gen_inst/n10_adj_637 , 
         \pattern_gen_inst/n3133 , \pattern_gen_inst/n3125 , 
         \pattern_gen_inst/n6611 , \pattern_gen_inst/n14_adj_636 , 
         \pattern_gen_inst/n4 , \pattern_gen_inst/n6584 , 
         \pattern_gen_inst/n14_adj_632 , \pattern_gen_inst/n13_adj_631 , 
         \pattern_gen_inst/n15 , \pattern_gen_inst/n2114 , 
         \pattern_gen_inst/n6_adj_629 , \pattern_gen_inst/n4_adj_628 , 
         \pattern_gen_inst/n3129 , \pattern_gen_inst/piece_out_17__N_299[11] , 
         \pattern_gen_inst/n6637 , \pattern_gen_inst/piece_out_17__N_299[9] , 
         \pattern_gen_inst/n3113 , \pattern_gen_inst/piece_out_17__N_299[3] , 
         \pattern_gen_inst/n11_adj_630 , n3367, \ref_y_adj_768[4] , 
         \pattern_gen_inst/n3105 , \pattern_gen_inst/n17 , 
         \pattern_gen_inst/n2177 , \pattern_gen_inst/n14 , 
         \pattern_gen_inst/n12 , \pattern_gen_inst/n13 , 
         \pattern_gen_inst/n7383 , \pattern_gen_inst/n4_adj_627 , 
         \pattern_gen_inst/n6602 , \pattern_gen_inst/piece_out_17__N_299[5] , 
         \pattern_gen_inst/n6618 , \pattern_gen_inst/n3121 , 
         \pattern_gen_inst/n16_adj_633 , \pattern_gen_inst/n6612 , 
         \pattern_gen_inst/n3137 , \pattern_gen_inst/n4_adj_625 , 
         \pattern_gen_inst/piece_out_17__N_299[15] , 
         \pattern_gen_inst/piece_out_17__N_299[16] , \pattern_gen_inst/n6605 , 
         \pattern_gen_inst/n4649 , \pattern_gen_inst/n4_adj_626 , 
         \pattern_gen_inst/piece_out_17__N_299[17] , \pattern_gen_inst/n6604 , 
         \pattern_gen_inst/n110[2] , RGB_c_5, \pattern_gen_inst/n12_adj_634 , 
         \MD_inst/n10 , \MD_inst/n10_adj_619 , \board_shift_col[3] , 
         \board_shift_col[4] , n3321, \board_shift_col[2] , 
         \board_shift_col[1] , n3390, \w_addr_sig[4] , \piece_mem_inst/n3346 , 
         \piece_mem_inst/n3348 , \impact_inst/piece_out_17__N_299[1] , 
         \impact_inst/n6626 , \impact_inst/n6646 , \impact_inst/n6643 , 
         \impact_inst/n6633 , GND_net, \piece_sel_pg_4__N_487$n1 , 
         \fsm_inst/n3186 , \fsm_inst/piece_w_enable_out_N_67 , 
         \state_out_1__N_454[0] , n3357, \MD_inst/row_up_3__N_334[3] , 
         \MD_inst/n7876 , lat_c, OE_c;

  SLICE_0 SLICE_0( .DI0(\nes_inst/CLK_MAP/n85[19] ), 
    .D1(\nes_inst/CLK_MAP/n8634 ), .D0(\nes_inst/CLK_MAP/n6260 ), 
    .C0(\nes_inst/CLK_MAP/cnt[19] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n6260 ), .CIN1(\nes_inst/CLK_MAP/n8634 ), 
    .Q0(\nes_inst/CLK_MAP/cnt[19] ), .F0(\nes_inst/CLK_MAP/n85[19] ), 
    .COUT0(\nes_inst/CLK_MAP/n8634 ));
  SLICE_1 SLICE_1( .DI1(\nes_inst/CLK_MAP/n85[18] ), 
    .DI0(\nes_inst/CLK_MAP/n85[17] ), .D1(\nes_inst/CLK_MAP/n8631 ), 
    .C1(\nes_inst/CLK_MAP/cnt[18] ), .D0(\nes_inst/CLK_MAP/n6258 ), 
    .C0(\nes_inst/CLK_MAP/cnt[17] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n6258 ), .CIN1(\nes_inst/CLK_MAP/n8631 ), 
    .Q0(\nes_inst/CLK_MAP/cnt[17] ), .Q1(\nes_inst/CLK_MAP/cnt[18] ), 
    .F0(\nes_inst/CLK_MAP/n85[17] ), .F1(\nes_inst/CLK_MAP/n85[18] ), 
    .COUT1(\nes_inst/CLK_MAP/n6260 ), .COUT0(\nes_inst/CLK_MAP/n8631 ));
  SLICE_2 SLICE_2( .DI1(\nes_inst/CLK_MAP/n85[16] ), 
    .DI0(\nes_inst/CLK_MAP/n85[15] ), .D1(\nes_inst/CLK_MAP/n8628 ), 
    .C1(\nes_inst/CLK_MAP/cnt[16] ), .D0(\nes_inst/CLK_MAP/n6256 ), 
    .C0(\nes_inst/CLK_MAP/cnt[15] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n6256 ), .CIN1(\nes_inst/CLK_MAP/n8628 ), 
    .Q0(\nes_inst/CLK_MAP/cnt[15] ), .Q1(\nes_inst/CLK_MAP/cnt[16] ), 
    .F0(\nes_inst/CLK_MAP/n85[15] ), .F1(\nes_inst/CLK_MAP/n85[16] ), 
    .COUT1(\nes_inst/CLK_MAP/n6258 ), .COUT0(\nes_inst/CLK_MAP/n8628 ));
  SLICE_3 SLICE_3( .DI1(\nes_inst/CLK_MAP/n85[14] ), 
    .DI0(\nes_inst/CLK_MAP/n85[13] ), .D1(\nes_inst/CLK_MAP/n8625 ), 
    .C1(\nes_inst/CLK_MAP/cnt[14] ), .D0(\nes_inst/CLK_MAP/n6254 ), 
    .C0(\nes_inst/CLK_MAP/cnt[13] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n6254 ), .CIN1(\nes_inst/CLK_MAP/n8625 ), 
    .Q0(\nes_inst/CLK_MAP/cnt[13] ), .Q1(\nes_inst/CLK_MAP/cnt[14] ), 
    .F0(\nes_inst/CLK_MAP/n85[13] ), .F1(\nes_inst/CLK_MAP/n85[14] ), 
    .COUT1(\nes_inst/CLK_MAP/n6256 ), .COUT0(\nes_inst/CLK_MAP/n8625 ));
  SLICE_4 SLICE_4( .DI1(\nes_inst/CLK_MAP/n85[12] ), 
    .DI0(\nes_inst/CLK_MAP/n85[11] ), .D1(\nes_inst/CLK_MAP/n8622 ), 
    .C1(\nes_inst/CLK_MAP/cnt[12] ), .D0(\nes_inst/CLK_MAP/n6252 ), 
    .C0(\nes_inst/CLK_MAP/cnt[11] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n6252 ), .CIN1(\nes_inst/CLK_MAP/n8622 ), 
    .Q0(\nes_inst/CLK_MAP/cnt[11] ), .Q1(\nes_inst/CLK_MAP/cnt[12] ), 
    .F0(\nes_inst/CLK_MAP/n85[11] ), .F1(\nes_inst/CLK_MAP/n85[12] ), 
    .COUT1(\nes_inst/CLK_MAP/n6254 ), .COUT0(\nes_inst/CLK_MAP/n8622 ));
  SLICE_5 SLICE_5( .DI1(\nes_inst/CLK_MAP/n85[10] ), 
    .DI0(\nes_inst/CLK_MAP/n85[9] ), .D1(\nes_inst/CLK_MAP/n8619 ), 
    .C1(\nes_inst/CLK_MAP/cnt[10] ), .D0(\nes_inst/CLK_MAP/n6250 ), 
    .C0(\nes_inst/CLK_MAP/cnt[9] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n6250 ), .CIN1(\nes_inst/CLK_MAP/n8619 ), 
    .Q0(\nes_inst/CLK_MAP/cnt[9] ), .Q1(\nes_inst/CLK_MAP/cnt[10] ), 
    .F0(\nes_inst/CLK_MAP/n85[9] ), .F1(\nes_inst/CLK_MAP/n85[10] ), 
    .COUT1(\nes_inst/CLK_MAP/n6252 ), .COUT0(\nes_inst/CLK_MAP/n8619 ));
  SLICE_6 SLICE_6( .DI1(\nes_inst/CLK_MAP/n85[8] ), 
    .DI0(\nes_inst/CLK_MAP/n85[7] ), .D1(\nes_inst/CLK_MAP/n8616 ), 
    .C1(\nes_inst/cnt[8] ), .D0(\nes_inst/CLK_MAP/n6248 ), 
    .C0(\nes_inst/CLK_MAP/n149[7] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n6248 ), .CIN1(\nes_inst/CLK_MAP/n8616 ), 
    .Q0(\nes_inst/CLK_MAP/n149[7] ), .Q1(\nes_inst/cnt[8] ), 
    .F0(\nes_inst/CLK_MAP/n85[7] ), .F1(\nes_inst/CLK_MAP/n85[8] ), 
    .COUT1(\nes_inst/CLK_MAP/n6250 ), .COUT0(\nes_inst/CLK_MAP/n8616 ));
  SLICE_7 SLICE_7( .DI1(\nes_inst/CLK_MAP/n85[6] ), 
    .DI0(\nes_inst/CLK_MAP/n85[5] ), .D1(\nes_inst/CLK_MAP/n8613 ), 
    .C1(\nes_inst/CLK_MAP/n149[6] ), .D0(\nes_inst/CLK_MAP/n6246 ), 
    .C0(\nes_inst/CLK_MAP/n149[5] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n6246 ), .CIN1(\nes_inst/CLK_MAP/n8613 ), 
    .Q0(\nes_inst/CLK_MAP/n149[5] ), .Q1(\nes_inst/CLK_MAP/n149[6] ), 
    .F0(\nes_inst/CLK_MAP/n85[5] ), .F1(\nes_inst/CLK_MAP/n85[6] ), 
    .COUT1(\nes_inst/CLK_MAP/n6248 ), .COUT0(\nes_inst/CLK_MAP/n8613 ));
  SLICE_8 SLICE_8( .DI1(\nes_inst/CLK_MAP/n85[4] ), 
    .DI0(\nes_inst/CLK_MAP/n85[3] ), .D1(\nes_inst/CLK_MAP/n8610 ), 
    .C1(\nes_inst/CLK_MAP/n149[4] ), .D0(\nes_inst/CLK_MAP/n6244 ), 
    .C0(\nes_inst/CLK_MAP/n149[3] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n6244 ), .CIN1(\nes_inst/CLK_MAP/n8610 ), 
    .Q0(\nes_inst/CLK_MAP/n149[3] ), .Q1(\nes_inst/CLK_MAP/n149[4] ), 
    .F0(\nes_inst/CLK_MAP/n85[3] ), .F1(\nes_inst/CLK_MAP/n85[4] ), 
    .COUT1(\nes_inst/CLK_MAP/n6246 ), .COUT0(\nes_inst/CLK_MAP/n8610 ));
  SLICE_9 SLICE_9( .DI1(\nes_inst/CLK_MAP/n85[2] ), 
    .DI0(\nes_inst/CLK_MAP/n85[1] ), .D1(\nes_inst/CLK_MAP/n8607 ), 
    .C1(\nes_inst/CLK_MAP/n149[2] ), .D0(\nes_inst/CLK_MAP/n6242 ), 
    .C0(\nes_inst/CLK_MAP/n149[1] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n6242 ), .CIN1(\nes_inst/CLK_MAP/n8607 ), 
    .Q0(\nes_inst/CLK_MAP/n149[1] ), .Q1(\nes_inst/CLK_MAP/n149[2] ), 
    .F0(\nes_inst/CLK_MAP/n85[1] ), .F1(\nes_inst/CLK_MAP/n85[2] ), 
    .COUT1(\nes_inst/CLK_MAP/n6244 ), .COUT0(\nes_inst/CLK_MAP/n8607 ));
  SLICE_10 SLICE_10( .DI1(\nes_inst/CLK_MAP/n85[0] ), 
    .D1(\nes_inst/CLK_MAP/n8595 ), .C1(\nes_inst/CLK_MAP/n149[0] ), 
    .B1(VCC_net), .CLK(matrix_clk_c), .CIN1(\nes_inst/CLK_MAP/n8595 ), 
    .Q1(\nes_inst/CLK_MAP/n149[0] ), .F1(\nes_inst/CLK_MAP/n85[0] ), 
    .COUT1(\nes_inst/CLK_MAP/n6242 ), .COUT0(\nes_inst/CLK_MAP/n8595 ));
  SLICE_11 SLICE_11( .DI1(n18), .DI0(n19), .D1(n8589), .C1(\counter[2] ), 
    .D0(n6198), .C0(n2), .CLK(clk), .CIN0(n6198), .CIN1(n8589), .Q0(n2), 
    .Q1(\counter[2] ), .F0(n19), .F1(n18), .COUT0(n8589));
  SLICE_12 SLICE_12( .DI1(n20), .D1(n8586), .C1(n3), .B1(VCC_net), .CLK(clk), 
    .CIN1(n8586), .Q1(n3), .F1(n20), .COUT1(n6198), .COUT0(n8586));
  SLICE_13 SLICE_13( .DI1(\cc_inst/n133[12] ), .DI0(\cc_inst/n133[11] ), 
    .D1(\cc_inst/n8541 ), .C1(\cc_inst/movement_counter[12] ), 
    .D0(\cc_inst/n6219 ), .C0(\cc_inst/movement_counter[11] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6219 ), 
    .CIN1(\cc_inst/n8541 ), .Q0(\cc_inst/movement_counter[11] ), 
    .Q1(\cc_inst/movement_counter[12] ), .F0(\cc_inst/n133[11] ), 
    .F1(\cc_inst/n133[12] ), .COUT1(\cc_inst/n6221 ), .COUT0(\cc_inst/n8541 ));
  SLICE_14 SLICE_14( .DI1(\cc_inst/n133[10] ), .DI0(\cc_inst/n133[9] ), 
    .D1(\cc_inst/n8538 ), .C1(\cc_inst/movement_counter[10] ), 
    .D0(\cc_inst/n6217 ), .C0(\cc_inst/movement_counter[9] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6217 ), 
    .CIN1(\cc_inst/n8538 ), .Q0(\cc_inst/movement_counter[9] ), 
    .Q1(\cc_inst/movement_counter[10] ), .F0(\cc_inst/n133[9] ), 
    .F1(\cc_inst/n133[10] ), .COUT1(\cc_inst/n6219 ), .COUT0(\cc_inst/n8538 ));
  SLICE_15 SLICE_15( .DI1(\cc_inst/n133[8] ), .DI0(\cc_inst/n133[7] ), 
    .D1(\cc_inst/n8535 ), .C1(\cc_inst/movement_counter[8] ), 
    .D0(\cc_inst/n6215 ), .C0(\cc_inst/movement_counter[7] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6215 ), 
    .CIN1(\cc_inst/n8535 ), .Q0(\cc_inst/movement_counter[7] ), 
    .Q1(\cc_inst/movement_counter[8] ), .F0(\cc_inst/n133[7] ), 
    .F1(\cc_inst/n133[8] ), .COUT1(\cc_inst/n6217 ), .COUT0(\cc_inst/n8535 ));
  SLICE_16 SLICE_16( .DI1(\cc_inst/n133[6] ), .DI0(\cc_inst/n133[5] ), 
    .D1(\cc_inst/n8532 ), .C1(\cc_inst/movement_counter[6] ), 
    .D0(\cc_inst/n6213 ), .C0(\cc_inst/movement_counter[5] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6213 ), 
    .CIN1(\cc_inst/n8532 ), .Q0(\cc_inst/movement_counter[5] ), 
    .Q1(\cc_inst/movement_counter[6] ), .F0(\cc_inst/n133[5] ), 
    .F1(\cc_inst/n133[6] ), .COUT1(\cc_inst/n6215 ), .COUT0(\cc_inst/n8532 ));
  SLICE_17 SLICE_17( .DI1(\cc_inst/n133[4] ), .DI0(\cc_inst/n133[3] ), 
    .D1(\cc_inst/n8529 ), .C1(\cc_inst/movement_counter[4] ), 
    .D0(\cc_inst/n6211 ), .C0(\cc_inst/movement_counter[3] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6211 ), 
    .CIN1(\cc_inst/n8529 ), .Q0(\cc_inst/movement_counter[3] ), 
    .Q1(\cc_inst/movement_counter[4] ), .F0(\cc_inst/n133[3] ), 
    .F1(\cc_inst/n133[4] ), .COUT1(\cc_inst/n6213 ), .COUT0(\cc_inst/n8529 ));
  SLICE_18 SLICE_18( .DI1(\cc_inst/n133[2] ), .DI0(\cc_inst/n133[1] ), 
    .D1(\cc_inst/n8526 ), .C1(\cc_inst/movement_counter[2] ), 
    .D0(\cc_inst/n6209 ), .C0(\cc_inst/movement_counter[1] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6209 ), 
    .CIN1(\cc_inst/n8526 ), .Q0(\cc_inst/movement_counter[1] ), 
    .Q1(\cc_inst/movement_counter[2] ), .F0(\cc_inst/n133[1] ), 
    .F1(\cc_inst/n133[2] ), .COUT1(\cc_inst/n6211 ), .COUT0(\cc_inst/n8526 ));
  SLICE_19 SLICE_19( .DI1(\cc_inst/n133[0] ), .D1(\cc_inst/n8523 ), 
    .C1(\cc_inst/movement_counter[0] ), .B1(VCC_net), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN1(\cc_inst/n8523 ), 
    .Q1(\cc_inst/movement_counter[0] ), .F1(\cc_inst/n133[0] ), 
    .COUT1(\cc_inst/n6209 ), .COUT0(\cc_inst/n8523 ));
  SLICE_20 SLICE_20( .DI0(\cc_inst/n133[31] ), .D1(\cc_inst/n8571 ), 
    .D0(\cc_inst/n6239 ), .C0(\cc_inst/movement_counter[31] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6239 ), 
    .CIN1(\cc_inst/n8571 ), .Q0(\cc_inst/movement_counter[31] ), 
    .F0(\cc_inst/n133[31] ), .COUT0(\cc_inst/n8571 ));
  SLICE_21 SLICE_21( .DI1(\cc_inst/n133[30] ), .DI0(\cc_inst/n133[29] ), 
    .D1(\cc_inst/n8568 ), .C1(\cc_inst/movement_counter[30] ), 
    .D0(\cc_inst/n6237 ), .C0(\cc_inst/movement_counter[29] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6237 ), 
    .CIN1(\cc_inst/n8568 ), .Q0(\cc_inst/movement_counter[29] ), 
    .Q1(\cc_inst/movement_counter[30] ), .F0(\cc_inst/n133[29] ), 
    .F1(\cc_inst/n133[30] ), .COUT1(\cc_inst/n6239 ), .COUT0(\cc_inst/n8568 ));
  SLICE_22 SLICE_22( .DI1(\cc_inst/n133[28] ), .DI0(\cc_inst/n133[27] ), 
    .D1(\cc_inst/n8565 ), .C1(\cc_inst/movement_counter[28] ), 
    .D0(\cc_inst/n6235 ), .C0(\cc_inst/movement_counter[27] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6235 ), 
    .CIN1(\cc_inst/n8565 ), .Q0(\cc_inst/movement_counter[27] ), 
    .Q1(\cc_inst/movement_counter[28] ), .F0(\cc_inst/n133[27] ), 
    .F1(\cc_inst/n133[28] ), .COUT1(\cc_inst/n6237 ), .COUT0(\cc_inst/n8565 ));
  SLICE_23 SLICE_23( .DI1(\cc_inst/n133[26] ), .DI0(\cc_inst/n133[25] ), 
    .D1(\cc_inst/n8562 ), .C1(\cc_inst/movement_counter[26] ), 
    .D0(\cc_inst/n6233 ), .C0(\cc_inst/movement_counter[25] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6233 ), 
    .CIN1(\cc_inst/n8562 ), .Q0(\cc_inst/movement_counter[25] ), 
    .Q1(\cc_inst/movement_counter[26] ), .F0(\cc_inst/n133[25] ), 
    .F1(\cc_inst/n133[26] ), .COUT1(\cc_inst/n6235 ), .COUT0(\cc_inst/n8562 ));
  SLICE_24 SLICE_24( .DI1(\cc_inst/n133[24] ), .DI0(\cc_inst/n133[23] ), 
    .D1(\cc_inst/n8559 ), .C1(\cc_inst/movement_counter[24] ), 
    .D0(\cc_inst/n6231 ), .C0(\cc_inst/movement_counter[23] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6231 ), 
    .CIN1(\cc_inst/n8559 ), .Q0(\cc_inst/movement_counter[23] ), 
    .Q1(\cc_inst/movement_counter[24] ), .F0(\cc_inst/n133[23] ), 
    .F1(\cc_inst/n133[24] ), .COUT1(\cc_inst/n6233 ), .COUT0(\cc_inst/n8559 ));
  SLICE_25 SLICE_25( .DI1(\cc_inst/n133[22] ), .DI0(\cc_inst/n133[21] ), 
    .D1(\cc_inst/n8556 ), .C1(\cc_inst/movement_counter[22] ), 
    .D0(\cc_inst/n6229 ), .C0(\cc_inst/movement_counter[21] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6229 ), 
    .CIN1(\cc_inst/n8556 ), .Q0(\cc_inst/movement_counter[21] ), 
    .Q1(\cc_inst/movement_counter[22] ), .F0(\cc_inst/n133[21] ), 
    .F1(\cc_inst/n133[22] ), .COUT1(\cc_inst/n6231 ), .COUT0(\cc_inst/n8556 ));
  SLICE_26 SLICE_26( .DI1(\cc_inst/n133[20] ), .DI0(\cc_inst/n133[19] ), 
    .D1(\cc_inst/n8553 ), .C1(\cc_inst/movement_counter[20] ), 
    .D0(\cc_inst/n6227 ), .C0(\cc_inst/movement_counter[19] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6227 ), 
    .CIN1(\cc_inst/n8553 ), .Q0(\cc_inst/movement_counter[19] ), 
    .Q1(\cc_inst/movement_counter[20] ), .F0(\cc_inst/n133[19] ), 
    .F1(\cc_inst/n133[20] ), .COUT1(\cc_inst/n6229 ), .COUT0(\cc_inst/n8553 ));
  SLICE_27 SLICE_27( .DI1(\cc_inst/n133[18] ), .DI0(\cc_inst/n133[17] ), 
    .D1(\cc_inst/n8550 ), .C1(\cc_inst/movement_counter[18] ), 
    .D0(\cc_inst/n6225 ), .C0(\cc_inst/movement_counter[17] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6225 ), 
    .CIN1(\cc_inst/n8550 ), .Q0(\cc_inst/movement_counter[17] ), 
    .Q1(\cc_inst/movement_counter[18] ), .F0(\cc_inst/n133[17] ), 
    .F1(\cc_inst/n133[18] ), .COUT1(\cc_inst/n6227 ), .COUT0(\cc_inst/n8550 ));
  SLICE_28 SLICE_28( .DI1(\cc_inst/n133[16] ), .DI0(\cc_inst/n133[15] ), 
    .D1(\cc_inst/n8547 ), .C1(\cc_inst/movement_counter[16] ), 
    .D0(\cc_inst/n6223 ), .C0(\cc_inst/movement_counter[15] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6223 ), 
    .CIN1(\cc_inst/n8547 ), .Q0(\cc_inst/movement_counter[15] ), 
    .Q1(\cc_inst/movement_counter[16] ), .F0(\cc_inst/n133[15] ), 
    .F1(\cc_inst/n133[16] ), .COUT1(\cc_inst/n6225 ), .COUT0(\cc_inst/n8547 ));
  SLICE_29 SLICE_29( .DI1(\cc_inst/n133[14] ), .DI0(\cc_inst/n133[13] ), 
    .D1(\cc_inst/n8544 ), .C1(\cc_inst/movement_counter[14] ), 
    .D0(\cc_inst/n6221 ), .C0(\cc_inst/movement_counter[13] ), .CE(n633), 
    .LSR(\cc_inst/n3276 ), .CLK(matrix_clk_c), .CIN0(\cc_inst/n6221 ), 
    .CIN1(\cc_inst/n8544 ), .Q0(\cc_inst/movement_counter[13] ), 
    .Q1(\cc_inst/movement_counter[14] ), .F0(\cc_inst/n133[13] ), 
    .F1(\cc_inst/n133[14] ), .COUT1(\cc_inst/n6223 ), .COUT0(\cc_inst/n8544 ));
  SLICE_30 SLICE_30( .DI1(\MD_inst/n29[2] ), .DI0(\MD_inst/n29[1] ), 
    .D1(\MD_inst/n8598 ), .C1(\MD_inst/scol[2] ), .D0(\MD_inst/n6202 ), 
    .C0(\MD_inst/scol[1] ), .LSR(\MD_inst/scol_5__N_333 ), .CLK(matrix_clk_c), 
    .CIN0(\MD_inst/n6202 ), .CIN1(\MD_inst/n8598 ), .Q0(\MD_inst/scol[1] ), 
    .Q1(\MD_inst/scol[2] ), .F0(\MD_inst/n29[1] ), .F1(\MD_inst/n29[2] ), 
    .COUT1(\MD_inst/n6204 ), .COUT0(\MD_inst/n8598 ));
  SLICE_31 SLICE_31( .DI1(\MD_inst/n29[0] ), .D1(\MD_inst/n8592 ), 
    .C1(\MD_inst/scol[0] ), .B1(VCC_net), .LSR(\MD_inst/scol_5__N_333 ), 
    .CLK(matrix_clk_c), .CIN1(\MD_inst/n8592 ), .Q1(\MD_inst/scol[0] ), 
    .F1(\MD_inst/n29[0] ), .COUT1(\MD_inst/n6202 ), .COUT0(\MD_inst/n8592 ));
  SLICE_32 SLICE_32( .D1(\MD_inst/n8583 ), .D0(\MD_inst/n6267 ), .C0(VCC_net), 
    .B0(\MD_inst/scol[5] ), .CIN0(\MD_inst/n6267 ), .CIN1(\MD_inst/n8583 ), 
    .F0(\col_data[5] ), .COUT0(\MD_inst/n8583 ));
  SLICE_33 SLICE_33( .D1(\MD_inst/n8580 ), .C1(VCC_net), 
    .B1(\MD_inst/scol[4] ), .D0(\MD_inst/n6265 ), .C0(VCC_net), 
    .B0(\MD_inst/scol[3] ), .CIN0(\MD_inst/n6265 ), .CIN1(\MD_inst/n8580 ), 
    .F0(\col_data[3] ), .F1(\col_data[4] ), .COUT1(\MD_inst/n6267 ), 
    .COUT0(\MD_inst/n8580 ));
  SLICE_34 SLICE_34( .D1(\MD_inst/n8577 ), .C1(VCC_net), 
    .B1(\MD_inst/scol[2] ), .D0(\MD_inst/n6263 ), .C0(VCC_net), 
    .B0(\MD_inst/scol[1] ), .CIN0(\MD_inst/n6263 ), .CIN1(\MD_inst/n8577 ), 
    .F0(\col_data[1] ), .F1(\col_data[2] ), .COUT1(\MD_inst/n6265 ), 
    .COUT0(\MD_inst/n8577 ));
  SLICE_35 SLICE_35( .D1(\MD_inst/n8574 ), .C1(VCC_net), 
    .B1(\MD_inst/scol[0] ), .CIN1(\MD_inst/n8574 ), .F1(\board_shift_col[0] ), 
    .COUT1(\MD_inst/n6263 ), .COUT0(\MD_inst/n8574 ));
  SLICE_36 SLICE_36( .DI0(\MD_inst/n29[5] ), .D1(\MD_inst/n8604 ), 
    .D0(\MD_inst/n6206 ), .C0(\MD_inst/scol[5] ), 
    .LSR(\MD_inst/scol_5__N_333 ), .CLK(matrix_clk_c), .CIN0(\MD_inst/n6206 ), 
    .CIN1(\MD_inst/n8604 ), .Q0(\MD_inst/scol[5] ), .F0(\MD_inst/n29[5] ), 
    .COUT0(\MD_inst/n8604 ));
  SLICE_37 SLICE_37( .DI1(\MD_inst/n29[4] ), .DI0(\MD_inst/n29[3] ), 
    .D1(\MD_inst/n8601 ), .C1(\MD_inst/scol[4] ), .D0(\MD_inst/n6204 ), 
    .C0(\MD_inst/scol[3] ), .LSR(\MD_inst/scol_5__N_333 ), .CLK(matrix_clk_c), 
    .CIN0(\MD_inst/n6204 ), .CIN1(\MD_inst/n8601 ), .Q0(\MD_inst/scol[3] ), 
    .Q1(\MD_inst/scol[4] ), .F0(\MD_inst/n29[3] ), .F1(\MD_inst/n29[4] ), 
    .COUT1(\MD_inst/n6206 ), .COUT0(\MD_inst/n8601 ));
  SLICE_38 SLICE_38( .DI1(\nes_inst/sipo_7__N_585[1] ), 
    .DI0(\nes_inst/sipo_7__N_585[0] ), .C1(\sipo[1] ), .B1(n21), 
    .A1(\sipo[0] ), .D0(s_data_top_c), .B0(\sipo[0] ), .A0(n21), 
    .CLK(\nes_inst/cnt[8] ), .Q0(\nes_inst/sipo_7__N_577[0] ), 
    .Q1(\nes_inst/sipo_7__N_577[1] ), .F0(\nes_inst/sipo_7__N_585[0] ), 
    .F1(\nes_inst/sipo_7__N_585[1] ));
  SLICE_39 SLICE_39( .DI1(\sipo_7__N_585[6] ), .DI0(\sipo_7__N_585[7] ), 
    .D1(n21), .C1(\sipo[6] ), .A1(\sipo[5] ), .D0(\sipo[7] ), .B0(\sipo[6] ), 
    .A0(n21), .CLK(\nes_inst/cnt[8] ), .Q0(\nes_inst/sipo_7__N_577[7] ), 
    .Q1(\nes_inst/sipo_7__N_577[6] ), .F0(\sipo_7__N_585[7] ), 
    .F1(\sipo_7__N_585[6] ));
  SLICE_41 SLICE_41( .DI1(\nes_inst/sipo_7__N_585[4] ), 
    .DI0(\sipo_7__N_585[5] ), .D1(n21), .C1(\sipo[3] ), .A1(\sipo[4] ), 
    .D0(\sipo[4] ), .C0(n21), .B0(\sipo[5] ), .CLK(\nes_inst/cnt[8] ), 
    .Q0(\nes_inst/sipo_7__N_577[5] ), .Q1(\nes_inst/sipo_7__N_577[4] ), 
    .F0(\sipo_7__N_585[5] ), .F1(\nes_inst/sipo_7__N_585[4] ));
  SLICE_43 SLICE_43( .DI1(\nes_inst/sipo_7__N_585[2] ), 
    .DI0(\nes_inst/sipo_7__N_585[3] ), .D1(\sipo[2] ), .C1(n21), 
    .B1(\sipo[1] ), .D0(\sipo[3] ), .C0(\sipo[2] ), .B0(n21), 
    .CLK(\nes_inst/cnt[8] ), .Q0(\nes_inst/sipo_7__N_577[3] ), 
    .Q1(\nes_inst/sipo_7__N_577[2] ), .F0(\nes_inst/sipo_7__N_585[3] ), 
    .F1(\nes_inst/sipo_7__N_585[2] ));
  SLICE_46 SLICE_46( .DI1(\nes_inst/sipo_7__N_577[6]/sig_001/FeedThruLUT ), 
    .DI0(\nes_inst/sipo_7__N_577[7]/sig_000/FeedThruLUT ), 
    .B1(\nes_inst/sipo_7__N_577[6] ), .D0(\nes_inst/sipo_7__N_577[7] ), 
    .CLK(matrix_clk_c), .Q0(\sipo[7] ), .Q1(\sipo[6] ), 
    .F0(\nes_inst/sipo_7__N_577[7]/sig_000/FeedThruLUT ), 
    .F1(\nes_inst/sipo_7__N_577[6]/sig_001/FeedThruLUT ));
  SLICE_48 SLICE_48( .DI1(\nes_inst/sipo_7__N_577[4]/sig_003/FeedThruLUT ), 
    .DI0(\nes_inst/sipo_7__N_577[5]/sig_002/FeedThruLUT ), 
    .A1(\nes_inst/sipo_7__N_577[4] ), .A0(\nes_inst/sipo_7__N_577[5] ), 
    .CLK(matrix_clk_c), .Q0(\sipo[5] ), .Q1(\sipo[4] ), 
    .F0(\nes_inst/sipo_7__N_577[5]/sig_002/FeedThruLUT ), 
    .F1(\nes_inst/sipo_7__N_577[4]/sig_003/FeedThruLUT ));
  SLICE_50 SLICE_50( .DI1(\nes_inst/sipo_7__N_577[2]/sig_005/FeedThruLUT ), 
    .DI0(\nes_inst/sipo_7__N_577[3]/sig_004/FeedThruLUT ), 
    .A1(\nes_inst/sipo_7__N_577[2] ), .D0(\nes_inst/sipo_7__N_577[3] ), 
    .CLK(matrix_clk_c), .Q0(\sipo[3] ), .Q1(\sipo[2] ), 
    .F0(\nes_inst/sipo_7__N_577[3]/sig_004/FeedThruLUT ), 
    .F1(\nes_inst/sipo_7__N_577[2]/sig_005/FeedThruLUT ));
  SLICE_52 SLICE_52( .DI1(\nes_inst/sipo_7__N_577[0]/sig_007/FeedThruLUT ), 
    .DI0(\nes_inst/sipo_7__N_577[1]/sig_006/FeedThruLUT ), 
    .A1(\nes_inst/sipo_7__N_577[0] ), .A0(\nes_inst/sipo_7__N_577[1] ), 
    .CLK(matrix_clk_c), .Q0(\sipo[1] ), .Q1(\sipo[0] ), 
    .F0(\nes_inst/sipo_7__N_577[1]/sig_006/FeedThruLUT ), 
    .F1(\nes_inst/sipo_7__N_577[0]/sig_007/FeedThruLUT ));
  SLICE_53 SLICE_53( .DI1(n3326), .DI0(n3362), .D1(\button_out[0] ), 
    .C1(\sipo[0] ), .A1(n21), .D0(n21), .C0(\sipo[1] ), .B0(\button_out[1] ), 
    .CLK(matrix_clk_c), .Q0(\button_out[1] ), .Q1(\button_out[0] ), .F0(n3362), 
    .F1(n3326));
  SLICE_54 SLICE_54( .DI1(n3360), .DI0(n3361), .D1(\button_out[3] ), 
    .C1(\sipo[3] ), .A1(n21), .D0(n21), .C0(\button_out[2] ), .A0(\sipo[2] ), 
    .CLK(matrix_clk_c), .Q0(\button_out[2] ), .Q1(\button_out[3] ), .F0(n3361), 
    .F1(n3360));
  SLICE_56 SLICE_56( .DI1(n3358), .DI0(n3359), .D1(\button_out[6] ), .C1(n21), 
    .B1(\sipo[6] ), .D0(\sipo[4] ), .C0(\button_out[4] ), .B0(n21), 
    .CLK(matrix_clk_c), .Q0(\button_out[4] ), .Q1(\button_out[6] ), .F0(n3359), 
    .F1(n3358));
  SLICE_61 SLICE_61( .DI0(\counter[2]/sig_008/FeedThruLUT ), .C0(\counter[2] ), 
    .CLK(clk), .Q0(matrix_clk_c), .F0(\counter[2]/sig_008/FeedThruLUT ));
  SLICE_62 SLICE_62( .DI1(\piece_mem_inst/mem_13__N_541[4] ), 
    .DI0(\piece_mem_inst/mem_13__N_541[2] ), .D1(\r_data_piece_sig_cc[4] ), 
    .B1(\w_data_piece_sig_spawn[4] ), .A1(\w_enable_piece_sig[0] ), 
    .D0(\w_enable_piece_sig[0] ), .B0(\w_data_piece_sig_spawn[2] ), 
    .A0(\r_data_piece_sig_cc[2] ), .CE(\piece_mem_inst/n3175 ), 
    .CLK(matrix_clk_c), .Q0(\piece_mem_inst/mem[2]_2 ), 
    .Q1(\piece_mem_inst/mem[4]_2 ), .F0(\piece_mem_inst/mem_13__N_541[2] ), 
    .F1(\piece_mem_inst/mem_13__N_541[4] ));
  SLICE_63 SLICE_63( .DI0(\piece_mem_inst/mem_13__N_541[3] ), 
    .D0(\w_data_piece_sig_spawn[3] ), .B0(\r_data_piece_sig_cc[3] ), 
    .A0(\w_enable_piece_sig[0] ), .CE(\piece_mem_inst/n3175 ), 
    .CLK(matrix_clk_c), .Q0(\piece_mem_inst/mem[3]_2 ), 
    .F0(\piece_mem_inst/mem_13__N_541[3] ));
  SLICE_65 SLICE_65( .DI1(\piece_mem_inst/mem[12]_2/sig_010/FeedThruLUT ), 
    .DI0(\piece_mem_inst/mem[13]_2/sig_009/FeedThruLUT ), 
    .B1(\piece_mem_inst/mem[12]_2 ), .A0(\piece_mem_inst/mem[13]_2 ), 
    .CLK(matrix_clk_c), .Q0(\p2x_sum_adj_749[3] ), .Q1(\p2x_sum_adj_749[2] ), 
    .F0(\piece_mem_inst/mem[13]_2/sig_009/FeedThruLUT ), 
    .F1(\piece_mem_inst/mem[12]_2/sig_010/FeedThruLUT ));
  SLICE_67 SLICE_67( .DI1(\piece_mem_inst/mem[10]_2/sig_012/FeedThruLUT ), 
    .DI0(\piece_mem_inst/mem[11]_2/sig_011/FeedThruLUT ), 
    .D1(\piece_mem_inst/mem[10]_2 ), .C0(\piece_mem_inst/mem[11]_2 ), 
    .CLK(matrix_clk_c), .Q0(\p2x_sum_adj_749[1] ), .Q1(\p2x_sum_adj_749[0] ), 
    .F0(\piece_mem_inst/mem[11]_2/sig_011/FeedThruLUT ), 
    .F1(\piece_mem_inst/mem[10]_2/sig_012/FeedThruLUT ));
  SLICE_69 SLICE_69( .DI1(n3401), .DI0(\mem[9]/sig_013/FeedThruLUT ), 
    .D1(\mem[9] ), .C1(\cc_inst/w_data_piece_sig_cc[9] ), 
    .B1(\w_enable_piece_sig[1] ), .A1(\w_enable_piece_sig[0] ), .A0(\mem[9] ), 
    .CLK(matrix_clk_c), .Q0(\p1y_sum_adj_748[4] ), .Q1(\mem[9] ), 
    .F0(\mem[9]/sig_013/FeedThruLUT ), .F1(n3401));
  SLICE_70 SLICE_70( .DI1(\mem[7]/sig_015/FeedThruLUT ), 
    .DI0(\mem[8]/sig_014/FeedThruLUT ), .B1(\mem[7] ), .A0(\mem[8] ), 
    .CLK(matrix_clk_c), .Q0(\p1y_sum_adj_748[3] ), .Q1(\p1y_sum_adj_748[2] ), 
    .F0(\mem[8]/sig_014/FeedThruLUT ), .F1(\mem[7]/sig_015/FeedThruLUT ));
  SLICE_72 SLICE_72( .DI1(\mem[5]/sig_017/FeedThruLUT ), 
    .DI0(\mem[6]/sig_016/FeedThruLUT ), .B1(\mem[5] ), .A0(\mem[6] ), 
    .CLK(matrix_clk_c), .Q0(\p1y_sum_adj_748[1] ), .Q1(\p1y_sum_adj_748[0] ), 
    .F0(\mem[6]/sig_016/FeedThruLUT ), .F1(\mem[5]/sig_017/FeedThruLUT ));
  SLICE_74 SLICE_74( .DI1(n3386), 
    .DI0(\piece_mem_inst/mem[4]_2/sig_018/FeedThruLUT ), 
    .D1(\piece_sel_pg[4] ), .C1(\r_data_piece_sig_cc[4] ), 
    .B1(\curr_state[0] ), .A1(\curr_state[1] ), .A0(\piece_mem_inst/mem[4]_2 ), 
    .CLK(matrix_clk_c), .Q0(\r_data_piece_sig_cc[4] ), .Q1(\piece_sel_pg[4] ), 
    .F0(\piece_mem_inst/mem[4]_2/sig_018/FeedThruLUT ), .F1(n3386));
  SLICE_75 SLICE_75( .DI1(\piece_mem_inst/mem[2]_2/sig_020/FeedThruLUT ), 
    .DI0(\piece_mem_inst/mem[3]_2/sig_019/FeedThruLUT ), 
    .B1(\piece_mem_inst/mem[2]_2 ), .D0(\piece_mem_inst/mem[3]_2 ), 
    .CLK(matrix_clk_c), .Q0(\r_data_piece_sig_cc[3] ), 
    .Q1(\r_data_piece_sig_cc[2] ), 
    .F0(\piece_mem_inst/mem[3]_2/sig_019/FeedThruLUT ), 
    .F1(\piece_mem_inst/mem[2]_2/sig_020/FeedThruLUT ));
  SLICE_77 SLICE_77( .DI1(\mem[0]/sig_022/FeedThruLUT ), 
    .DI0(\mem[1]/sig_021/FeedThruLUT ), .A1(\mem[0] ), .A0(\mem[1] ), 
    .CLK(matrix_clk_c), .Q0(\r_data_piece_sig_cc[1] ), 
    .Q1(\r_data_piece_sig_cc[0] ), .F0(\mem[1]/sig_021/FeedThruLUT ), 
    .F1(\mem[0]/sig_022/FeedThruLUT ));
  SLICE_78 SLICE_78( .DI1(n3350), .DI0(n3352), .D1(\w_enable_piece_sig[1] ), 
    .C1(\w_data_piece_sig_cc[6] ), .B1(\mem[6] ), .A1(\w_enable_piece_sig[0] ), 
    .D0(\w_enable_piece_sig[1] ), .C0(\mem[5] ), .B0(\w_enable_piece_sig[0] ), 
    .A0(\cc_inst/w_data_piece_sig_cc[5] ), .CLK(matrix_clk_c), .Q0(\mem[5] ), 
    .Q1(\mem[6] ), .F0(n3352), .F1(n3350));
  SLICE_82 SLICE_82( .DI1(n3331), .DI0(n3329), .D1(\w_enable_piece_sig[1] ), 
    .C1(\mem[1] ), .B1(\w_data_piece_sig_cc[1] ), .A1(\w_enable_piece_sig[0] ), 
    .D0(\w_data_piece_sig_cc[0] ), .C0(\w_enable_piece_sig[0] ), .B0(\mem[0] ), 
    .A0(\w_enable_piece_sig[1] ), .CLK(matrix_clk_c), .Q0(\mem[0] ), 
    .Q1(\mem[1] ), .F0(n3329), .F1(n3331));
  SLICE_84 SLICE_84( .DI1(n3335), .DI0(n3403), .D1(\w_data_piece_sig_cc[8] ), 
    .C1(\w_enable_piece_sig[1] ), .B1(\mem[8] ), .A1(\w_enable_piece_sig[0] ), 
    .D0(\w_enable_piece_sig[0] ), .C0(\w_enable_piece_sig[1] ), 
    .B0(\cc_inst/w_data_piece_sig_cc[7] ), .A0(\mem[7] ), .CLK(matrix_clk_c), 
    .Q0(\mem[7] ), .Q1(\mem[8] ), .F0(n3403), .F1(n3335));
  SLICE_87 SLICE_87( .DI1(\piece_mem_inst/n3399 ), 
    .DI0(\piece_mem_inst/n3400 ), .D1(\piece_mem_inst/mem[13]_2 ), 
    .C1(\w_enable_piece_sig[1] ), .B1(\w_data_piece_sig_cc[13] ), 
    .A1(\w_enable_piece_sig[0] ), .D0(\w_enable_piece_sig[1] ), 
    .C0(\w_data_piece_sig_cc[10] ), .B0(\w_enable_piece_sig[0] ), 
    .A0(\piece_mem_inst/mem[10]_2 ), .CLK(matrix_clk_c), 
    .Q0(\piece_mem_inst/mem[10]_2 ), .Q1(\piece_mem_inst/mem[13]_2 ), 
    .F0(\piece_mem_inst/n3400 ), .F1(\piece_mem_inst/n3399 ));
  SLICE_90 SLICE_90( .DI1(\impact_inst/n6647 ), .DI0(\impact_inst/n84[0] ), 
    .D1(\ref_x[1] ), .C1(\impact_inst/piece_out_17__N_299[16] ), 
    .B1(\ref_x[0] ), .A1(\impact_inst/piece_out_17__N_299[15] ), 
    .D0(\impact_inst/piece_out_17__N_299[15] ), .A0(\ref_x[0] ), .CE(n532), 
    .CLK(matrix_clk_c), .Q0(\impact_inst/p1x_sum[0] ), 
    .Q1(\impact_inst/p1x_sum[1] ), .F0(\impact_inst/n84[0] ), 
    .F1(\impact_inst/n6647 ));
  SLICE_91 SLICE_91( .DI1(\impact_inst/n6603 ), .DI0(\impact_inst/n97[0] ), 
    .D1(\impact_inst/piece_out_17__N_299[9] ), 
    .C1(\impact_inst/piece_out_17__N_299[10] ), .B1(\ref_x[1] ), 
    .A1(\ref_x[0] ), .B0(\ref_x[0] ), 
    .A0(\impact_inst/piece_out_17__N_299[9] ), .CE(n532), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p2x_sum[0] ), .Q1(\impact_inst/p2x_sum[1] ), 
    .F0(\impact_inst/n97[0] ), .F1(\impact_inst/n6603 ));
  SLICE_92 SLICE_92( .DI1(\impact_inst/n6629 ), .DI0(\impact_inst/n110[0] ), 
    .D1(\impact_inst/piece_out_17__N_299[4] ), .C1(\ref_x[1] ), 
    .B1(\impact_inst/piece_out_17__N_299[3] ), .A1(\ref_x[0] ), 
    .D0(\ref_x[0] ), .C0(\impact_inst/piece_out_17__N_299[3] ), .CE(n532), 
    .CLK(matrix_clk_c), .Q0(\impact_inst/p3x_sum[0] ), 
    .Q1(\impact_inst/p3x_sum[1] ), .F0(\impact_inst/n110[0] ), 
    .F1(\impact_inst/n6629 ));
  SLICE_93 SLICE_93( .DI1(\impact_inst/n8028 ), .DI0(\impact_inst/n8130 ), 
    .D1(\impact_inst/y_start[1] ), .C1(\r_addr_imp_sig[1] ), 
    .B1(\impact_inst/n2509 ), .A1(\impact_inst/n8025 ), 
    .D0(\impact_inst/n8127 ), .C0(\impact_inst/n2509 ), 
    .B0(\impact_inst/y_start[0] ), .A0(\r_addr_imp_sig[0] ), 
    .CLK(matrix_clk_c), .Q0(\r_addr_imp_sig[0] ), .Q1(\r_addr_imp_sig[1] ), 
    .F0(\impact_inst/n8130 ), .F1(\impact_inst/n8028 ));
  SLICE_95 SLICE_95( .DI1(\impact_inst/n503[1] ), .DI0(\impact_inst/n503[0] ), 
    .D1(\impact_inst/write_counter[1] ), .C1(\impact_inst/n498 ), 
    .A1(\impact_inst/write_counter[0] ), .D0(\impact_inst/write_counter[0] ), 
    .C0(n7), .B0(\write_enable_board_N_289[0] ), 
    .A0(\write_enable_board_N_289[1] ), .CE(n1455), 
    .LSR(piece_sel_pg_4__N_487), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/write_counter[0] ), .Q1(\impact_inst/write_counter[1] ), 
    .F0(\impact_inst/n503[0] ), .F1(\impact_inst/n503[1] ));
  SLICE_97 SLICE_97( .DI1(\impact_inst/n6621 ), .DI0(\impact_inst/n25[0] ), 
    .D1(\impact_inst/n924 ), .C1(\impact_inst/n31_adj_713[1] ), 
    .B1(\impact_inst/n31_adj_713[0] ), .A1(\impact_inst/n925 ), 
    .D0(\impact_inst/p1y_sum_c[0] ), .C0(\impact_inst/ref_y[0] ), .B0(n4556), 
    .A0(\impact_inst/piece_out_17__N_299[12] ), .CE(\impact_inst/n3156 ), 
    .CLK(matrix_clk_c), .Q0(\impact_inst/p1y_sum_c[0] ), 
    .Q1(\impact_inst/p1y_sum_c[1] ), .F0(\impact_inst/n25[0] ), 
    .F1(\impact_inst/n6621 ));
  SLICE_98 SLICE_98( .DI1(\impact_inst/n6609 ), .DI0(\impact_inst/n6411 ), 
    .D1(\impact_inst/ref_y[0] ), .C1(\impact_inst/n4504 ), 
    .B1(\impact_inst/n5933 ), .A1(\impact_inst/ref_y[1] ), 
    .D0(\p1y_sum_adj_748[0] ), .B0(\impact_inst/n4504 ), 
    .A0(\impact_inst/ref_y[0] ), .CE(\impact_inst/n3156 ), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/ref_y[0] ), .Q1(\impact_inst/ref_y[1] ), 
    .F0(\impact_inst/n6411 ), .F1(\impact_inst/n6609 ));
  SLICE_100 SLICE_100( .DI1(\impact_inst/n6642 ), .DI0(\impact_inst/n6649 ), 
    .D1(\impact_inst/n8_adj_687 ), .C1(\impact_inst/ref_y[2] ), 
    .B1(\impact_inst/n5931 ), .A1(\impact_inst/n4504 ), 
    .D0(\impact_inst/n4504 ), .C0(\impact_inst/n5929 ), 
    .B0(\impact_inst/ref_y[3] ), .A0(\impact_inst/n6_adj_648 ), 
    .CE(\impact_inst/n3156 ), .CLK(matrix_clk_c), .Q0(\impact_inst/ref_y[3] ), 
    .Q1(\impact_inst/ref_y[2] ), .F0(\impact_inst/n6649 ), 
    .F1(\impact_inst/n6642 ));
  SLICE_103 SLICE_103( .DI1(\impact_inst/n6648 ), .DI0(\impact_inst/n6651 ), 
    .C1(\impact_inst/n6 ), .B1(\impact_inst/n927 ), .A1(\impact_inst/n31[3] ), 
    .D0(\impact_inst/n31[2] ), .B0(\impact_inst/n926 ), 
    .A0(\impact_inst/n4_adj_647 ), .CE(\impact_inst/n3156 ), 
    .CLK(matrix_clk_c), .Q0(\impact_inst/p3y_sum[2] ), 
    .Q1(\impact_inst/p3y_sum[3] ), .F0(\impact_inst/n6651 ), 
    .F1(\impact_inst/n6648 ));
  SLICE_104 SLICE_104( .DI1(\impact_inst/n25_adj_716[0] ), 
    .DI0(\impact_inst/n6650 ), .D1(\impact_inst/p2y_sum[0] ), 
    .C1(\impact_inst/ref_y[0] ), .B1(n4556), 
    .A1(\impact_inst/piece_out_17__N_299[6] ), .C0(\impact_inst/n6066 ), 
    .B0(\impact_inst/n31_adj_712[1] ), .A0(\impact_inst/n925 ), 
    .CE(\impact_inst/n3156 ), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p2y_sum[1] ), .Q1(\impact_inst/p2y_sum[0] ), 
    .F0(\impact_inst/n6650 ), .F1(\impact_inst/n25_adj_716[0] ));
  SLICE_105 SLICE_105( .DI1(\impact_inst/n6645 ), .DI0(\impact_inst/n6619 ), 
    .D1(\impact_inst/n31_adj_713[3] ), .B1(\impact_inst/n6_adj_710 ), 
    .A1(\impact_inst/n927 ), .D0(\impact_inst/n31_adj_713[2] ), 
    .C0(\impact_inst/n926 ), .A0(\impact_inst/n4_adj_654 ), 
    .CE(\impact_inst/n3156 ), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p1y_sum_c[2] ), .Q1(\impact_inst/p1y_sum_c[3] ), 
    .F0(\impact_inst/n6619 ), .F1(\impact_inst/n6645 ));
  SLICE_109 SLICE_109( .DI1(\impact_inst/n25_adj_715[0] ), 
    .DI0(\impact_inst/n6607 ), .D1(\impact_inst/p3y_sum[0] ), 
    .C1(\impact_inst/ref_y[0] ), .B1(n4556), 
    .A1(\impact_inst/piece_out_17__N_299[0] ), .D0(\impact_inst/n925 ), 
    .B0(\impact_inst/n31[1] ), .A0(\impact_inst/n6109 ), 
    .CE(\impact_inst/n3156 ), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p3y_sum[1] ), .Q1(\impact_inst/p3y_sum[0] ), 
    .F0(\impact_inst/n6607 ), .F1(\impact_inst/n25_adj_715[0] ));
  SLICE_110 SLICE_110( .DI1(\impact_inst/n503[2] ), 
    .DI0(\impact_inst/n503[3] ), .D1(\impact_inst/write_counter[1] ), 
    .C1(\impact_inst/write_counter[0] ), .B1(\impact_inst/write_counter[2] ), 
    .A1(\impact_inst/n498 ), .D0(\impact_inst/write_counter[3] ), 
    .C0(\impact_inst/n1736 ), .B0(\impact_inst/n498 ), 
    .A0(\impact_inst/write_counter[2] ), .CE(n1455), 
    .LSR(piece_sel_pg_4__N_487), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/write_counter[3] ), .Q1(\impact_inst/write_counter[2] ), 
    .F0(\impact_inst/n503[3] ), .F1(\impact_inst/n503[2] ));
  SLICE_114 SLICE_114( .DI1(\impact_inst/n8094 ), .DI0(\impact_inst/n7782 ), 
    .D1(\r_addr_imp_sig[2] ), .C1(\impact_inst/n2509 ), 
    .B1(\impact_inst/n8091 ), .A1(\impact_inst/y_start[2] ), 
    .D0(\impact_inst/n7780 ), .C0(\impact_inst/n7850 ), 
    .B0(\impact_inst/n2509 ), .A0(\impact_inst/n2511 ), .CLK(matrix_clk_c), 
    .Q0(\r_addr_imp_sig[3] ), .Q1(\r_addr_imp_sig[2] ), 
    .F0(\impact_inst/n7782 ), .F1(\impact_inst/n8094 ));
  SLICE_117 SLICE_117( .DI1(\impact_inst/n6632 ), .DI0(\impact_inst/n6601 ), 
    .D1(\ref_x[2] ), .C1(\impact_inst/piece_out_17__N_299[5] ), 
    .A1(\impact_inst/n4_adj_700 ), .D0(\impact_inst/n4_adj_700 ), 
    .C0(\ref_x[3] ), .B0(\impact_inst/piece_out_17__N_299[5] ), 
    .A0(\ref_x[2] ), .CE(n532), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p3x_sum[3] ), .Q1(\impact_inst/p3x_sum[2] ), 
    .F0(\impact_inst/n6601 ), .F1(\impact_inst/n6632 ));
  SLICE_120 SLICE_120( .DI1(\impact_inst/n6622 ), .DI0(\impact_inst/n6615 ), 
    .D1(\impact_inst/piece_out_17__N_299[11] ), .B1(\impact_inst/n4_adj_664 ), 
    .A1(\ref_x[2] ), .D0(\impact_inst/n4_adj_664 ), .C0(\ref_x[3] ), 
    .B0(\impact_inst/piece_out_17__N_299[11] ), .A0(\ref_x[2] ), .CE(n532), 
    .CLK(matrix_clk_c), .Q0(\impact_inst/p2x_sum[3] ), 
    .Q1(\impact_inst/p2x_sum[2] ), .F0(\impact_inst/n6615 ), 
    .F1(\impact_inst/n6622 ));
  SLICE_123 SLICE_123( .DI1(\impact_inst/n6631 ), .DI0(\impact_inst/n6623 ), 
    .D1(\ref_x[2] ), .C1(\impact_inst/piece_out_17__N_299[17] ), 
    .A1(\impact_inst/n4_adj_652 ), .D0(\impact_inst/n4_adj_652 ), 
    .C0(\ref_x[3] ), .B0(\impact_inst/piece_out_17__N_299[17] ), 
    .A0(\ref_x[2] ), .CE(n532), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p1x_sum[3] ), .Q1(\impact_inst/p1x_sum[2] ), 
    .F0(\impact_inst/n6623 ), .F1(\impact_inst/n6631 ));
  SLICE_127 SLICE_127( .DI1(\impact_inst/n6644 ), .DI0(\impact_inst/n6641 ), 
    .D1(\impact_inst/n4_adj_650 ), .B1(\impact_inst/n31_adj_712[2] ), 
    .A1(\impact_inst/n926 ), .D0(\impact_inst/n927 ), 
    .C0(\impact_inst/n6_adj_703 ), .B0(\impact_inst/n31_adj_712[3] ), 
    .CE(\impact_inst/n3156 ), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p2y_sum[3] ), .Q1(\impact_inst/p2y_sum[2] ), 
    .F0(\impact_inst/n6641 ), .F1(\impact_inst/n6644 ));
  SLICE_128 SLICE_128( .DI1(n3393), .DI0(n3318), .D1(n536), 
    .C1(\r_addr_imp_sig[1] ), .B1(\w_addr_sig[1] ), .C0(\r_addr_imp_sig[0] ), 
    .B0(\w_addr_sig[0] ), .A0(n536), .CLK(matrix_clk_c), .Q0(\w_addr_sig[0] ), 
    .Q1(\w_addr_sig[1] ), .F0(n3318), .F1(n3393));
  SLICE_129 SLICE_129( .DI1(n3396), .DI0(n3317), .C1(\ref_x[1] ), 
    .B1(\p2x_sum_adj_749[1] ), .A1(n532), .D0(n532), .B0(\p2x_sum_adj_749[0] ), 
    .A0(\ref_x[0] ), .CLK(matrix_clk_c), .Q0(\ref_x[0] ), .Q1(\ref_x[1] ), 
    .F0(n3317), .F1(n3396));
  SLICE_133 SLICE_133( .DI1(n3394), .DI0(n3395), .D1(\ref_x[3] ), .C1(n532), 
    .B1(\p2x_sum_adj_749[3] ), .D0(\ref_x[2] ), .B0(n532), 
    .A0(\p2x_sum_adj_749[2] ), .CLK(matrix_clk_c), .Q0(\ref_x[2] ), 
    .Q1(\ref_x[3] ), .F0(n3395), .F1(n3394));
  SLICE_136 SLICE_136( .DI1(n3391), .DI0(n3392), .D1(n536), 
    .C1(\r_addr_imp_sig[3] ), .B1(\w_addr_sig[3] ), .C0(n536), 
    .B0(\w_addr_sig[2] ), .A0(\r_addr_imp_sig[2] ), .CLK(matrix_clk_c), 
    .Q0(\w_addr_sig[2] ), .Q1(\w_addr_sig[3] ), .F0(n3392), .F1(n3391));
  SLICE_145 SLICE_145( .DI1(\Spawn_inst/n14[0] ), .DI0(\Spawn_inst/n14[1] ), 
    .D1(\piece_sel_counter[0] ), .C0(\piece_sel_counter[0] ), 
    .A0(\piece_sel_counter[1] ), .CE(n483), .LSR(\Spawn_inst/n5507 ), 
    .CLK(matrix_clk_c), .Q0(\piece_sel_counter[1] ), 
    .Q1(\piece_sel_counter[0] ), .F0(\Spawn_inst/n14[1] ), 
    .F1(\Spawn_inst/n14[0] ));
  SLICE_146 SLICE_146( .DI0(\Spawn_inst/n14[2] ), .C0(\piece_sel_counter[1] ), 
    .B0(\piece_sel_counter[2] ), .A0(\piece_sel_counter[0] ), .CE(n483), 
    .LSR(\Spawn_inst/n5507 ), .CLK(matrix_clk_c), .Q0(\piece_sel_counter[2] ), 
    .F0(\Spawn_inst/n14[2] ));
  SLICE_147 SLICE_147( .DI1(n3327), .DI0(n3356), .D1(\piece_sel_counter[0] ), 
    .C1(\w_data_piece_sig_spawn[2] ), .B1(n483), .D0(\piece_sel_counter[1] ), 
    .C0(n483), .A0(\w_data_piece_sig_spawn[3] ), .CLK(matrix_clk_c), 
    .Q0(\w_data_piece_sig_spawn[3] ), .Q1(\w_data_piece_sig_spawn[2] ), 
    .F0(n3356), .F1(n3327));
  SLICE_148 SLICE_148( .DI0(n3355), .D0(\w_data_piece_sig_spawn[4] ), 
    .B0(\piece_sel_counter[2] ), .A0(n483), .CLK(matrix_clk_c), 
    .Q0(\w_data_piece_sig_spawn[4] ), .F0(n3355));
  SLICE_150 SLICE_150( .DI1(\cc_inst/n2449 ), .DI0(\n483$n0 ), 
    .D1(\w_enable_piece_sig[1] ), .C1(n7400), .B1(\curr_state[0] ), 
    .A1(\curr_state[1] ), .D0(\curr_state[1] ), .B0(\w_enable_piece_sig[0] ), 
    .A0(\curr_state[0] ), .CLK(matrix_clk_c), .Q0(\w_enable_piece_sig[0] ), 
    .Q1(\w_enable_piece_sig[1] ), .F0(\n483$n0 ), .F1(\cc_inst/n2449 ));
  SLICE_151 SLICE_151( .DI0(\Spawn_inst/n3322 ), .D0(\w_enable_piece_sig[0] ), 
    .C0(\Spawn_inst/state_out_1__N_458[0] ), .B0(\curr_state[1] ), 
    .A0(\curr_state[0] ), .CLK(matrix_clk_c), 
    .Q0(\Spawn_inst/state_out_1__N_458[0] ), .F0(\Spawn_inst/n3322 ));
  SLICE_155 SLICE_155( .DI1(\cc_inst/n302[1] ), .DI0(\cc_inst/n302[0] ), 
    .D1(\r_data_piece_sig_cc[0] ), .B1(\r_data_piece_sig_cc[1] ), 
    .C0(\r_data_piece_sig_cc[0] ), .CE(\cc_inst/n3157 ), .CLK(matrix_clk_c), 
    .Q0(\w_data_piece_sig_cc[0] ), .Q1(\w_data_piece_sig_cc[1] ), 
    .F0(\cc_inst/n302[0] ), .F1(\cc_inst/n302[1] ));
  SLICE_157 SLICE_157( .DI1(\cc_inst/n6620 ), .DI0(\cc_inst/n868[0] ), 
    .D1(\cc_inst/n1291[2] ), .C1(\cc_inst/n1960 ), .B1(\cc_inst/n1405 ), 
    .A1(\p2x_sum_adj_749[1] ), .D0(\cc_inst/n1291[0] ), .C0(\cc_inst/n582 ), 
    .B0(\p2x_sum_adj_749[0] ), .A0(\cc_inst/n867 ), .CE(\cc_inst/n629 ), 
    .CLK(matrix_clk_c), .Q0(\w_data_piece_sig_cc[10] ), 
    .Q1(\w_data_piece_sig_cc[11] ), .F0(\cc_inst/n868[0] ), 
    .F1(\cc_inst/n6620 ));
  SLICE_158 SLICE_158( .DI1(\cc_inst/n6613 ), .DI0(\cc_inst/n851[0] ), 
    .D1(\cc_inst/n1425 ), .C1(\cc_inst/n4_adj_646 ), .B1(\p1y_sum_adj_748[2] ), 
    .A1(\cc_inst/n1277[3] ), .D0(\p1y_sum_adj_748[0] ), 
    .C0(\cc_inst/n1277[0] ), .A0(\cc_inst/n1425 ), .CE(\cc_inst/n629 ), 
    .CLK(matrix_clk_c), .Q0(\cc_inst/w_data_piece_sig_cc[5] ), 
    .Q1(\cc_inst/w_data_piece_sig_cc[7] ), .F0(\cc_inst/n851[0] ), 
    .F1(\cc_inst/n6613 ));
  SLICE_160 SLICE_160( .DI1(\cc_inst/n6630 ), .DI0(\cc_inst/n6606 ), 
    .D1(\cc_inst/n1988 ), .C1(\p1y_sum_adj_748[1] ), .B1(\cc_inst/n1277[3] ), 
    .A1(\cc_inst/n1425 ), .D0(\p1y_sum_adj_748[3] ), .C0(\cc_inst/n6 ), 
    .B0(\cc_inst/n1425 ), .A0(\cc_inst/n1277[3] ), .CE(\cc_inst/n629 ), 
    .CLK(matrix_clk_c), .Q0(\w_data_piece_sig_cc[8] ), 
    .Q1(\w_data_piece_sig_cc[6] ), .F0(\cc_inst/n6606 ), .F1(\cc_inst/n6630 ));
  SLICE_163 SLICE_163( .DI1(\cc_inst/n6617 ), .DI0(\cc_inst/n6614 ), 
    .D1(\cc_inst/n1405 ), .C1(\cc_inst/n4_adj_645 ), .B1(\cc_inst/n1291[2] ), 
    .A1(\p2x_sum_adj_749[2] ), .D0(\cc_inst/n6_adj_640 ), .C0(\cc_inst/n1405 ), 
    .B0(\p2x_sum_adj_749[3] ), .A0(\cc_inst/n1291[2] ), .CE(\cc_inst/n629 ), 
    .CLK(matrix_clk_c), .Q0(\w_data_piece_sig_cc[13] ), 
    .Q1(\w_data_piece_sig_cc[12] ), .F0(\cc_inst/n6614 ), .F1(\cc_inst/n6617 ));
  SLICE_169 SLICE_169( .DI1(\pattern_gen_inst/n6588 ), 
    .DI0(\pattern_gen_inst/n110[0] ), .D1(\pattern_gen_inst/n81 ), 
    .C1(\pattern_gen_inst/n4657 ), .B1(\piece_sel_pg[3] ), 
    .C0(\piece_sel_pg[2] ), .B0(\pattern_gen_inst/n4657 ), 
    .A0(\pattern_gen_inst/n81 ), .CE(piece_sel_pg_4__N_487), 
    .LSR(\pattern_gen_inst/n1509 ), .CLK(matrix_clk_c), .Q0(RGB_c_3), 
    .Q1(RGB_c_4), .F0(\pattern_gen_inst/n110[0] ), 
    .F1(\pattern_gen_inst/n6588 ));
  SLICE_170 SLICE_170( .DI1(n3325), .DI0(n3370), .D1(\ref_y_adj_768[0] ), 
    .C1(\p1y_sum_adj_748[0] ), .B1(\curr_state[1] ), .A1(\curr_state[0] ), 
    .D0(\p1y_sum_adj_748[1] ), .C0(\curr_state[1] ), .B0(\ref_y_adj_768[1] ), 
    .A0(\curr_state[0] ), .CLK(matrix_clk_c), .Q0(\ref_y_adj_768[1] ), 
    .Q1(\ref_y_adj_768[0] ), .F0(n3370), .F1(n3325));
  SLICE_171 SLICE_171( .DI1(n3368), .DI0(n3369), .D1(\curr_state[0] ), 
    .C1(\ref_y_adj_768[3] ), .B1(\curr_state[1] ), .A1(\p1y_sum_adj_748[3] ), 
    .D0(\p1y_sum_adj_748[2] ), .C0(\curr_state[0] ), .B0(\ref_y_adj_768[2] ), 
    .A0(\curr_state[1] ), .CLK(matrix_clk_c), .Q0(\ref_y_adj_768[2] ), 
    .Q1(\ref_y_adj_768[3] ), .F0(n3369), .F1(n3368));
  SLICE_174 SLICE_174( .DI1(n3365), .DI0(n3366), .D1(\curr_state[1] ), 
    .C1(\curr_state[0] ), .B1(\ref_x_adj_767[1] ), .A1(\p2x_sum_adj_749[1] ), 
    .D0(\p2x_sum_adj_749[0] ), .C0(\curr_state[1] ), .B0(\curr_state[0] ), 
    .A0(\ref_x_adj_767[0] ), .CLK(matrix_clk_c), .Q0(\ref_x_adj_767[0] ), 
    .Q1(\ref_x_adj_767[1] ), .F0(n3366), .F1(n3365));
  SLICE_176 SLICE_176( .DI1(n3363), .DI0(n3364), .D1(\ref_x_adj_767[3] ), 
    .C1(\curr_state[1] ), .B1(\p2x_sum_adj_749[3] ), .A1(\curr_state[0] ), 
    .D0(\curr_state[1] ), .C0(\p2x_sum_adj_749[2] ), .B0(\ref_x_adj_767[2] ), 
    .A0(\curr_state[0] ), .CLK(matrix_clk_c), .Q0(\ref_x_adj_767[2] ), 
    .Q1(\ref_x_adj_767[3] ), .F0(n3364), .F1(n3363));
  SLICE_181 SLICE_181( .DI1(n3389), .DI0(n3319), .D1(\curr_state[0] ), 
    .C1(\curr_state[1] ), .B1(\piece_sel_pg[1] ), 
    .A1(\r_data_piece_sig_cc[1] ), .D0(\curr_state[1] ), .C0(\curr_state[0] ), 
    .B0(\r_data_piece_sig_cc[0] ), .A0(\piece_sel_pg[0] ), .CLK(matrix_clk_c), 
    .Q0(\piece_sel_pg[0] ), .Q1(\piece_sel_pg[1] ), .F0(n3319), .F1(n3389));
  SLICE_182 SLICE_182( .DI1(n3387), .DI0(n3388), .D1(\r_data_piece_sig_cc[3] ), 
    .C1(\piece_sel_pg[3] ), .B1(\curr_state[1] ), .A1(\curr_state[0] ), 
    .D0(\curr_state[0] ), .C0(\piece_sel_pg[2] ), 
    .B0(\r_data_piece_sig_cc[2] ), .A0(\curr_state[1] ), .CLK(matrix_clk_c), 
    .Q0(\piece_sel_pg[2] ), .Q1(\piece_sel_pg[3] ), .F0(n3388), .F1(n3387));
  SLICE_186 SLICE_186( .DI1(\MD_inst/row_up_3__N_334[2] ), 
    .DI0(\MD_inst/row_up_3__N_334[1] ), .D1(row_c_1), .B1(row_c_2), 
    .A1(row_c_0), .D0(row_c_0), .A0(row_c_1), .CE(\MD_inst/row_up_3__N_338 ), 
    .CLK(matrix_clk_c), .Q0(row_c_1), .Q1(row_c_2), 
    .F0(\MD_inst/row_up_3__N_334[1] ), .F1(\MD_inst/row_up_3__N_334[2] ));
  SLICE_189 SLICE_189( .DI1(n3383), .DI0(n3384), .C1(n53), 
    .B1(\r_data_sig[3] ), .A1(\r_enable_sig[0] ), .D0(\r_enable_sig[0] ), 
    .B0(n54), .A0(\r_data_sig[2] ), .CLK(matrix_clk_c), .Q0(\r_data_sig[2] ), 
    .Q1(\r_data_sig[3] ), .F0(n3384), .F1(n3383));
  SLICE_191 SLICE_191( .DI1(n3381), .DI0(n3382), .D1(n51), 
    .C1(\r_enable_sig[0] ), .B1(\r_data_sig[5] ), .D0(n52), 
    .B0(\r_enable_sig[0] ), .A0(\r_data_sig[4] ), .CLK(matrix_clk_c), 
    .Q0(\r_data_sig[4] ), .Q1(\r_data_sig[5] ), .F0(n3382), .F1(n3381));
  SLICE_193 SLICE_193( .DI1(n3379), .DI0(n3380), .D1(n49), 
    .B1(\r_data_sig[7] ), .A1(\r_enable_sig[0] ), .D0(\r_enable_sig[0] ), 
    .C0(n50), .B0(\r_data_sig[6] ), .CLK(matrix_clk_c), .Q0(\r_data_sig[6] ), 
    .Q1(\r_data_sig[7] ), .F0(n3380), .F1(n3379));
  SLICE_195 SLICE_195( .DI1(n3377), .DI0(n3378), .D1(n47), 
    .C1(\r_enable_sig[0] ), .B1(\r_data_sig[9] ), .D0(n48), 
    .B0(\r_data_sig[8] ), .A0(\r_enable_sig[0] ), .CLK(matrix_clk_c), 
    .Q0(\r_data_sig[8] ), .Q1(\r_data_sig[9] ), .F0(n3378), .F1(n3377));
  SLICE_197 SLICE_197( .DI1(n3375), .DI0(n3376), .D1(\r_data_sig[11] ), 
    .C1(n45), .B1(\r_enable_sig[0] ), .D0(n46), .B0(\r_data_sig[10] ), 
    .A0(\r_enable_sig[0] ), .CLK(matrix_clk_c), .Q0(\r_data_sig[10] ), 
    .Q1(\r_data_sig[11] ), .F0(n3376), .F1(n3375));
  SLICE_199 SLICE_199( .DI1(n3373), .DI0(n3374), .D1(n43), 
    .B1(\r_data_sig[13] ), .A1(\r_enable_sig[0] ), .D0(\r_enable_sig[0] ), 
    .B0(n44), .A0(\r_data_sig[12] ), .CLK(matrix_clk_c), .Q0(\r_data_sig[12] ), 
    .Q1(\r_data_sig[13] ), .F0(n3374), .F1(n3373));
  SLICE_201 SLICE_201( .DI1(n3371), .DI0(n3372), .D1(\r_data_sig[15] ), 
    .C1(\r_enable_sig[0] ), .A1(n41), .D0(n42), .B0(\r_enable_sig[0] ), 
    .A0(\r_data_sig[14] ), .CLK(matrix_clk_c), .Q0(\r_data_sig[14] ), 
    .Q1(\r_data_sig[15] ), .F0(n3372), .F1(n3371));
  SLICE_203 SLICE_203( .DI1(n3385), .DI0(n3324), .D1(n55), 
    .C1(\r_enable_sig[0] ), .B1(\r_data_sig[1] ), .D0(\r_data_sig[0] ), 
    .C0(\r_enable_sig[0] ), .B0(n56), .CLK(matrix_clk_c), .Q0(\r_data_sig[0] ), 
    .Q1(\r_data_sig[1] ), .F0(n3324), .F1(n3385));
  SLICE_205 SLICE_205( .D1(\cc_inst/n1277[3] ), .C1(\cc_inst/n4_adj_646 ), 
    .B1(\p1y_sum_adj_748[2] ), .A1(\cc_inst/n1425 ), .D0(\cc_inst/n1425 ), 
    .C0(\cc_inst/n1277[3] ), .B0(\p1y_sum_adj_748[3] ), .A0(\cc_inst/n6 ), 
    .F0(\cc_inst/n8 ), .F1(\cc_inst/n6 ));
  SLICE_207 SLICE_207( .D1(\cc_inst/n1291[2] ), .C1(\cc_inst/n4_adj_645 ), 
    .B1(\p2x_sum_adj_749[2] ), .A1(\cc_inst/n1405 ), .D0(\p2x_sum_adj_749[1] ), 
    .C0(\cc_inst/n1960 ), .B0(\cc_inst/n1405 ), .A0(\cc_inst/n1291[2] ), 
    .F0(\cc_inst/n4_adj_645 ), .F1(\cc_inst/n6_adj_640 ));
  SLICE_209 SLICE_209( .D1(\impact_inst/n2498 ), .C1(\impact_inst/n8037 ), 
    .B1(\impact_inst/p1y_sum_c[1] ), .A1(\impact_inst/ref_y[1] ), 
    .D0(\impact_inst/n2498 ), .C0(\impact_inst/p3y_sum[1] ), 
    .B0(\impact_inst/n2500 ), .A0(\impact_inst/p2y_sum[1] ), 
    .F0(\impact_inst/n8037 ), .F1(\impact_inst/y_start[1] ));
  SLICE_211 SLICE_211( .D1(\impact_inst/ref_y[2] ), .C1(\impact_inst/n8043 ), 
    .B1(\impact_inst/n2498 ), .A1(\impact_inst/p1y_sum_c[2] ), 
    .D0(\impact_inst/n2498 ), .C0(\impact_inst/n2500 ), 
    .B0(\impact_inst/p3y_sum[2] ), .A0(\impact_inst/p2y_sum[2] ), 
    .F0(\impact_inst/n8043 ), .F1(\impact_inst/y_start[2] ));
  SLICE_213 SLICE_213( .D1(\r_data_sig[9] ), .C1(\impact_inst/n8103 ), 
    .B1(\impact_inst/p2x_sum[1] ), .A1(\r_data_sig[8] ), 
    .D0(\impact_inst/p2x_sum[0] ), .C0(\impact_inst/p2x_sum[1] ), 
    .B0(\r_data_sig[10] ), .A0(\r_data_sig[11] ), .F0(\impact_inst/n8103 ), 
    .F1(\impact_inst/n8106 ));
  SLICE_215 SLICE_215( .D1(\r_data_sig[4] ), .C1(\impact_inst/n8079 ), 
    .B1(\r_data_sig[5] ), .A1(\impact_inst/p1x_sum[1] ), .D0(\r_data_sig[6] ), 
    .C0(\impact_inst/p1x_sum[0] ), .B0(\impact_inst/p1x_sum[1] ), 
    .A0(\r_data_sig[7] ), .F0(\impact_inst/n8079 ), .F1(\impact_inst/n8082 ));
  SLICE_217 SLICE_217( .D1(\impact_inst/y_start_4__N_156 ), 
    .C1(\impact_inst/n4_adj_656 ), .B1(\impact_inst/y_start_4__N_146 ), 
    .A1(\impact_inst/n41 ), .D0(\impact_inst/p1y_sum_c[4] ), 
    .C0(\impact_inst/n39 ), .B0(\impact_inst/n8_adj_658 ), 
    .A0(\impact_inst/p2y_sum[4] ), .F0(\impact_inst/n4_adj_656 ), 
    .F1(\impact_inst/n2500 ));
  SLICE_218 SLICE_218( .C1(\impact_inst/n8_adj_662 ), 
    .B1(\impact_inst/p2y_sum[4] ), .A1(\impact_inst/ref_y[4] ), 
    .D0(\impact_inst/ref_y[3] ), .C0(\impact_inst/n6_adj_665 ), 
    .A0(\impact_inst/p2y_sum[3] ), .F0(\impact_inst/n8_adj_662 ), 
    .F1(\impact_inst/n39 ));
  SLICE_219 SLICE_219( .D1(\r_addr_imp_sig[2] ), 
    .C1(\impact_inst/write_piece_N_258 ), .B1(\impact_inst/n7541 ), 
    .A1(\impact_inst/ref_y[2] ), .D0(\ref_x[3] ), .C0(\impact_inst/n7761 ), 
    .B0(\impact_inst/n7764 ), .A0(\impact_inst/n8061 ), 
    .F0(\impact_inst/write_piece_N_258 ), .F1(\impact_inst/n10_adj_705 ));
  SLICE_220 SLICE_220( .D0(\ref_x[2] ), .C0(\impact_inst/n7776 ), 
    .B0(\ref_x[3] ), .A0(\impact_inst/n7773 ), .F0(\impact_inst/n8061 ));
  SLICE_221 SLICE_221( .D1(\impact_inst/n7554 ), 
    .C1(\impact_inst/write_piece_N_261 ), .B1(\r_addr_imp_sig[2] ), 
    .A1(\impact_inst/p1y_sum_c[2] ), .D0(\impact_inst/n8082 ), 
    .C0(\impact_inst/n7797 ), .B0(\impact_inst/p1x_sum[3] ), 
    .A0(\impact_inst/n8085 ), .F0(\impact_inst/write_piece_N_261 ), 
    .F1(\impact_inst/n10_adj_708 ));
  SLICE_222 SLICE_222( .D0(\impact_inst/p1x_sum[2] ), .C0(\impact_inst/n7800 ), 
    .B0(\impact_inst/p1x_sum[3] ), .A0(\impact_inst/n7743 ), 
    .F0(\impact_inst/n8085 ));
  SLICE_223 SLICE_223( .D1(\impact_inst/ref_y[1] ), .B1(\impact_inst/n7382 ), 
    .A1(n4556), .D0(n4556), .C0(\impact_inst/n7382 ), 
    .B0(\impact_inst/ref_y[2] ), .F0(\impact_inst/n926 ), 
    .F1(\impact_inst/n925 ));
  SLICE_224 SLICE_224( .D1(\impact_inst/n3156 ), .C1(write_piece_N_253), 
    .B1(start_rowfull_N_243), .A1(n4556), .D0(\impact_inst/n6_adj_704 ), 
    .C0(\impact_inst/n10_adj_705 ), .B0(\impact_inst/n7576 ), 
    .A0(\impact_inst/write_piece_N_262 ), .F0(write_piece_N_253), 
    .F1(\impact_inst/n7382 ));
  SLICE_225 SLICE_225( .D1(\impact_inst/ref_y[3] ), .C1(\impact_inst/n5929 ), 
    .B1(\impact_inst/n4504 ), .A1(\impact_inst/n6_adj_648 ), 
    .C0(\impact_inst/n4504 ), .B0(\p1y_sum_adj_748[3] ), 
    .A0(write_piece_N_253), .F0(\impact_inst/n5929 ), 
    .F1(\impact_inst/n8_adj_668 ));
  SLICE_226 SLICE_226( .D1(\impact_inst/n5931 ), .C1(\impact_inst/n8_adj_687 ), 
    .B1(\impact_inst/n4504 ), .A1(\impact_inst/ref_y[2] ), 
    .D0(\impact_inst/ref_y[1] ), .C0(write_piece_N_253), 
    .B0(\impact_inst/ref_y[0] ), .F0(\impact_inst/n8_adj_687 ), 
    .F1(\impact_inst/n6_adj_648 ));
  SLICE_227 SLICE_227( .D0(\impact_inst/p3x_sum[3] ), .C0(\impact_inst/n7809 ), 
    .B0(\impact_inst/p3x_sum[2] ), .A0(\impact_inst/n7803 ), 
    .F0(\impact_inst/n8055 ));
  SLICE_228 SLICE_228( .D1(\r_addr_imp_sig[2] ), 
    .C1(\impact_inst/write_piece_N_267 ), .B1(\impact_inst/p3y_sum[2] ), 
    .A1(\impact_inst/n7552 ), .D0(\impact_inst/p3x_sum[3] ), 
    .C0(\impact_inst/n7755 ), .B0(\impact_inst/n8055 ), 
    .A0(\impact_inst/n7770 ), .F0(\impact_inst/write_piece_N_267 ), 
    .F1(\impact_inst/n10_adj_707 ));
  SLICE_229 SLICE_229( .D1(\impact_inst/n2498 ), .C1(\impact_inst/n8049 ), 
    .B1(\impact_inst/p1y_sum_c[3] ), .A1(\impact_inst/ref_y[3] ), 
    .D0(\impact_inst/p3y_sum[3] ), .C0(\impact_inst/n2500 ), 
    .B0(\impact_inst/n2498 ), .A0(\impact_inst/p2y_sum[3] ), 
    .F0(\impact_inst/n8049 ), .F1(\impact_inst/y_start[3] ));
  SLICE_231 SLICE_231( .D1(\impact_inst/n1262[0] ), .C1(\impact_inst/n506 ), 
    .B1(\impact_inst/n2509 ), .A1(\impact_inst/n2511 ), .D0(write_piece), 
    .C0(\write_enable_board_N_289[1] ), .B0(n7), 
    .A0(\write_enable_board_N_289[0] ), .F0(\impact_inst/n506 ), 
    .F1(\impact_inst/n8127 ));
  SLICE_232 SLICE_232( .D1(\impact_inst/n506 ), .C1(\impact_inst/n2509 ), 
    .B1(\impact_inst/n7840 ), .A1(\impact_inst/n2511 ), 
    .D0(piece_sel_pg_4__N_487), .C0(n4556), .B0(start_rowfull_N_243), 
    .A0(\impact_inst/n506 ), .F0(\impact_inst/n2509 ), 
    .F1(\impact_inst/n8025 ));
  SLICE_233 SLICE_233( .D1(\impact_inst/p3y_sum[4] ), 
    .C1(\impact_inst/n4_adj_672 ), .B1(\impact_inst/ref_y[4] ), 
    .A1(\impact_inst/n8_adj_671 ), .D0(\impact_inst/p2y_sum[4] ), 
    .C0(\impact_inst/y_start_4__N_148 ), .B0(\impact_inst/n8_adj_674 ), 
    .A0(\impact_inst/ref_y[4] ), .F0(\impact_inst/n4_adj_672 ), 
    .F1(\impact_inst/y_start_4__N_146 ));
  SLICE_235 SLICE_235( .D1(\impact_inst/p3y_sum[4] ), 
    .C1(\impact_inst/n4_adj_684 ), .B1(\impact_inst/n8_adj_683 ), 
    .A1(\impact_inst/p1y_sum_c[4] ), .D0(\impact_inst/p1y_sum_c[4] ), 
    .C0(\impact_inst/y_start_4__N_158 ), .B0(\impact_inst/p2y_sum[4] ), 
    .A0(\impact_inst/n8_adj_688 ), .F0(\impact_inst/n4_adj_684 ), 
    .F1(\impact_inst/y_start_4__N_156 ));
  SLICE_237 SLICE_237( .D1(\impact_inst/n8019 ), .C1(\impact_inst/n7729 ), 
    .B1(\impact_inst/n7730 ), .A1(\impact_inst/p2x_sum[2] ), 
    .D0(\impact_inst/p2x_sum[0] ), .C0(\r_data_sig[0] ), .B0(\r_data_sig[1] ), 
    .F0(\impact_inst/n7729 ), .F1(\impact_inst/n8022 ));
  SLICE_238 SLICE_238( .D1(\impact_inst/n7766 ), .C1(\impact_inst/n7765 ), 
    .B1(\impact_inst/p2x_sum[1] ), .A1(\impact_inst/p2x_sum[2] ), 
    .D0(\r_data_sig[4] ), .B0(\impact_inst/p2x_sum[0] ), .A0(\r_data_sig[5] ), 
    .F0(\impact_inst/n7765 ), .F1(\impact_inst/n8019 ));
  SLICE_239 SLICE_239( .D1(\r_data_sig[13] ), .C1(\impact_inst/n8133 ), 
    .B1(\r_data_sig[12] ), .A1(\ref_x[1] ), .D0(\ref_x[1] ), 
    .C0(\r_data_sig[14] ), .B0(\r_data_sig[15] ), .A0(\ref_x[0] ), 
    .F0(\impact_inst/n8133 ), .F1(\impact_inst/n7776 ));
  SLICE_241 SLICE_241( .D1(\r_data_sig[8] ), .C1(\impact_inst/n8139 ), 
    .B1(\r_data_sig[9] ), .A1(\ref_x[1] ), .D0(\r_data_sig[11] ), 
    .C0(\ref_x[0] ), .B0(\ref_x[1] ), .A0(\r_data_sig[10] ), 
    .F0(\impact_inst/n8139 ), .F1(\impact_inst/n7773 ));
  SLICE_243 SLICE_243( .D1(\r_data_sig[4] ), .C1(\impact_inst/n8145 ), 
    .B1(\r_data_sig[5] ), .A1(\impact_inst/p3x_sum[1] ), 
    .D0(\impact_inst/p3x_sum[1] ), .C0(\impact_inst/p3x_sum[0] ), 
    .B0(\r_data_sig[6] ), .A0(\r_data_sig[7] ), .F0(\impact_inst/n8145 ), 
    .F1(\impact_inst/n7770 ));
  SLICE_245 SLICE_245( .D1(\r_data_sig[5] ), .C1(\impact_inst/n8151 ), 
    .B1(\r_data_sig[4] ), .A1(\ref_x[1] ), .D0(\r_data_sig[6] ), 
    .C0(\r_data_sig[7] ), .B0(\ref_x[1] ), .A0(\ref_x[0] ), 
    .F0(\impact_inst/n8151 ), .F1(\impact_inst/n7764 ));
  SLICE_247 SLICE_247( .D1(\r_data_sig[0] ), .C1(\impact_inst/n8157 ), 
    .B1(\r_data_sig[1] ), .A1(\ref_x[1] ), .D0(\ref_x[1] ), .C0(\ref_x[0] ), 
    .B0(\r_data_sig[3] ), .A0(\r_data_sig[2] ), .F0(\impact_inst/n8157 ), 
    .F1(\impact_inst/n7761 ));
  SLICE_249 SLICE_249( .D1(write_piece_N_253), .C1(\impact_inst/n6822 ), 
    .B1(\r_addr_imp_sig[4] ), .A1(\impact_inst/y_start[4] ), 
    .D0(\impact_inst/y_start[3] ), .C0(\impact_inst/n6_adj_691 ), 
    .B0(\r_addr_imp_sig[3] ), .A0(write_piece_N_253), .F0(\impact_inst/n6822 ), 
    .F1(\impact_inst/n7852 ));
  SLICE_251 SLICE_251( .D1(\impact_inst/n1617 ), .C1(\impact_inst/n7547 ), 
    .B1(write_piece_N_253), .A1(\r_addr_imp_sig[2] ), 
    .C0(\impact_inst/y_start[2] ), .B0(\impact_inst/y_start[0] ), 
    .A0(\impact_inst/y_start[1] ), .F0(\impact_inst/n7547 ), 
    .F1(\impact_inst/n6_adj_691 ));
  SLICE_252 SLICE_252( .C1(\impact_inst/n2511 ), .B1(\r_addr_imp_sig[3] ), 
    .A1(\impact_inst/y_start[3] ), .D0(\impact_inst/y_start[3] ), 
    .C0(\r_addr_imp_sig[3] ), .B0(\impact_inst/n6_adj_691 ), 
    .A0(write_piece_N_253), .F0(\impact_inst/n7850 ), .F1(\impact_inst/n7780 ));
  SLICE_253 SLICE_253( .D1(\r_data_sig[1] ), .C1(\impact_inst/n8169 ), 
    .B1(\r_data_sig[0] ), .A1(\impact_inst/p3x_sum[1] ), .D0(\r_data_sig[3] ), 
    .C0(\r_data_sig[2] ), .B0(\impact_inst/p3x_sum[1] ), 
    .A0(\impact_inst/p3x_sum[0] ), .F0(\impact_inst/n8169 ), 
    .F1(\impact_inst/n7755 ));
  SLICE_255 SLICE_255( .D1(\r_data_sig[9] ), .C1(\impact_inst/n8175 ), 
    .B1(\impact_inst/p1x_sum[1] ), .A1(\r_data_sig[8] ), 
    .D0(\impact_inst/p1x_sum[1] ), .C0(\r_data_sig[10] ), 
    .B0(\impact_inst/p1x_sum[0] ), .A0(\r_data_sig[11] ), 
    .F0(\impact_inst/n8175 ), .F1(\impact_inst/n7743 ));
  SLICE_257 SLICE_257( .D0(\r_addr_imp_sig[1] ), .C0(\impact_inst/y_start[1] ), 
    .B0(\impact_inst/n1262[0] ), .A0(write_piece_N_253), 
    .F0(\impact_inst/n1617 ));
  SLICE_258 SLICE_258( .D1(\r_addr_imp_sig[1] ), .C1(write_piece_N_253), 
    .B1(\impact_inst/n1262[0] ), .A1(\impact_inst/y_start[1] ), 
    .D0(\r_addr_imp_sig[0] ), .B0(write_piece_N_253), 
    .A0(\impact_inst/y_start[0] ), .F0(\impact_inst/n1262[0] ), 
    .F1(\impact_inst/n7840 ));
  SLICE_259 SLICE_259( .D1(\r_data_sig[13] ), .C1(\impact_inst/n8181 ), 
    .B1(\impact_inst/p2x_sum[1] ), .A1(\r_data_sig[12] ), 
    .D0(\r_data_sig[14] ), .C0(\impact_inst/p2x_sum[1] ), 
    .B0(\impact_inst/p2x_sum[0] ), .A0(\r_data_sig[15] ), 
    .F0(\impact_inst/n8181 ), .F1(\impact_inst/n8184 ));
  SLICE_261 SLICE_261( .D1(\impact_inst/n2498 ), .C1(\impact_inst/n8067 ), 
    .B1(\impact_inst/p1y_sum_c[4] ), .A1(\impact_inst/ref_y[4] ), 
    .D0(\impact_inst/n2500 ), .C0(\impact_inst/n2498 ), 
    .B0(\impact_inst/p3y_sum[4] ), .A0(\impact_inst/p2y_sum[4] ), 
    .F0(\impact_inst/n8067 ), .F1(\impact_inst/y_start[4] ));
  SLICE_263 SLICE_263( .D1(\impact_inst/n506 ), .C1(\impact_inst/n7842 ), 
    .B1(\impact_inst/n2509 ), .A1(\impact_inst/n2511 ), 
    .D0(\impact_inst/y_start[2] ), .C0(\impact_inst/n4_adj_706 ), 
    .B0(write_piece_N_253), .A0(\r_addr_imp_sig[2] ), .F0(\impact_inst/n7842 ), 
    .F1(\impact_inst/n8091 ));
  SLICE_264 SLICE_264( .D1(\r_addr_imp_sig[1] ), .C1(\impact_inst/n2716 ), 
    .B1(\r_addr_imp_sig[0] ), .A1(write_piece_N_253), 
    .C0(\impact_inst/y_start[0] ), .A0(\impact_inst/y_start[1] ), 
    .F0(\impact_inst/n2716 ), .F1(\impact_inst/n4_adj_706 ));
  SLICE_265 SLICE_265( .D1(\impact_inst/p3x_sum[1] ), .C1(\impact_inst/n8109 ), 
    .B1(\r_data_sig[9] ), .A1(\r_data_sig[8] ), .D0(\r_data_sig[11] ), 
    .C0(\impact_inst/p3x_sum[0] ), .B0(\r_data_sig[10] ), 
    .A0(\impact_inst/p3x_sum[1] ), .F0(\impact_inst/n8109 ), 
    .F1(\impact_inst/n7803 ));
  SLICE_267 SLICE_267( .D1(\r_data_sig[12] ), .C1(\impact_inst/n8115 ), 
    .B1(\impact_inst/p1x_sum[1] ), .A1(\r_data_sig[13] ), 
    .D0(\impact_inst/p1x_sum[1] ), .C0(\r_data_sig[14] ), 
    .B0(\r_data_sig[15] ), .A0(\impact_inst/p1x_sum[0] ), 
    .F0(\impact_inst/n8115 ), .F1(\impact_inst/n7800 ));
  SLICE_269 SLICE_269( .D1(\impact_inst/n2498 ), .C1(\impact_inst/n8031 ), 
    .B1(\impact_inst/p1y_sum_c[0] ), .A1(\impact_inst/ref_y[0] ), 
    .D0(\impact_inst/p2y_sum[0] ), .C0(\impact_inst/n2500 ), 
    .B0(\impact_inst/n2498 ), .A0(\impact_inst/p3y_sum[0] ), 
    .F0(\impact_inst/n8031 ), .F1(\impact_inst/y_start[0] ));
  SLICE_271 SLICE_271( .D1(\r_data_sig[0] ), .C1(\impact_inst/n8121 ), 
    .B1(\impact_inst/p1x_sum[1] ), .A1(\r_data_sig[1] ), .D0(\r_data_sig[3] ), 
    .C0(\impact_inst/p1x_sum[1] ), .B0(\r_data_sig[2] ), 
    .A0(\impact_inst/p1x_sum[0] ), .F0(\impact_inst/n8121 ), 
    .F1(\impact_inst/n7797 ));
  SLICE_273 SLICE_273( .D1(\r_data_sig[13] ), .C1(\impact_inst/n8097 ), 
    .B1(\impact_inst/p3x_sum[1] ), .A1(\r_data_sig[12] ), 
    .D0(\r_data_sig[15] ), .C0(\impact_inst/p3x_sum[0] ), 
    .B0(\r_data_sig[14] ), .A0(\impact_inst/p3x_sum[1] ), 
    .F0(\impact_inst/n8097 ), .F1(\impact_inst/n7809 ));
  SLICE_275 SLICE_275( .C1(\cc_inst/n546 ), .B1(\button_out[0] ), 
    .D0(\cc_inst/p1x_sum[3] ), .C0(\cc_inst/n4_adj_641 ), .B0(\cc_inst/n3990 ), 
    .A0(\cc_inst/n7572 ), .F0(\cc_inst/n546 ), .F1(\cc_inst/n575 ));
  SLICE_276 SLICE_276( .D0(\cc_inst/n7837 ), .C0(\button_out[0] ), 
    .B0(\cc_inst/n3990 ), .A0(\cc_inst/n546 ), .F0(\cc_inst/n582 ));
  SLICE_277 SLICE_277( .D1(\cc_inst/n6714 ), .C1(\cc_inst/n4_adj_642 ), 
    .B1(\cc_inst/n850 ), .A1(\cc_inst/n4506 ), .D0(\p1y_sum_adj_748[0] ), 
    .C0(\cc_inst/n6694 ), .B0(\cc_inst/n7387 ), .A0(\p1y_sum_adj_748[2] ), 
    .F0(\cc_inst/n4_adj_642 ), .F1(\cc_inst/n1277[0] ));
  SLICE_278 SLICE_278( .D1(\p1y_sum_adj_748[3] ), .C1(\cc_inst/n7592 ), 
    .B1(\cc_inst/n6_adj_643 ), .A1(\p1y_sum_adj_748[0] ), 
    .D0(\p1y_sum_adj_748[0] ), .C0(\cc_inst/p2y_sum[4] ), 
    .B0(\p1y_sum_adj_748[2] ), .A0(\p1y_sum_adj_748[1] ), .F0(\cc_inst/n7592 ), 
    .F1(\cc_inst/n6694 ));
  SLICE_279 SLICE_279( .D1(\p1y_sum_adj_748[3] ), .C1(\cc_inst/n6_adj_643 ), 
    .B1(\p1y_sum_adj_748[4] ), .C0(\p1y_sum_adj_748[1] ), 
    .B0(\p1y_sum_adj_748[0] ), .A0(\p1y_sum_adj_748[2] ), 
    .F0(\cc_inst/n6_adj_643 ), .F1(\cc_inst/p2y_sum[4] ));
  SLICE_280 SLICE_280( .D1(\cc_inst/n6_adj_644 ), .C1(\cc_inst/n24 ), 
    .B1(\p1y_sum_adj_748[1] ), .A1(\p1y_sum_adj_748[2] ), 
    .D0(\p1y_sum_adj_748[3] ), .C0(\cc_inst/n6_adj_643 ), 
    .B0(\p1y_sum_adj_748[4] ), .A0(\p1y_sum_adj_748[0] ), .F0(\cc_inst/n24 ), 
    .F1(\cc_inst/n7391 ));
  SLICE_281 SLICE_281( .D1(\button_out[4] ), .C1(\cc_inst/n7372 ), 
    .B1(\cc_inst/n3990 ), .A1(\cc_inst/n629 ), .D0(\cc_inst/n7399 ), 
    .C0(\cc_inst/n7391 ), .B0(\button_out[3] ), .A0(\cc_inst/n7370 ), 
    .F0(\cc_inst/n7372 ), .F1(\cc_inst/n850 ));
  SLICE_282 SLICE_282( .D1(\cc_inst/n3990 ), .A1(\button_out[2] ), 
    .D0(\button_out[2] ), .C0(\cc_inst/n850 ), .A0(\cc_inst/n3990 ), 
    .F0(\cc_inst/n1277[3] ), .F1(\cc_inst/n4506 ));
  SLICE_283 SLICE_283( .D1(\p1y_sum_adj_748[1] ), .C1(\cc_inst/n1988 ), 
    .B1(\cc_inst/n1277[3] ), .A1(\cc_inst/n1425 ), .D0(\p1y_sum_adj_748[0] ), 
    .C0(\cc_inst/n1277[0] ), .B0(\cc_inst/n1425 ), .F0(\cc_inst/n1988 ), 
    .F1(\cc_inst/n4_adj_646 ));
  SLICE_285 SLICE_285( .D1(\p2x_sum_adj_749[0] ), .C1(\cc_inst/n1291[0] ), 
    .B1(\cc_inst/n582 ), .A1(\cc_inst/n867 ), .D0(\cc_inst/n575 ), 
    .C0(n47_adj_726), .B0(\cc_inst/n867 ), .A0(\cc_inst/n3 ), 
    .F0(\cc_inst/n1291[0] ), .F1(\cc_inst/n1960 ));
  SLICE_286 SLICE_286( .D1(\cc_inst/n546 ), .C1(\cc_inst/n867 ), 
    .B1(\button_out[0] ), .D0(\cc_inst/n575 ), .C0(\cc_inst/n4502 ), 
    .B0(\cc_inst/n629 ), .A0(\cc_inst/n582 ), .F0(\cc_inst/n867 ), 
    .F1(\cc_inst/n1291[2] ));
  SLICE_287 SLICE_287( .D1(n7), .C1(\write_enable_board_N_289[0] ), 
    .B1(\write_enable_board_N_289[1] ), .A1(write_piece), 
    .D0(\impact_inst/write_counter[0] ), .C0(\impact_inst/write_counter[2] ), 
    .B0(\impact_inst/write_counter[3] ), .A0(\impact_inst/write_counter[1] ), 
    .F0(\write_enable_board_N_289[0] ), .F1(n7398));
  SLICE_288 SLICE_288( .DI1(n7409), .D1(n4556), .C1(n15), 
    .B1(piece_sel_pg_4__N_487), .A1(n2_adj_721), .D0(w_enable_sig), .C0(n7398), 
    .B0(write_piece), .A0(n2820), .CLK(matrix_clk_c), .Q1(w_enable_sig), 
    .F0(n15), .F1(n7409));
  SLICE_289 SLICE_289( .D1(\ref_y_adj_768[2] ), 
    .C1(\pattern_gen_inst/n4_adj_620 ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[8] ), .D0(\ref_y_adj_768[1] ), 
    .C0(\pattern_gen_inst/piece_out_17__N_299[6] ), .B0(\ref_y_adj_768[0] ), 
    .A0(\pattern_gen_inst/piece_out_17__N_299[7] ), 
    .F0(\pattern_gen_inst/n4_adj_620 ), .F1(\pattern_gen_inst/n6 ));
  SLICE_290 SLICE_290( .D1(\pattern_gen_inst/n2086 ), 
    .C1(\pattern_gen_inst/n6635 ), .B1(\pattern_gen_inst/n3117 ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[10] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[8] ), .C0(\pattern_gen_inst/n6 ), 
    .B0(\pattern_gen_inst/n3109 ), .A0(\ref_y_adj_768[3] ), 
    .F0(\pattern_gen_inst/n6635 ), .F1(\pattern_gen_inst/n10_adj_635 ));
  SLICE_291 SLICE_291( .D1(\pattern_gen_inst/piece_out_17__N_299[2] ), 
    .C1(\pattern_gen_inst/n4_adj_621 ), .B1(\ref_y_adj_768[2] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[0] ), .C0(\ref_y_adj_768[0] ), 
    .B0(\pattern_gen_inst/piece_out_17__N_299[1] ), .A0(\ref_y_adj_768[1] ), 
    .F0(\pattern_gen_inst/n4_adj_621 ), .F1(\pattern_gen_inst/n6_adj_622 ));
  SLICE_292 SLICE_292( .D1(\pattern_gen_inst/n2149 ), 
    .C1(\pattern_gen_inst/n6640 ), 
    .B1(\pattern_gen_inst/piece_out_17__N_299[4] ), 
    .A1(\pattern_gen_inst/n3117 ), .D0(\ref_y_adj_768[3] ), 
    .C0(\pattern_gen_inst/n6_adj_622 ), .B0(\pattern_gen_inst/n3109 ), 
    .A0(\pattern_gen_inst/piece_out_17__N_299[2] ), 
    .F0(\pattern_gen_inst/n6640 ), .F1(\pattern_gen_inst/n10 ));
  SLICE_293 SLICE_293( .D1(\pattern_gen_inst/piece_out_17__N_299[14] ), 
    .C1(\pattern_gen_inst/n4_adj_623 ), .A1(\ref_y_adj_768[2] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[13] ), .C0(\ref_y_adj_768[0] ), 
    .B0(\ref_y_adj_768[1] ), .A0(\pattern_gen_inst/piece_out_17__N_299[12] ), 
    .F0(\pattern_gen_inst/n4_adj_623 ), .F1(\pattern_gen_inst/n6_adj_624 ));
  SLICE_294 SLICE_294( .D1(\pattern_gen_inst/n6599 ), 
    .C1(\pattern_gen_inst/n6634 ), .B1(\pattern_gen_inst/n16 ), 
    .A1(\pattern_gen_inst/n11 ), .D0(\pattern_gen_inst/n3109 ), 
    .C0(\pattern_gen_inst/n6_adj_624 ), .B0(\ref_y_adj_768[3] ), 
    .A0(\pattern_gen_inst/piece_out_17__N_299[14] ), 
    .F0(\pattern_gen_inst/n6634 ), .F1(\pattern_gen_inst/n7379 ));
  SLICE_295 SLICE_295( .D1(row_c_3), .C1(\pattern_gen_inst/n8166 ), 
    .B1(\pattern_gen_inst/n8076 ), .D0(row_c_2), .C0(\pattern_gen_inst/n8163 ), 
    .B0(\pattern_gen_inst/n7747 ), .A0(\pattern_gen_inst/n7748 ), 
    .F0(\pattern_gen_inst/n8166 ), .F1(\pattern_gen_inst/n81 ));
  SLICE_296 SLICE_296( .D1(row_c_2), .C1(\pattern_gen_inst/n7750 ), 
    .B1(row_c_1), .A1(\pattern_gen_inst/n7751 ), .D0(\r_data_sig[13] ), 
    .C0(\r_data_sig[12] ), .B0(row_c_0), .F0(\pattern_gen_inst/n7750 ), 
    .F1(\pattern_gen_inst/n8163 ));
  SLICE_297 SLICE_297( .D1(row_c_2), .C1(\pattern_gen_inst/n7739 ), 
    .B1(\pattern_gen_inst/n8073 ), .A1(\pattern_gen_inst/n7738 ), 
    .D0(\r_data_sig[2] ), .C0(\r_data_sig[3] ), .A0(row_c_0), 
    .F0(\pattern_gen_inst/n7739 ), .F1(\pattern_gen_inst/n8076 ));
  SLICE_298 SLICE_298( .D1(row_c_2), .C1(\pattern_gen_inst/n7744 ), 
    .B1(row_c_1), .A1(\pattern_gen_inst/n7745 ), .D0(\r_data_sig[4] ), 
    .C0(\r_data_sig[5] ), .A0(row_c_0), .F0(\pattern_gen_inst/n7744 ), 
    .F1(\pattern_gen_inst/n8073 ));
  SLICE_299 SLICE_299( .D1(\nes_inst/CLK_MAP/cnt[9] ), 
    .C1(\nes_inst/CLK_MAP/n7 ), .B1(\nes_inst/CLK_MAP/cnt[11] ), 
    .A1(\nes_inst/CLK_MAP/cnt[12] ), .C0(\nes_inst/CLK_MAP/n19 ), 
    .A0(\nes_inst/CLK_MAP/cnt[10] ), .F0(\nes_inst/CLK_MAP/n7 ), .F1(n21));
  SLICE_301 SLICE_301( .D1(\nes_inst/CLK_MAP/cnt[17] ), 
    .C1(\nes_inst/CLK_MAP/n12 ), .B1(\nes_inst/CLK_MAP/cnt[14] ), 
    .A1(\nes_inst/CLK_MAP/cnt[13] ), .D0(\nes_inst/CLK_MAP/cnt[19] ), 
    .C0(\nes_inst/CLK_MAP/cnt[16] ), .B0(\nes_inst/CLK_MAP/cnt[15] ), 
    .A0(\nes_inst/CLK_MAP/cnt[18] ), .F0(\nes_inst/CLK_MAP/n12 ), 
    .F1(\nes_inst/CLK_MAP/n19 ));
  SLICE_302 SLICE_302( .D0(\nes_inst/CLK_MAP/cnt[12] ), 
    .B0(\nes_inst/CLK_MAP/n19 ), .A0(\nes_inst/cnt[8] ), .F0(clk_cntr_top_c));
  SLICE_303 SLICE_303( .D1(\nes_inst/CLK_MAP/cnt[16] ), 
    .C1(\nes_inst/CLK_MAP/n16_adj_719 ), .B1(\nes_inst/CLK_MAP/n20_adj_718 ), 
    .A1(\nes_inst/CLK_MAP/cnt[15] ), .D0(\nes_inst/CLK_MAP/cnt[17] ), 
    .B0(\nes_inst/CLK_MAP/cnt[12] ), .F0(\nes_inst/CLK_MAP/n16_adj_719 ), 
    .F1(latch_top_c));
  SLICE_305 SLICE_305( .D1(\nes_inst/CLK_MAP/cnt[10] ), 
    .C1(\nes_inst/CLK_MAP/n18_adj_720 ), .B1(\nes_inst/CLK_MAP/cnt[11] ), 
    .A1(\nes_inst/CLK_MAP/cnt[14] ), .D0(\nes_inst/CLK_MAP/cnt[9] ), 
    .C0(\nes_inst/CLK_MAP/cnt[18] ), .B0(\nes_inst/CLK_MAP/cnt[13] ), 
    .A0(\nes_inst/CLK_MAP/cnt[19] ), .F0(\nes_inst/CLK_MAP/n18_adj_720 ), 
    .F1(\nes_inst/CLK_MAP/n20_adj_718 ));
  SLICE_307 SLICE_307( .D1(\p2x_sum_adj_749[0] ), .C1(n6596), 
    .B1(\p2x_sum_adj_749[3] ), .A1(\cc_inst/n3099 ), 
    .D0(\w_data_piece_sig_cc[10] ), .C0(\w_data_piece_sig_cc[11] ), 
    .B0(\w_data_piece_sig_cc[12] ), .A0(\w_data_piece_sig_cc[13] ), .F0(n6596), 
    .F1(\cc_inst/n4_adj_641 ));
  SLICE_309 SLICE_309( .D1(\piece_mem_inst/n44 ), .C1(\piece_mem_inst/n40 ), 
    .B1(\w_data_piece_sig_cc[10] ), .A1(\w_data_piece_sig_cc[13] ), 
    .D0(\p2x_sum_adj_749[1] ), .C0(\p2x_sum_adj_749[0] ), 
    .B0(\p2x_sum_adj_749[3] ), .A0(\p2x_sum_adj_749[2] ), 
    .F0(\piece_mem_inst/n40 ), .F1(n47_adj_726));
  SLICE_311 SLICE_311( .D1(\impact_inst/n928 ), .C1(\impact_inst/n6 ), 
    .B1(\impact_inst/n927 ), .A1(\impact_inst/n31[3] ), 
    .D0(\impact_inst/n7382 ), .C0(\impact_inst/ref_y[3] ), .A0(n4556), 
    .F0(\impact_inst/n927 ), .F1(\impact_inst/n4 ));
  SLICE_312 SLICE_312( .D1(start_rowfull_N_243), .C1(n4556), 
    .B1(piece_sel_pg_4__N_487), .A1(write_piece_N_253), 
    .D0(\impact_inst/ref_y[4] ), .C0(\impact_inst/n7382 ), .B0(n4556), 
    .F0(\impact_inst/n928 ), .F1(n7_adj_727));
  SLICE_313 SLICE_313( .C0(\impact_inst/piece_out_17__N_299[7] ), .B0(n4556), 
    .A0(\impact_inst/p2y_sum[1] ), .F0(\impact_inst/n31_adj_712[1] ));
  SLICE_314 SLICE_314( .D1(\impact_inst/n31_adj_712[1] ), 
    .C1(\impact_inst/n6066 ), .A1(\impact_inst/n925 ), .D0(n4556), 
    .C0(\impact_inst/p2y_sum[0] ), .B0(\impact_inst/ref_y[0] ), 
    .A0(\impact_inst/piece_out_17__N_299[6] ), .F0(\impact_inst/n6066 ), 
    .F1(\impact_inst/n4_adj_650 ));
  SLICE_315 SLICE_315( .C1(\impact_inst/p3y_sum[2] ), .B1(n4556), 
    .A1(\impact_inst/piece_out_17__N_299[2] ), 
    .D0(\impact_inst/piece_out_17__N_299[2] ), .C0(n4556), 
    .B0(\impact_inst/p3y_sum[3] ), .F0(\impact_inst/n31[3] ), 
    .F1(\impact_inst/n31[2] ));
  SLICE_316 SLICE_316( .D1(\impact_inst/ref_y[0] ), 
    .C1(\impact_inst/p3y_sum[0] ), .B1(n4556), 
    .A1(\impact_inst/piece_out_17__N_299[0] ), .D0(start_rowfull), 
    .B0(write_piece), .A0(\impact_inst/impact_read ), .F0(n4556), 
    .F1(\impact_inst/n6109 ));
  SLICE_317 SLICE_317( .C1(\impact_inst/n4_adj_647 ), 
    .B1(\impact_inst/n31[2] ), .A1(\impact_inst/n926 ), 
    .C0(\impact_inst/n6109 ), .B0(\impact_inst/n925 ), 
    .A0(\impact_inst/n31[1] ), .F0(\impact_inst/n4_adj_647 ), 
    .F1(\impact_inst/n6 ));
  SLICE_319 SLICE_319( .D1(\impact_inst/n31_adj_713[0] ), 
    .C1(\impact_inst/n925 ), .B1(\impact_inst/n924 ), 
    .A1(\impact_inst/n31_adj_713[1] ), 
    .D0(\impact_inst/piece_out_17__N_299[13] ), 
    .C0(\impact_inst/p1y_sum_c[1] ), .B0(n4556), 
    .F0(\impact_inst/n31_adj_713[1] ), .F1(\impact_inst/n4_adj_654 ));
  SLICE_320 SLICE_320( .DI1(\impact_inst/read_enable_board_N_231 ), 
    .D1(start_rowfull), .C1(write_piece), .A1(\impact_inst/impact_read ), 
    .D0(\impact_inst/ref_y[0] ), .C0(start_rowfull), .B0(write_piece), 
    .A0(\impact_inst/impact_read ), .LSR(piece_sel_pg_4__N_487), 
    .CLK(matrix_clk_c), .Q1(\r_enable_sig[0] ), .F0(\impact_inst/n924 ), 
    .F1(\impact_inst/read_enable_board_N_231 ));
  SLICE_322 SLICE_322( .C1(\impact_inst/n8_adj_657 ), 
    .B1(\impact_inst/p2y_sum[4] ), .A1(\impact_inst/p3y_sum[4] ), 
    .C0(\impact_inst/n6_adj_659 ), .B0(\impact_inst/p2y_sum[3] ), 
    .A0(\impact_inst/p3y_sum[3] ), .F0(\impact_inst/n8_adj_657 ), 
    .F1(\impact_inst/n41 ));
  SLICE_324 SLICE_324( .D1(\impact_inst/p2y_sum[2] ), 
    .C1(\impact_inst/n4_adj_660 ), .A1(\impact_inst/p3y_sum[2] ), 
    .D0(\impact_inst/p2y_sum[1] ), .C0(\impact_inst/p2y_sum[0] ), 
    .B0(\impact_inst/p3y_sum[1] ), .A0(\impact_inst/p3y_sum[0] ), 
    .F0(\impact_inst/n4_adj_660 ), .F1(\impact_inst/n6_adj_659 ));
  SLICE_325 SLICE_325( .D0(\impact_inst/p1y_sum_c[3] ), 
    .C0(\impact_inst/n6_adj_661 ), .A0(\impact_inst/p2y_sum[3] ), 
    .F0(\impact_inst/n8_adj_658 ));
  SLICE_326 SLICE_326( .D1(\impact_inst/p2y_sum[2] ), 
    .C1(\impact_inst/n4_adj_663 ), .B1(\impact_inst/p1y_sum_c[2] ), 
    .D0(\impact_inst/p1y_sum_c[0] ), .C0(\impact_inst/p1y_sum_c[1] ), 
    .B0(\impact_inst/p2y_sum[0] ), .A0(\impact_inst/p2y_sum[1] ), 
    .F0(\impact_inst/n4_adj_663 ), .F1(\impact_inst/n6_adj_661 ));
  SLICE_328 SLICE_328( .D1(\impact_inst/p2y_sum[2] ), 
    .C1(\impact_inst/n4_adj_666 ), .B1(\impact_inst/ref_y[2] ), 
    .D0(\impact_inst/ref_y[0] ), .C0(\impact_inst/p2y_sum[1] ), 
    .B0(\impact_inst/p2y_sum[0] ), .A0(\impact_inst/ref_y[1] ), 
    .F0(\impact_inst/n4_adj_666 ), .F1(\impact_inst/n6_adj_665 ));
  SLICE_329 SLICE_329( .D0(\impact_inst/p3y_sum[3] ), 
    .C0(\impact_inst/n6_adj_673 ), .A0(\impact_inst/ref_y[3] ), 
    .F0(\impact_inst/n8_adj_671 ));
  SLICE_330 SLICE_330( .D1(\impact_inst/p3y_sum[2] ), 
    .C1(\impact_inst/n4_adj_675 ), .A1(\impact_inst/ref_y[2] ), 
    .D0(\impact_inst/ref_y[0] ), .C0(\impact_inst/p3y_sum[0] ), 
    .B0(\impact_inst/p3y_sum[1] ), .A0(\impact_inst/ref_y[1] ), 
    .F0(\impact_inst/n4_adj_675 ), .F1(\impact_inst/n6_adj_673 ));
  SLICE_331 SLICE_331( .C0(\impact_inst/n6_adj_677 ), 
    .B0(\impact_inst/p2y_sum[3] ), .A0(\impact_inst/ref_y[3] ), 
    .F0(\impact_inst/n8_adj_674 ));
  SLICE_332 SLICE_332( .C1(\impact_inst/n4_adj_680 ), 
    .B1(\impact_inst/ref_y[2] ), .A1(\impact_inst/p2y_sum[2] ), 
    .D0(\impact_inst/p2y_sum[1] ), .C0(\impact_inst/ref_y[0] ), 
    .B0(\impact_inst/ref_y[1] ), .A0(\impact_inst/p2y_sum[0] ), 
    .F0(\impact_inst/n4_adj_680 ), .F1(\impact_inst/n6_adj_677 ));
  SLICE_333 SLICE_333( .C1(\impact_inst/n8_adj_678 ), 
    .B1(\impact_inst/ref_y[4] ), .A1(\impact_inst/p1y_sum_c[4] ), 
    .D0(\impact_inst/p1y_sum_c[3] ), .C0(\impact_inst/n6_adj_679 ), 
    .A0(\impact_inst/ref_y[3] ), .F0(\impact_inst/n8_adj_678 ), 
    .F1(\impact_inst/y_start_4__N_148 ));
  SLICE_335 SLICE_335( .D1(\impact_inst/p1y_sum_c[2] ), 
    .C1(\impact_inst/n4_adj_681 ), .B1(\impact_inst/ref_y[2] ), 
    .D0(\impact_inst/ref_y[1] ), .C0(\impact_inst/ref_y[0] ), 
    .B0(\impact_inst/p1y_sum_c[0] ), .A0(\impact_inst/p1y_sum_c[1] ), 
    .F0(\impact_inst/n4_adj_681 ), .F1(\impact_inst/n6_adj_679 ));
  SLICE_337 SLICE_337( .C1(\p1y_sum_adj_748[4] ), .B1(\p1y_sum_adj_748[1] ), 
    .A1(\p1y_sum_adj_748[3] ), .D0(write_piece_N_253), 
    .C0(\p1y_sum_adj_748[4] ), .B0(\impact_inst/n4504 ), 
    .F0(\impact_inst/n5927 ), .F1(\cc_inst/n7387 ));
  SLICE_338 SLICE_338( .D1(start_rowfull), .C1(piece_sel_pg_4__N_487), 
    .B1(\impact_inst/impact_read ), .A1(write_piece), .C0(\curr_state[1] ), 
    .B0(\curr_state[0] ), .F0(piece_sel_pg_4__N_487), .F1(\impact_inst/n4504 ));
  SLICE_340 SLICE_340( .D1(start_rowfull), .C1(n7), 
    .B1(\impact_inst/impact_read ), .A1(write_piece), 
    .D0(\impact_inst/write_counter[0] ), .C0(\impact_inst/write_counter[2] ), 
    .B0(\impact_inst/write_counter[3] ), .A0(\impact_inst/write_counter[1] ), 
    .F0(n7), .F1(n7556));
  SLICE_341 SLICE_341( .D0(\impact_inst/p1y_sum_c[3] ), 
    .C0(\impact_inst/n6_adj_685 ), .B0(\impact_inst/p3y_sum[3] ), 
    .F0(\impact_inst/n8_adj_683 ));
  SLICE_342 SLICE_342( .D1(\impact_inst/p1y_sum_c[2] ), 
    .C1(\impact_inst/n4_adj_689 ), .B1(\impact_inst/p3y_sum[2] ), 
    .D0(\impact_inst/p1y_sum_c[1] ), .C0(\impact_inst/p1y_sum_c[0] ), 
    .B0(\impact_inst/p3y_sum[0] ), .A0(\impact_inst/p3y_sum[1] ), 
    .F0(\impact_inst/n4_adj_689 ), .F1(\impact_inst/n6_adj_685 ));
  SLICE_343 SLICE_343( .D1(piece_sel_pg_4__N_487), .C1(start_rowfull_N_243), 
    .B1(n4556), .A1(\impact_inst/n506 ), .D0(write_piece), 
    .A0(\impact_inst/impact_read ), .F0(start_rowfull_N_243), 
    .F1(\impact_inst/n662 ));
  SLICE_347 SLICE_347( .DI1(\impact_inst/n7779 ), .D1(\impact_inst/n2511 ), 
    .C1(\impact_inst/n7777 ), .B1(\impact_inst/n7852 ), 
    .A1(\impact_inst/n2509 ), .D0(\r_addr_imp_sig[4] ), 
    .C0(\impact_inst/y_start[4] ), .A0(\impact_inst/n2511 ), 
    .CLK(matrix_clk_c), .Q1(\r_addr_imp_sig[4] ), .F0(\impact_inst/n7777 ), 
    .F1(\impact_inst/n7779 ));
  SLICE_348 SLICE_348( .DI1(\impact_inst/impact_read_N_274 ), 
    .D1(start_rowfull), .C1(write_piece_N_253), .B1(\impact_inst/impact_read ), 
    .A1(write_piece), .D0(write_piece), .C0(\impact_inst/n662 ), 
    .B0(\impact_inst/impact_read ), .A0(start_rowfull), 
    .LSR(piece_sel_pg_4__N_487), .CLK(matrix_clk_c), 
    .Q1(\impact_inst/impact_read ), .F0(\impact_inst/n2511 ), 
    .F1(\impact_inst/impact_read_N_274 ));
  SLICE_349 SLICE_349( .D0(\impact_inst/p1y_sum_c[3] ), 
    .C0(\impact_inst/n6_adj_692 ), .B0(\impact_inst/p2y_sum[3] ), 
    .F0(\impact_inst/n8_adj_688 ));
  SLICE_350 SLICE_350( .D1(\impact_inst/p2y_sum[2] ), 
    .C1(\impact_inst/n4_adj_698 ), .A1(\impact_inst/p1y_sum_c[2] ), 
    .D0(\impact_inst/p1y_sum_c[1] ), .C0(\impact_inst/p1y_sum_c[0] ), 
    .B0(\impact_inst/p2y_sum[1] ), .A0(\impact_inst/p2y_sum[0] ), 
    .F0(\impact_inst/n4_adj_698 ), .F1(\impact_inst/n6_adj_692 ));
  SLICE_351 SLICE_351( .C1(\impact_inst/n8_adj_696 ), 
    .B1(\impact_inst/ref_y[4] ), .A1(\impact_inst/p1y_sum_c[4] ), 
    .C0(\impact_inst/n6_adj_697 ), .B0(\impact_inst/p1y_sum_c[3] ), 
    .A0(\impact_inst/ref_y[3] ), .F0(\impact_inst/n8_adj_696 ), 
    .F1(\impact_inst/y_start_4__N_158 ));
  SLICE_355 SLICE_355( .C1(\write_enable_board_N_289[1] ), .B1(n7), 
    .A1(\write_enable_board_N_289[0] ), .D0(\impact_inst/write_counter[0] ), 
    .C0(\impact_inst/write_counter[1] ), .B0(\impact_inst/write_counter[3] ), 
    .A0(\impact_inst/write_counter[2] ), .F0(\write_enable_board_N_289[1] ), 
    .F1(\impact_inst/n498 ));
  SLICE_356 SLICE_356( .DI1(\impact_inst/write_piece_N_249 ), .C1(write_piece), 
    .B1(\impact_inst/impact_read ), .A1(n7), .D0(write_piece), 
    .C0(\write_enable_board_N_289[0] ), .B0(n7), 
    .A0(\write_enable_board_N_289[1] ), .CE(n7_adj_727), 
    .LSR(piece_sel_pg_4__N_487), .CLK(matrix_clk_c), .Q1(write_piece), 
    .F0(n2_adj_721), .F1(\impact_inst/write_piece_N_249 ));
  SLICE_357 SLICE_357( .C1(\impact_inst/n4_adj_699 ), 
    .B1(\impact_inst/p1y_sum_c[2] ), .A1(\impact_inst/ref_y[2] ), 
    .D0(\impact_inst/p1y_sum_c[1] ), .C0(\impact_inst/ref_y[1] ), 
    .B0(\impact_inst/p1y_sum_c[0] ), .A0(\impact_inst/ref_y[0] ), 
    .F0(\impact_inst/n4_adj_699 ), .F1(\impact_inst/n6_adj_697 ));
  SLICE_363 SLICE_363( .D1(\impact_inst/p1y_sum_c[3] ), 
    .B1(\impact_inst/piece_out_17__N_299[14] ), .A1(n4556), .D0(n4556), 
    .B0(\impact_inst/p1y_sum_c[2] ), 
    .A0(\impact_inst/piece_out_17__N_299[14] ), 
    .F0(\impact_inst/n31_adj_713[2] ), .F1(\impact_inst/n31_adj_713[3] ));
  SLICE_364 SLICE_364( .D1(\impact_inst/n928 ), .C1(\impact_inst/n6_adj_710 ), 
    .B1(\impact_inst/n31_adj_713[3] ), .A1(\impact_inst/n927 ), 
    .D0(\impact_inst/n31_adj_713[2] ), .C0(\impact_inst/n4_adj_654 ), 
    .A0(\impact_inst/n926 ), .F0(\impact_inst/n6_adj_710 ), 
    .F1(\impact_inst/n4_adj_711 ));
  SLICE_365 SLICE_365( .D1(\impact_inst/n31_adj_712[2] ), 
    .C1(\impact_inst/n926 ), .B1(\impact_inst/n4_adj_650 ), 
    .D0(\impact_inst/n31_adj_712[3] ), .C0(\impact_inst/n928 ), 
    .B0(\impact_inst/n927 ), .A0(\impact_inst/n6_adj_703 ), 
    .F0(\impact_inst/n4_adj_701 ), .F1(\impact_inst/n6_adj_703 ));
  SLICE_368 SLICE_368( .C1(n4556), .B1(\impact_inst/p2y_sum[3] ), 
    .A1(\impact_inst/piece_out_17__N_299[8] ), .D0(n4556), 
    .B0(\impact_inst/p2y_sum[2] ), .A0(\impact_inst/piece_out_17__N_299[8] ), 
    .F0(\impact_inst/n31_adj_712[2] ), .F1(\impact_inst/n31_adj_712[3] ));
  SLICE_369 SLICE_369( .D0(\impact_inst/n7590 ), 
    .C0(\impact_inst/n10_adj_708 ), .B0(\impact_inst/n7586 ), 
    .A0(\impact_inst/n10_adj_707 ), .F0(\impact_inst/n6_adj_704 ));
  SLICE_371 SLICE_371( .D1(\impact_inst/write_piece_N_264 ), 
    .C1(\impact_inst/n3 ), .B1(\impact_inst/n7588 ), .A1(\impact_inst/n7566 ), 
    .B0(\r_addr_imp_sig[2] ), .A0(\impact_inst/p2y_sum[2] ), 
    .F0(\impact_inst/n3 ), .F1(\impact_inst/write_piece_N_262 ));
  SLICE_372 SLICE_372( .C1(\impact_inst/n7736 ), .B1(\impact_inst/p2x_sum[3] ), 
    .A1(\impact_inst/n8022 ), .D0(\impact_inst/p2x_sum[2] ), 
    .C0(\impact_inst/n8184 ), .B0(\impact_inst/n8106 ), 
    .F0(\impact_inst/n7736 ), .F1(\impact_inst/write_piece_N_264 ));
  SLICE_374 SLICE_374( .D1(\r_addr_imp_sig[0] ), .C1(\r_addr_imp_sig[3] ), 
    .B1(\impact_inst/p3y_sum[3] ), .A1(\impact_inst/p3y_sum[0] ), 
    .D0(\impact_inst/ref_y[3] ), .C0(\r_addr_imp_sig[0] ), 
    .B0(\r_addr_imp_sig[3] ), .A0(\impact_inst/ref_y[0] ), 
    .F0(\impact_inst/n7541 ), .F1(\impact_inst/n7552 ));
  SLICE_379 SLICE_379( .D1(\curr_state[1] ), .C1(\w_enable_piece_sig[0] ), 
    .B1(\curr_state[0] ), .D0(\piece_sel_counter[1] ), .C0(n483), 
    .B0(\piece_sel_counter[2] ), .A0(\piece_sel_counter[0] ), 
    .F0(\Spawn_inst/n5507 ), .F1(n483));
  SLICE_381 SLICE_381( .DI1(n3397), .D1(manip_done_sig), 
    .C1(piece_w_enable_out_N_453), .B1(\w_enable_piece_sig[1] ), 
    .A1(\button_out[6] ), .D0(\curr_state[1] ), .A0(\curr_state[0] ), 
    .CLK(matrix_clk_c), .Q1(manip_done_sig), .F0(piece_w_enable_out_N_453), 
    .F1(n3397));
  SLICE_382 SLICE_382( .D1(\button_out[7] ), .C1(\cc_inst/n7570 ), 
    .B1(piece_w_enable_out_N_453), .A1(\cc_inst/n4549 ), 
    .D0(\w_enable_piece_sig[1] ), .A0(\cc_inst/n3990 ), .F0(\cc_inst/n7570 ), 
    .F1(\cc_inst/n3157 ));
  SLICE_383 SLICE_383( .D1(\cc_inst/n3990 ), .C1(n633), 
    .D0(\w_enable_piece_sig[1] ), .C0(n7400), .B0(\curr_state[0] ), 
    .A0(\curr_state[1] ), .F0(n633), .F1(\cc_inst/n3276 ));
  SLICE_384 SLICE_384( .D1(\button_out[7] ), .C1(\cc_inst/n4549 ), 
    .B1(\button_out[3] ), .A1(\cc_inst/n7399 ), .C0(\button_out[1] ), 
    .A0(\button_out[0] ), .F0(\cc_inst/n4549 ), .F1(n7400));
  SLICE_385 SLICE_385( .D1(\cc_inst/movement_counter[30] ), .C1(\cc_inst/n18 ), 
    .B1(\cc_inst/movement_counter[22] ), .A1(\cc_inst/movement_counter[24] ), 
    .D0(\cc_inst/movement_counter[20] ), .C0(\cc_inst/movement_counter[28] ), 
    .B0(\cc_inst/movement_counter[29] ), .A0(\cc_inst/movement_counter[21] ), 
    .F0(\cc_inst/n18 ), .F1(\cc_inst/n20 ));
  SLICE_388 SLICE_388( .C1(\cc_inst/n3990 ), .A1(\button_out[1] ), 
    .D0(\cc_inst/n19 ), .C0(\cc_inst/n20 ), 
    .B0(\cc_inst/movement_counter[31] ), .A0(\cc_inst/n6559 ), 
    .F0(\cc_inst/n3990 ), .F1(\cc_inst/n4502 ));
  SLICE_389 SLICE_389( .D0(\cc_inst/movement_counter[18] ), 
    .C0(\cc_inst/n6_adj_638 ), .B0(\cc_inst/movement_counter[19] ), 
    .A0(\cc_inst/movement_counter[17] ), .F0(\cc_inst/n6559 ));
  SLICE_390 SLICE_390( .D1(\cc_inst/movement_counter[14] ), 
    .C1(\cc_inst/n6587 ), .B1(\cc_inst/movement_counter[16] ), 
    .A1(\cc_inst/movement_counter[15] ), .D0(\cc_inst/movement_counter[12] ), 
    .C0(\cc_inst/n6_adj_639 ), .B0(\cc_inst/movement_counter[11] ), 
    .A0(\cc_inst/movement_counter[13] ), .F0(\cc_inst/n6587 ), 
    .F1(\cc_inst/n6_adj_638 ));
  SLICE_391 SLICE_391( .D0(\button_out[2] ), .C0(\button_out[4] ), 
    .F0(\cc_inst/n7399 ));
  SLICE_393 SLICE_393( .D1(\cc_inst/movement_counter[9] ), .C1(\cc_inst/n4 ), 
    .B1(\cc_inst/movement_counter[10] ), .A1(\cc_inst/movement_counter[8] ), 
    .C0(\cc_inst/movement_counter[7] ), .A0(\cc_inst/movement_counter[6] ), 
    .F0(\cc_inst/n4 ), .F1(\cc_inst/n6_adj_639 ));
  SLICE_395 SLICE_395( .D1(\p2x_sum_adj_749[0] ), .C1(\p2x_sum_adj_749[1] ), 
    .B1(\p2x_sum_adj_749[2] ), .A1(\p2x_sum_adj_749[3] ), 
    .D0(\p2x_sum_adj_749[3] ), .C0(\p2x_sum_adj_749[2] ), 
    .B0(\p2x_sum_adj_749[1] ), .A0(\p2x_sum_adj_749[0] ), .F0(\cc_inst/n3 ), 
    .F1(\cc_inst/p1x_sum[3] ));
  SLICE_397 SLICE_397( .D1(\cc_inst/n582 ), .C1(\cc_inst/n629 ), 
    .B1(\cc_inst/n4502 ), .A1(\cc_inst/n575 ), .C0(\curr_state[0] ), 
    .B0(\w_enable_piece_sig[1] ), .A0(\curr_state[1] ), .F0(\cc_inst/n629 ), 
    .F1(\cc_inst/n1405 ));
  SLICE_401 SLICE_401( .D1(\cc_inst/w_data_piece_sig_cc[5] ), 
    .C1(\cc_inst/n38 ), .B1(\cc_inst/w_data_piece_sig_cc[9] ), 
    .A1(\cc_inst/w_data_piece_sig_cc[7] ), .D0(\w_data_piece_sig_cc[6] ), 
    .A0(\w_data_piece_sig_cc[8] ), .F0(\cc_inst/n38 ), .F1(\cc_inst/n6714 ));
  SLICE_406 SLICE_406( .DI1(\cc_inst/n6627 ), .D1(\p1y_sum_adj_748[4] ), 
    .C1(\cc_inst/n8 ), .B1(\cc_inst/n1425 ), .A1(\cc_inst/n1277[3] ), 
    .D0(\cc_inst/w_data_piece_sig_cc[7] ), 
    .C0(\cc_inst/w_data_piece_sig_cc[9] ), 
    .B0(\cc_inst/w_data_piece_sig_cc[5] ), .A0(\cc_inst/n38 ), 
    .CE(\cc_inst/n629 ), .CLK(matrix_clk_c), 
    .Q1(\cc_inst/w_data_piece_sig_cc[9] ), .F0(\cc_inst/n6_adj_644 ), 
    .F1(\cc_inst/n6627 ));
  SLICE_407 SLICE_407( .C1(\cc_inst/n7370 ), .B1(\button_out[4] ), 
    .A1(\cc_inst/n629 ), .D0(\button_out[1] ), .C0(\cc_inst/n3990 ), 
    .B0(\button_out[7] ), .A0(\button_out[0] ), .F0(\cc_inst/n7370 ), 
    .F1(\cc_inst/n1425 ));
  SLICE_409 SLICE_409( .C0(\pattern_gen_inst/piece_out_17__N_299[12] ), 
    .A0(\ref_y_adj_768[0] ), .F0(\pattern_gen_inst/n2051 ));
  SLICE_410 SLICE_410( .D1(\pattern_gen_inst/piece_out_17__N_299[14] ), 
    .C1(\pattern_gen_inst/n10_adj_637 ), .B1(\pattern_gen_inst/n3133 ), 
    .A1(\pattern_gen_inst/n4_adj_623 ), .D0(\pattern_gen_inst/n3125 ), 
    .C0(\pattern_gen_inst/n6611 ), .B0(\pattern_gen_inst/n2051 ), 
    .A0(\pattern_gen_inst/piece_out_17__N_299[13] ), 
    .F0(\pattern_gen_inst/n10_adj_637 ), .F1(\pattern_gen_inst/n14_adj_636 ));
  SLICE_411 SLICE_411( .D1(\ref_y_adj_768[3] ), 
    .C1(\pattern_gen_inst/piece_out_17__N_299[2] ), .A1(\col_data[3] ), 
    .D0(\col_data[1] ), .B0(\ref_y_adj_768[1] ), .F0(\pattern_gen_inst/n3125 ), 
    .F1(\pattern_gen_inst/n4 ));
  SLICE_412 SLICE_412( .D1(\pattern_gen_inst/n6584 ), 
    .C1(\pattern_gen_inst/n14_adj_632 ), .B1(\pattern_gen_inst/n13_adj_631 ), 
    .A1(\pattern_gen_inst/n15 ), .D0(\pattern_gen_inst/n3125 ), 
    .C0(\pattern_gen_inst/n10_adj_635 ), .B0(\pattern_gen_inst/n2114 ), 
    .A0(\pattern_gen_inst/piece_out_17__N_299[7] ), 
    .F0(\pattern_gen_inst/n14_adj_632 ), .F1(\pattern_gen_inst/n6_adj_629 ));
  SLICE_413 SLICE_413( .D1(\pattern_gen_inst/n4_adj_628 ), 
    .C1(\pattern_gen_inst/n3129 ), 
    .B1(\pattern_gen_inst/piece_out_17__N_299[11] ), .A1(\ref_x_adj_767[2] ), 
    .B0(row_c_3), .A0(\ref_x_adj_767[3] ), .F0(\pattern_gen_inst/n3129 ), 
    .F1(\pattern_gen_inst/n6637 ));
  SLICE_415 SLICE_415( .D1(\ref_x_adj_767[1] ), 
    .C1(\pattern_gen_inst/piece_out_17__N_299[10] ), .B1(\ref_x_adj_767[0] ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[9] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[9] ), .A0(\ref_x_adj_767[0] ), 
    .F0(\pattern_gen_inst/n2086 ), .F1(\pattern_gen_inst/n4_adj_628 ));
  SLICE_418 SLICE_418( .D1(\pattern_gen_inst/n4 ), 
    .C1(\pattern_gen_inst/n3113 ), .B1(\pattern_gen_inst/n6_adj_622 ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[3] ), .C0(\ref_x_adj_767[0] ), 
    .B0(row_c_0), .F0(\pattern_gen_inst/n3113 ), 
    .F1(\pattern_gen_inst/n11_adj_630 ));
  SLICE_419 SLICE_419( .C0(\ref_y_adj_768[2] ), .A0(\col_data[2] ), 
    .F0(\pattern_gen_inst/n3133 ));
  SLICE_421 SLICE_421( .DI1(n3367), .D1(\p1y_sum_adj_748[4] ), 
    .C1(\ref_y_adj_768[4] ), .B1(\curr_state[0] ), .A1(\curr_state[1] ), 
    .B0(\ref_y_adj_768[4] ), .A0(\col_data[4] ), .CLK(matrix_clk_c), 
    .Q1(\ref_y_adj_768[4] ), .F0(\pattern_gen_inst/n3109 ), .F1(n3367));
  SLICE_422 SLICE_422( .D1(\pattern_gen_inst/n3109 ), 
    .C1(\pattern_gen_inst/n3117 ), .B1(\pattern_gen_inst/n3129 ), 
    .A1(\pattern_gen_inst/n3105 ), .D0(\ref_x_adj_767[1] ), .C0(row_c_1), 
    .F0(\pattern_gen_inst/n3117 ), .F1(\pattern_gen_inst/n17 ));
  SLICE_423 SLICE_423( .D1(\ref_y_adj_768[0] ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[6] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[0] ), .C0(\ref_y_adj_768[0] ), 
    .F0(\pattern_gen_inst/n2177 ), .F1(\pattern_gen_inst/n2114 ));
  SLICE_424 SLICE_424( .D1(\pattern_gen_inst/n11_adj_630 ), 
    .C1(\pattern_gen_inst/n14 ), .B1(\pattern_gen_inst/n12 ), 
    .A1(\pattern_gen_inst/n13 ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[1] ), 
    .C0(\pattern_gen_inst/n10 ), .B0(\pattern_gen_inst/n3125 ), 
    .A0(\pattern_gen_inst/n2177 ), .F0(\pattern_gen_inst/n14 ), 
    .F1(\pattern_gen_inst/n7383 ));
  SLICE_425 SLICE_425( .D1(\ref_x_adj_767[0] ), 
    .C1(\pattern_gen_inst/piece_out_17__N_299[4] ), .B1(\ref_x_adj_767[1] ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[3] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[3] ), .C0(\ref_x_adj_767[0] ), 
    .F0(\pattern_gen_inst/n2149 ), .F1(\pattern_gen_inst/n4_adj_627 ));
  SLICE_427 SLICE_427( .D1(\pattern_gen_inst/piece_out_17__N_299[0] ), 
    .C1(\pattern_gen_inst/n6602 ), .B1(\board_shift_col[0] ), 
    .A1(\ref_y_adj_768[0] ), .D0(\ref_x_adj_767[2] ), 
    .C0(\pattern_gen_inst/n4_adj_627 ), 
    .B0(\pattern_gen_inst/piece_out_17__N_299[5] ), 
    .A0(\pattern_gen_inst/n3129 ), .F0(\pattern_gen_inst/n6602 ), 
    .F1(\pattern_gen_inst/n12 ));
  SLICE_429 SLICE_429( .D1(\pattern_gen_inst/piece_out_17__N_299[8] ), 
    .C1(\pattern_gen_inst/n3105 ), .B1(\ref_y_adj_768[2] ), 
    .A1(\pattern_gen_inst/n4_adj_620 ), .C0(\col_data[3] ), 
    .A0(\ref_y_adj_768[3] ), .F0(\pattern_gen_inst/n3105 ), 
    .F1(\pattern_gen_inst/n6618 ));
  SLICE_431 SLICE_431( .D1(\pattern_gen_inst/n3133 ), 
    .C1(\pattern_gen_inst/n3121 ), .B1(\pattern_gen_inst/n16_adj_633 ), 
    .A1(\pattern_gen_inst/n17 ), .D0(\board_shift_col[0] ), 
    .C0(\ref_y_adj_768[0] ), .F0(\pattern_gen_inst/n3121 ), 
    .F1(\pattern_gen_inst/n6584 ));
  SLICE_432 SLICE_432( .D1(\pattern_gen_inst/n14_adj_636 ), 
    .C1(\pattern_gen_inst/n6612 ), .B1(\pattern_gen_inst/n3121 ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[12] ), 
    .D0(\pattern_gen_inst/n4_adj_623 ), 
    .C0(\pattern_gen_inst/piece_out_17__N_299[14] ), .B0(\ref_y_adj_768[2] ), 
    .A0(\pattern_gen_inst/n3105 ), .F0(\pattern_gen_inst/n6612 ), 
    .F1(\pattern_gen_inst/n16 ));
  SLICE_434 SLICE_434( .D1(\pattern_gen_inst/n3113 ), 
    .C1(\pattern_gen_inst/n3137 ), .B1(\ref_y_adj_768[1] ), .A1(\col_data[1] ), 
    .D0(\ref_x_adj_767[2] ), .B0(row_c_2), .F0(\pattern_gen_inst/n3137 ), 
    .F1(\pattern_gen_inst/n16_adj_633 ));
  SLICE_435 SLICE_435( .D1(\ref_x_adj_767[0] ), 
    .C1(\pattern_gen_inst/n4_adj_625 ), .B1(row_c_0), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[15] ), .C0(row_c_1), 
    .B0(\ref_x_adj_767[1] ), .A0(\pattern_gen_inst/piece_out_17__N_299[16] ), 
    .F0(\pattern_gen_inst/n4_adj_625 ), .F1(\pattern_gen_inst/n11 ));
  SLICE_437 SLICE_437( .D1(\pattern_gen_inst/n4_adj_628 ), 
    .C1(\pattern_gen_inst/n6605 ), .B1(\pattern_gen_inst/n3137 ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[11] ), .D0(\ref_y_adj_768[2] ), 
    .C0(\pattern_gen_inst/piece_out_17__N_299[8] ), 
    .B0(\pattern_gen_inst/n4_adj_620 ), .A0(\col_data[2] ), 
    .F0(\pattern_gen_inst/n6605 ), .F1(\pattern_gen_inst/n13_adj_631 ));
  SLICE_439 SLICE_439( .D1(piece_sel_pg_4__N_487), 
    .C1(\pattern_gen_inst/n4649 ), .B1(\col_data[4] ), .A1(\col_data[5] ), 
    .D0(\col_data[3] ), .B0(\col_data[1] ), .A0(\col_data[2] ), 
    .F0(\pattern_gen_inst/n4649 ), .F1(\pattern_gen_inst/n1509 ));
  SLICE_441 SLICE_441( .D1(row_c_2), .C1(\pattern_gen_inst/n4_adj_626 ), 
    .B1(\ref_x_adj_767[2] ), .A1(\pattern_gen_inst/piece_out_17__N_299[17] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[16] ), 
    .C0(\pattern_gen_inst/piece_out_17__N_299[15] ), .B0(\ref_x_adj_767[1] ), 
    .A0(\ref_x_adj_767[0] ), .F0(\pattern_gen_inst/n4_adj_626 ), 
    .F1(\pattern_gen_inst/n6611 ));
  SLICE_446 SLICE_446( .D1(\pattern_gen_inst/n3137 ), 
    .C1(\pattern_gen_inst/n6604 ), .B1(\pattern_gen_inst/n4_adj_627 ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[5] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[2] ), .C0(\ref_y_adj_768[2] ), 
    .B0(\pattern_gen_inst/n4_adj_621 ), .A0(\col_data[2] ), 
    .F0(\pattern_gen_inst/n6604 ), .F1(\pattern_gen_inst/n13 ));
  SLICE_449 SLICE_449( .DI1(\pattern_gen_inst/n110[2] ), 
    .D1(\piece_sel_pg[4] ), .C1(\pattern_gen_inst/n4657 ), 
    .B1(\pattern_gen_inst/n81 ), .D0(\col_data[5] ), 
    .C0(\pattern_gen_inst/n7379 ), .B0(\pattern_gen_inst/n6_adj_629 ), 
    .A0(\pattern_gen_inst/n7383 ), .CE(piece_sel_pg_4__N_487), 
    .LSR(\pattern_gen_inst/n1509 ), .CLK(matrix_clk_c), .Q1(RGB_c_5), 
    .F0(\pattern_gen_inst/n4657 ), .F1(\pattern_gen_inst/n110[2] ));
  SLICE_451 SLICE_451( .D1(\pattern_gen_inst/piece_out_17__N_299[9] ), 
    .C1(\pattern_gen_inst/n12_adj_634 ), .B1(\pattern_gen_inst/n3113 ), 
    .A1(\pattern_gen_inst/n6618 ), .D0(\ref_y_adj_768[0] ), 
    .C0(\pattern_gen_inst/n6637 ), 
    .B0(\pattern_gen_inst/piece_out_17__N_299[6] ), .A0(\board_shift_col[0] ), 
    .F0(\pattern_gen_inst/n12_adj_634 ), .F1(\pattern_gen_inst/n15 ));
  SLICE_453 SLICE_453( .D1(\MD_inst/scol[0] ), .C1(\MD_inst/n10 ), 
    .A1(\MD_inst/scol[4] ), .D0(\MD_inst/scol[5] ), .C0(\MD_inst/scol[1] ), 
    .B0(\MD_inst/scol[3] ), .A0(\MD_inst/scol[2] ), .F0(\MD_inst/n10 ), 
    .F1(\MD_inst/scol_5__N_333 ));
  SLICE_455 SLICE_455( .C1(\MD_inst/n10_adj_619 ), .B1(\MD_inst/scol[3] ), 
    .A1(\MD_inst/scol[4] ), .D0(\MD_inst/scol[5] ), .C0(\MD_inst/scol[2] ), 
    .B0(\MD_inst/scol[0] ), .A0(\MD_inst/scol[1] ), .F0(\MD_inst/n10_adj_619 ), 
    .F1(\MD_inst/row_up_3__N_338 ));
  SLICE_461 SLICE_461( .C1(\p2x_sum_adj_749[2] ), .A1(\p2x_sum_adj_749[1] ), 
    .D0(\p2x_sum_adj_749[0] ), .B0(\p2x_sum_adj_749[1] ), 
    .A0(\p2x_sum_adj_749[2] ), .F0(\cc_inst/n7572 ), .F1(\cc_inst/n3099 ));
  SLICE_463 SLICE_463( .D1(\col_data[1] ), .C1(\col_data[2] ), 
    .B1(\col_data[4] ), .A1(\col_data[3] ), .D0(\col_data[2] ), 
    .B0(\col_data[3] ), .A0(\col_data[1] ), .F0(\board_shift_col[3] ), 
    .F1(\board_shift_col[4] ));
  SLICE_465 SLICE_465( .DI1(n3321), .D1(piece_sel_pg_4__N_487), .C1(n7556), 
    .B1(write_piece), .A1(start_rowfull), .D0(write_piece), 
    .C0(\impact_inst/impact_read ), .B0(start_rowfull), 
    .A0(piece_sel_pg_4__N_487), .CLK(matrix_clk_c), .Q1(start_rowfull), 
    .F0(\impact_inst/n3156 ), .F1(n3321));
  SLICE_467 SLICE_467( .D0(\cc_inst/movement_counter[26] ), 
    .C0(\cc_inst/movement_counter[23] ), .B0(\cc_inst/movement_counter[27] ), 
    .A0(\cc_inst/movement_counter[25] ), .F0(\cc_inst/n19 ));
  SLICE_469 SLICE_469( .C0(\impact_inst/y_start_4__N_156 ), 
    .A0(\impact_inst/y_start_4__N_146 ), .F0(\impact_inst/n2498 ));
  SLICE_474 SLICE_474( .D1(row_c_0), .C1(\r_data_sig[15] ), 
    .B1(\r_data_sig[14] ), .D0(\r_data_sig[1] ), .C0(\r_data_sig[0] ), 
    .A0(row_c_0), .F0(\pattern_gen_inst/n7738 ), .F1(\pattern_gen_inst/n7751 ));
  SLICE_479 SLICE_479( .D0(\pattern_gen_inst/piece_out_17__N_299[17] ), 
    .C0(\pattern_gen_inst/n3129 ), .B0(\pattern_gen_inst/n4_adj_626 ), 
    .A0(\ref_x_adj_767[2] ), .F0(\pattern_gen_inst/n6599 ));
  SLICE_488 SLICE_488( .B1(\col_data[1] ), .C0(\col_data[2] ), 
    .A0(\col_data[1] ), .F0(\board_shift_col[2] ), .F1(\board_shift_col[1] ));
  SLICE_489 SLICE_489( .D1(\ref_x[0] ), 
    .C1(\impact_inst/piece_out_17__N_299[16] ), .B1(\ref_x[1] ), 
    .A1(\impact_inst/piece_out_17__N_299[15] ), 
    .D0(\impact_inst/piece_out_17__N_299[4] ), .C0(\ref_x[1] ), 
    .B0(\ref_x[0] ), .A0(\impact_inst/piece_out_17__N_299[3] ), 
    .F0(\impact_inst/n4_adj_700 ), .F1(\impact_inst/n4_adj_652 ));
  SLICE_490 SLICE_490( .D0(\ref_x[0] ), 
    .C0(\impact_inst/piece_out_17__N_299[9] ), 
    .B0(\impact_inst/piece_out_17__N_299[10] ), .A0(\ref_x[1] ), 
    .F0(\impact_inst/n4_adj_664 ));
  SLICE_492 SLICE_492( .DI1(n3390), .C1(n536), .B1(\w_addr_sig[4] ), 
    .A1(\r_addr_imp_sig[4] ), .D0(piece_sel_pg_4__N_487), 
    .C0(start_rowfull_N_243), .B0(n4556), .A0(\impact_inst/n506 ), 
    .CLK(matrix_clk_c), .Q1(\w_addr_sig[4] ), .F0(n536), .F1(n3390));
  SLICE_493 SLICE_493( .F0(VCC_net));
  SLICE_495 SLICE_495( .DI1(\piece_mem_inst/n3346 ), 
    .D1(\piece_mem_inst/mem[12]_2 ), .C1(\w_enable_piece_sig[0] ), 
    .B1(\w_data_piece_sig_cc[12] ), .A1(\w_enable_piece_sig[1] ), 
    .D0(\w_enable_piece_sig[0] ), .B0(\w_enable_piece_sig[1] ), 
    .CLK(matrix_clk_c), .Q1(\piece_mem_inst/mem[12]_2 ), 
    .F0(\piece_mem_inst/n3175 ), .F1(\piece_mem_inst/n3346 ));
  SLICE_496 SLICE_496( .DI1(\piece_mem_inst/n3348 ), 
    .D1(\piece_mem_inst/mem[11]_2 ), .C1(\w_enable_piece_sig[0] ), 
    .B1(\w_data_piece_sig_cc[11] ), .A1(\w_enable_piece_sig[1] ), 
    .C0(\w_data_piece_sig_cc[11] ), .A0(\w_data_piece_sig_cc[12] ), 
    .CLK(matrix_clk_c), .Q1(\piece_mem_inst/mem[11]_2 ), 
    .F0(\piece_mem_inst/n44 ), .F1(\piece_mem_inst/n3348 ));
  SLICE_499 SLICE_499( .D1(\impact_inst/piece_out_17__N_299[1] ), 
    .B1(\impact_inst/p3y_sum[1] ), .A1(n4556), .D0(n4556), 
    .B0(\impact_inst/p1y_sum_c[0] ), 
    .A0(\impact_inst/piece_out_17__N_299[12] ), 
    .F0(\impact_inst/n31_adj_713[0] ), .F1(\impact_inst/n31[1] ));
  SLICE_502 SLICE_502( .D1(\curr_state[0] ), .C1(\curr_state[1] ), 
    .A1(write_piece), .D0(\curr_state[1] ), .C0(\curr_state[0] ), .A0(n4556), 
    .F0(n532), .F1(n1455));
  SLICE_503 SLICE_503( .D1(write_piece_N_253), .C1(\p1y_sum_adj_748[1] ), 
    .B1(\impact_inst/n4504 ), .C0(write_piece_N_253), 
    .B0(\p1y_sum_adj_748[2] ), .A0(\impact_inst/n4504 ), 
    .F0(\impact_inst/n5931 ), .F1(\impact_inst/n5933 ));
  SLICE_510 SLICE_510( .D1(row_c_0), .C1(\r_data_sig[6] ), 
    .B1(\r_data_sig[7] ), .D0(\impact_inst/p2x_sum[0] ), .B0(\r_data_sig[6] ), 
    .A0(\r_data_sig[7] ), .F0(\impact_inst/n7766 ), 
    .F1(\pattern_gen_inst/n7745 ));
  SLICE_511 SLICE_511( .D0(\impact_inst/p2x_sum[0] ), .C0(\r_data_sig[2] ), 
    .A0(\r_data_sig[3] ), .F0(\impact_inst/n7730 ));
  SLICE_514 SLICE_514( .DI1(\impact_inst/n6626 ), .D1(\impact_inst/ref_y[4] ), 
    .C1(\impact_inst/n8_adj_668 ), .B1(\impact_inst/n4504 ), 
    .A1(\impact_inst/n5927 ), .D0(\impact_inst/ref_y[1] ), 
    .C0(\impact_inst/ref_y[4] ), .B0(\r_addr_imp_sig[1] ), 
    .A0(\r_addr_imp_sig[4] ), .CE(\impact_inst/n3156 ), .CLK(matrix_clk_c), 
    .Q1(\impact_inst/ref_y[4] ), .F0(\impact_inst/n7576 ), 
    .F1(\impact_inst/n6626 ));
  SLICE_515 SLICE_515( .DI1(\impact_inst/n6646 ), 
    .D1(\impact_inst/p3y_sum[4] ), .C1(n4556), .B1(\impact_inst/n4 ), 
    .A1(\impact_inst/piece_out_17__N_299[2] ), .D0(\r_addr_imp_sig[4] ), 
    .C0(\impact_inst/p3y_sum[4] ), .B0(\r_addr_imp_sig[1] ), 
    .A0(\impact_inst/p3y_sum[1] ), .CE(\impact_inst/n3156 ), 
    .CLK(matrix_clk_c), .Q1(\impact_inst/p3y_sum[4] ), 
    .F0(\impact_inst/n7590 ), .F1(\impact_inst/n6646 ));
  SLICE_516 SLICE_516( .DI1(\impact_inst/n6643 ), 
    .D1(\impact_inst/n4_adj_711 ), .C1(\impact_inst/piece_out_17__N_299[14] ), 
    .B1(n4556), .A1(\impact_inst/p1y_sum_c[4] ), .D0(\r_addr_imp_sig[1] ), 
    .C0(\impact_inst/p1y_sum_c[1] ), .B0(\r_addr_imp_sig[4] ), 
    .A0(\impact_inst/p1y_sum_c[4] ), .CE(\impact_inst/n3156 ), 
    .CLK(matrix_clk_c), .Q1(\impact_inst/p1y_sum_c[4] ), 
    .F0(\impact_inst/n7586 ), .F1(\impact_inst/n6643 ));
  SLICE_518 SLICE_518( .DI1(\impact_inst/n6633 ), 
    .D1(\impact_inst/p2y_sum[4] ), .C1(\impact_inst/piece_out_17__N_299[8] ), 
    .B1(\impact_inst/n4_adj_701 ), .A1(n4556), .D0(\r_addr_imp_sig[1] ), 
    .C0(\impact_inst/p2y_sum[1] ), .B0(\r_addr_imp_sig[4] ), 
    .A0(\impact_inst/p2y_sum[4] ), .CE(\impact_inst/n3156 ), 
    .CLK(matrix_clk_c), .Q1(\impact_inst/p2y_sum[4] ), 
    .F0(\impact_inst/n7588 ), .F1(\impact_inst/n6633 ));
  SLICE_519 SLICE_519( .D1(\r_addr_imp_sig[0] ), 
    .C1(\impact_inst/p1y_sum_c[3] ), .B1(\impact_inst/p1y_sum_c[0] ), 
    .A1(\r_addr_imp_sig[3] ), .D0(\r_addr_imp_sig[3] ), 
    .C0(\r_addr_imp_sig[0] ), .B0(\impact_inst/p2y_sum[0] ), 
    .A0(\impact_inst/p2y_sum[3] ), .F0(\impact_inst/n7566 ), 
    .F1(\impact_inst/n7554 ));
  SLICE_522 SLICE_522( .D0(\impact_inst/write_counter[0] ), 
    .A0(\impact_inst/write_counter[1] ), .F0(\impact_inst/n1736 ));
  SLICE_523 SLICE_523( .C0(\impact_inst/impact_read ), .A0(start_rowfull), 
    .F0(n2820));
  SLICE_525 SLICE_525( .F0(GND_net));
  SLICE_526 SLICE_526( .DI1(\piece_sel_pg_4__N_487$n1 ), .C1(\curr_state[1] ), 
    .A1(\curr_state[0] ), .D0(manip_done_sig), .B0(\curr_state[1] ), 
    .A0(\curr_state[0] ), .CE(\fsm_inst/n3186 ), 
    .LSR(\fsm_inst/piece_w_enable_out_N_67 ), .CLK(matrix_clk_c), 
    .Q1(\curr_state[1] ), .F0(\fsm_inst/n3186 ), 
    .F1(\piece_sel_pg_4__N_487$n1 ));
  SLICE_527 SLICE_527( .DI1(\state_out_1__N_454[0] ), 
    .D1(\Spawn_inst/state_out_1__N_458[0] ), .C1(\curr_state[0] ), 
    .B1(\curr_state[1] ), .D0(\curr_state[0] ), .C0(\curr_state[1] ), 
    .CE(\fsm_inst/n3186 ), .CLK(matrix_clk_c), .Q1(\curr_state[0] ), 
    .F0(\fsm_inst/piece_w_enable_out_N_67 ), .F1(\state_out_1__N_454[0] ));
  SLICE_531 SLICE_531( .DI1(n3357), .C1(\button_out[7] ), .B1(\sipo[7] ), 
    .A1(n21), .D0(\button_out[7] ), .C0(\button_out[1] ), .A0(\button_out[4] ), 
    .CLK(matrix_clk_c), .Q1(\button_out[7] ), .F0(\cc_inst/n7837 ), .F1(n3357));
  SLICE_540 SLICE_540( .DI1(\MD_inst/row_up_3__N_334[3] ), .D1(row_c_3), 
    .C1(row_c_0), .B1(row_c_1), .A1(row_c_2), .D0(\r_data_sig[10] ), 
    .B0(row_c_0), .A0(\r_data_sig[11] ), .CE(\MD_inst/row_up_3__N_338 ), 
    .CLK(matrix_clk_c), .Q1(row_c_3), .F0(\pattern_gen_inst/n7748 ), 
    .F1(\MD_inst/row_up_3__N_334[3] ));
  SLICE_541 SLICE_541( .DI1(\MD_inst/n7876 ), .D1(\MD_inst/n10_adj_619 ), 
    .C1(\MD_inst/scol[4] ), .B1(\MD_inst/scol[3] ), .A1(row_c_0), 
    .D0(\r_data_sig[8] ), .B0(row_c_0), .A0(\r_data_sig[9] ), 
    .CLK(matrix_clk_c), .Q1(row_c_0), .F0(\pattern_gen_inst/n7747 ), 
    .F1(\MD_inst/n7876 ));
  impact_inst_lut_inst_mux_41 \impact_inst.lut_inst.mux_41 ( 
    .RADDR4(\r_data_piece_sig_cc[4] ), .RADDR3(\r_data_piece_sig_cc[3] ), 
    .RADDR2(\r_data_piece_sig_cc[2] ), .RADDR1(\r_data_piece_sig_cc[1] ), 
    .RADDR0(\r_data_piece_sig_cc[0] ), .RCLKE(VCC_net), .RCLK(matrix_clk_c), 
    .RE(VCC_net), .RDATA15(\impact_inst/piece_out_17__N_299[15] ), 
    .RDATA14(\impact_inst/piece_out_17__N_299[14] ), 
    .RDATA13(\impact_inst/piece_out_17__N_299[13] ), 
    .RDATA12(\impact_inst/piece_out_17__N_299[12] ), 
    .RDATA11(\impact_inst/piece_out_17__N_299[11] ), 
    .RDATA10(\impact_inst/piece_out_17__N_299[10] ), 
    .RDATA9(\impact_inst/piece_out_17__N_299[9] ), 
    .RDATA8(\impact_inst/piece_out_17__N_299[8] ), 
    .RDATA7(\impact_inst/piece_out_17__N_299[7] ), 
    .RDATA6(\impact_inst/piece_out_17__N_299[6] ), 
    .RDATA5(\impact_inst/piece_out_17__N_299[5] ), 
    .RDATA4(\impact_inst/piece_out_17__N_299[4] ), 
    .RDATA3(\impact_inst/piece_out_17__N_299[3] ), 
    .RDATA2(\impact_inst/piece_out_17__N_299[2] ), 
    .RDATA1(\impact_inst/piece_out_17__N_299[1] ), 
    .RDATA0(\impact_inst/piece_out_17__N_299[0] ));
  impact_inst_lut_inst_mux_42 \impact_inst.lut_inst.mux_42 ( 
    .RADDR4(\r_data_piece_sig_cc[4] ), .RADDR3(\r_data_piece_sig_cc[3] ), 
    .RADDR2(\r_data_piece_sig_cc[2] ), .RADDR1(\r_data_piece_sig_cc[1] ), 
    .RADDR0(\r_data_piece_sig_cc[0] ), .RCLKE(VCC_net), .RCLK(matrix_clk_c), 
    .RE(VCC_net), .RDATA1(\impact_inst/piece_out_17__N_299[17] ), 
    .RDATA0(\impact_inst/piece_out_17__N_299[16] ));
  pattern_gen_inst_lut_inst_mux_45 \pattern_gen_inst.lut_inst.mux_45 ( 
    .RADDR4(\piece_sel_pg[4] ), .RADDR3(\piece_sel_pg[3] ), 
    .RADDR2(\piece_sel_pg[2] ), .RADDR1(\piece_sel_pg[1] ), 
    .RADDR0(\piece_sel_pg[0] ), .RCLKE(VCC_net), .RCLK(matrix_clk_c), 
    .RE(VCC_net), .RDATA15(\pattern_gen_inst/piece_out_17__N_299[15] ), 
    .RDATA14(\pattern_gen_inst/piece_out_17__N_299[14] ), 
    .RDATA13(\pattern_gen_inst/piece_out_17__N_299[13] ), 
    .RDATA12(\pattern_gen_inst/piece_out_17__N_299[12] ), 
    .RDATA11(\pattern_gen_inst/piece_out_17__N_299[11] ), 
    .RDATA10(\pattern_gen_inst/piece_out_17__N_299[10] ), 
    .RDATA9(\pattern_gen_inst/piece_out_17__N_299[9] ), 
    .RDATA8(\pattern_gen_inst/piece_out_17__N_299[8] ), 
    .RDATA7(\pattern_gen_inst/piece_out_17__N_299[7] ), 
    .RDATA6(\pattern_gen_inst/piece_out_17__N_299[6] ), 
    .RDATA5(\pattern_gen_inst/piece_out_17__N_299[5] ), 
    .RDATA4(\pattern_gen_inst/piece_out_17__N_299[4] ), 
    .RDATA3(\pattern_gen_inst/piece_out_17__N_299[3] ), 
    .RDATA2(\pattern_gen_inst/piece_out_17__N_299[2] ), 
    .RDATA1(\pattern_gen_inst/piece_out_17__N_299[1] ), 
    .RDATA0(\pattern_gen_inst/piece_out_17__N_299[0] ));
  pattern_gen_inst_lut_inst_mux_46 \pattern_gen_inst.lut_inst.mux_46 ( 
    .RADDR4(\piece_sel_pg[4] ), .RADDR3(\piece_sel_pg[3] ), 
    .RADDR2(\piece_sel_pg[2] ), .RADDR1(\piece_sel_pg[1] ), 
    .RADDR0(\piece_sel_pg[0] ), .RCLKE(VCC_net), .RCLK(matrix_clk_c), 
    .RE(VCC_net), .RDATA1(\pattern_gen_inst/piece_out_17__N_299[17] ), 
    .RDATA0(\pattern_gen_inst/piece_out_17__N_299[16] ));
  MD_inst_slat_23 \MD_inst.slat_23 ( .DO0(\MD_inst/row_up_3__N_338 ), 
    .OUTCLK(matrix_clk_c), .PADDO(lat_c));
  MD_inst_MD_OE_22 \MD_inst.MD_OE_22 ( .DO0(\MD_inst/scol_5__N_333 ), 
    .OUTCLK(matrix_clk_c), .PADDO(OE_c));
  UArray2b_inst_mem0 \UArray2b_inst.mem0 ( .RADDR4(\board_shift_col[4] ), 
    .RADDR3(\board_shift_col[3] ), .RADDR2(\board_shift_col[2] ), 
    .RADDR1(\board_shift_col[1] ), .RADDR0(\board_shift_col[0] ), 
    .WADDR4(\w_addr_sig[4] ), .WADDR3(\w_addr_sig[3] ), 
    .WADDR2(\w_addr_sig[2] ), .WADDR1(\w_addr_sig[1] ), 
    .WADDR0(\w_addr_sig[0] ), .WDATA9(VCC_net), .WDATA8(VCC_net), 
    .WDATA7(VCC_net), .WDATA6(VCC_net), .RCLKE(VCC_net), .RCLK(matrix_clk_c), 
    .RE(piece_sel_pg_4__N_487), .WCLKE(VCC_net), .WCLK(matrix_clk_c), 
    .WE(w_enable_sig), .RDATA15(n41), .RDATA14(n42), .RDATA13(n43), 
    .RDATA12(n44), .RDATA11(n45), .RDATA10(n46), .RDATA9(n47), .RDATA8(n48), 
    .RDATA7(n49), .RDATA6(n50), .RDATA5(n51), .RDATA4(n52), .RDATA3(n53), 
    .RDATA2(n54), .RDATA1(n55), .RDATA0(n56));
  hsosc_inst hsosc_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(clk));
  s_data_top s_data_top_I( .PADDI(s_data_top_c), .s_data_top(s_data_top));
  clk_cntr_top clk_cntr_top_I( .PADDO(clk_cntr_top_c), 
    .clk_cntr_top(clk_cntr_top));
  latch_top latch_top_I( .PADDO(latch_top_c), .latch_top(latch_top));
  matrix_clk matrix_clk_I( .PADDO(matrix_clk_c), .matrix_clk(matrix_clk));
  OE OE_I( .PADDO(OE_c), .OE(OE));
  lat lat_I( .PADDO(lat_c), .lat(lat));
  row_0_ \row[0]_I ( .PADDO(row_c_0), .row0(row[0]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_2_ \RGB[2]_I ( .PADDO(GND_net), .RGB2(RGB[2]));
  RGB_1_ \RGB[1]_I ( .PADDO(GND_net), .RGB1(RGB[1]));
  RGB_0_ \RGB[0]_I ( .PADDO(GND_net), .RGB0(RGB[0]));
  row_3_ \row[3]_I ( .PADDO(row_c_3), .row3(row[3]));
  row_2_ \row[2]_I ( .PADDO(row_c_2), .row2(row[2]));
  row_1_ \row[1]_I ( .PADDO(row_c_1), .row1(row[1]));
endmodule

module SLICE_0 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \nes_inst/CLK_MAP/cnt_791_874_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i19 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_791_874_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_791_874_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_791_874_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_791_874_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_791_874_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_791_874_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_791_874_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_791_874_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_791_874_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nes_inst/CLK_MAP/cnt_791_874_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_791_874__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 counter_784_875_add_4_3( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 counter_784_875__i1( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 counter_784_875__i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 counter_784_875_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 counter_784_875__i0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_19 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \cc_inst/movement_counter_790__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_20 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i31 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i29 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i30 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i27 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i28 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i25 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i26 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i23 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i24 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i21 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i22 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i19 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i20 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i17 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i18 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i16 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_29 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_790_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_790__i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_790__i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \MD_inst/scol_788_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \MD_inst/scol_788__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \MD_inst/scol_788__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_31 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \MD_inst/scol_788_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \MD_inst/scol_788__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_32 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \MD_inst/add_28_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \MD_inst/add_28_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_34 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \MD_inst/add_28_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_35 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \MD_inst/add_28_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_36 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \MD_inst/scol_788_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \MD_inst/scol_788__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_37 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \MD_inst/scol_788_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \MD_inst/scol_788__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \MD_inst/scol_788__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_38 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nes_inst/sipo_6__I_0_i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nes_inst/sipo_6__I_0_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nes_inst/sipo_16_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_16_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_39 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \Spawn_inst/i4642_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \Spawn_inst/i4646_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_inst/sipo_16_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_16_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_41 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \nes_inst/sipo_6__I_0_i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Spawn_inst/i4638_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \nes_inst/sipo_16_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_16_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_43 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \nes_inst/sipo_6__I_0_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \nes_inst/sipo_6__I_0_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \nes_inst/sipo_16_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_16_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_46 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 SLICE_46_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 SLICE_46_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_inst/sipo_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_48 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 SLICE_48_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 SLICE_48_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \nes_inst/sipo_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_50 ( input DI1, DI0, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 SLICE_50_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 SLICE_50_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_inst/sipo_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_52 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 SLICE_52_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 SLICE_52_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \nes_inst/sipo_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_53 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 i2454_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 i2490_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \nes_inst/p_data__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/p_data__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_54 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \Spawn_inst/i4643_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 i2489_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \nes_inst/p_data__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/p_data__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_56 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \Spawn_inst/i4644_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 i2487_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \nes_inst/p_data__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/p_data__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_61 ( input DI0, C0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40017 SLICE_61_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 flip_flop_clk_11( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_62 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40018 \piece_mem_inst/mem_13__I_0_i5_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \piece_mem_inst/mem_13__I_0_i3_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/mem_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \piece_mem_inst/mem_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_63 ( input DI0, D0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40001 \piece_mem_inst/mem_13__I_0_i4_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_65 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 SLICE_65_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 SLICE_65_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_67 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 SLICE_67_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 SLICE_67_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_69 ( input DI1, DI0, D1, C1, B1, A1, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 \cc_inst/i1_4_lut_adj_95 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 SLICE_69_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x5140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_70 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 SLICE_70_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 SLICE_70_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_72 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 SLICE_72_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 SLICE_72_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_74 ( input DI1, DI0, D1, C1, B1, A1, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 i2514_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 SLICE_74_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_sel_pg_i0_i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_75 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 SLICE_75_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 SLICE_75_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_77 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 SLICE_77_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 SLICE_77_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_78 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40023 i2478_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \cc_inst/i3455_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/mem_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_82 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 i2459_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 i2457_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/mem_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x4450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x0E04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_84 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40027 i2463_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \cc_inst/i1_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/mem_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x5404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x00CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_87 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 \piece_mem_inst/i1_4_lut_adj_141 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \piece_mem_inst/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/mem_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x4540") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_90 ( input DI1, DI0, D1, C1, B1, A1, D0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40031 \impact_inst/i2_3_lut_4_lut_adj_103 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40032 \impact_inst/i941_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/p1x_sum_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p1x_sum_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x8778") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_91 ( input DI1, DI0, D1, C1, B1, A1, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40033 \impact_inst/i2_3_lut_4_lut_adj_105 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40034 \impact_inst/i969_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/p2x_sum_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p2x_sum_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x963C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_92 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40035 \impact_inst/i2_3_lut_4_lut_adj_136 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40036 \impact_inst/i997_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/p3x_sum_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p3x_sum_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x8778") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_93 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 \impact_inst/n8025_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \impact_inst/n8127_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/read_addr_board__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/read_addr_board__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_95 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \impact_inst/i3723_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \impact_inst.i3579_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/write_counter__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \impact_inst/write_counter__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x50A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x0070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_97 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40041 \impact_inst/i2_3_lut_4_lut_adj_104 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40042 \impact_inst.i5116_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/p1y_sum_786__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/p1y_sum_786__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x965A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x12DE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_98 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CE, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40043 \impact_inst/i2_4_lut_adj_117 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \impact_inst/i5379_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/ref_y_792__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/ref_y_792__i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x9C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x7744") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_100 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40045 \impact_inst/i2_4_lut_adj_116 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \impact_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/ref_y_792__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/ref_y_792__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xC66C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x965A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_103 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40047 \impact_inst/i2_3_lut_adj_101 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \impact_inst/i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \impact_inst/p3y_sum_789__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p3y_sum_789__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_104 ( input DI1, DI0, D1, C1, B1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40049 \impact_inst/i5155_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40050 \impact_inst/i2_3_lut_adj_132 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/p2y_sum_787__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p2y_sum_787__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x12DE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_105 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40051 \impact_inst/i2_3_lut_adj_134 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \impact_inst/i2_3_lut_adj_107 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/p1y_sum_786__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p1y_sum_786__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_109 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40049 \impact_inst/i5194_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40053 \impact_inst/i2_3_lut_adj_139 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/p3y_sum_789__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p3y_sum_789__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_110 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40054 \impact_inst/i3722_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \impact_inst/i3721_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/write_counter__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \impact_inst/write_counter__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x2888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x4C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_114 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40056 \impact_inst/n8091_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \impact_inst/i6614_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/read_addr_board__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/read_addr_board__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_117 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40058 \impact_inst/i2_3_lut_adj_120 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \impact_inst/i2_4_lut_adj_119 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/p3x_sum_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p3x_sum_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xD2B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_120 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40060 \impact_inst/i2_3_lut_adj_122 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \impact_inst/i2_4_lut_adj_121 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/p2x_sum_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p2x_sum_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_123 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40058 \impact_inst/i2_3_lut_adj_124 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \impact_inst/i2_4_lut_adj_123 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/p1x_sum_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p1x_sum_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_127 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40060 \impact_inst/i2_3_lut_adj_102 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \impact_inst/i2_3_lut_adj_127 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/p2y_sum_787__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p2y_sum_787__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_128 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40062 i2521_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 i2446_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \impact_inst/write_addr_board__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \impact_inst/write_addr_board__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_129 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40064 i2524_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 i2445_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \impact_inst/ref_x_i0_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \impact_inst/ref_x_i0_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_133 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 i2522_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 i2523_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \impact_inst/ref_x_i0_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \impact_inst/ref_x_i0_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_136 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40062 i2519_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 i2520_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \impact_inst/write_addr_board__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \impact_inst/write_addr_board__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_145 ( input DI1, DI0, D1, C0, A0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40067 \Spawn_inst/i5101_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \Spawn_inst/i5103_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \Spawn_inst/piece_sel_counter_785__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \Spawn_inst/piece_sel_counter_785__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_146 ( input DI0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40069 \Spawn_inst/i5110_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \Spawn_inst/piece_sel_counter_785__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x6C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_147 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40070 i2455_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 i2484_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \Spawn_inst/piece_w_data_out__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \Spawn_inst/piece_w_data_out__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_148 ( input DI0, D0, B0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40003 i2483_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \Spawn_inst/piece_w_data_out__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_150 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40072 \cc_inst/i2357_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 SLICE_150_K0( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/piece_w_enable_out_147 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \Spawn_inst/piece_w_enable_out_34 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xBB04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x0011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_151 ( input DI0, D0, C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40074 \Spawn_inst.i1_2_lut_adj_100 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \Spawn_inst/spawn_fin_37 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_155 ( input DI1, DI0, D1, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40075 \cc_inst/i1252_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \cc_inst/i1250_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \cc_inst/rot_val__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \cc_inst/rot_val__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_157 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40077 \cc_inst/i2_3_lut_4_lut_adj_97 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \cc_inst/i1258_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \cc_inst/x_pos__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/x_pos__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xB44B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x3BC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_158 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40079 \cc_inst/i2_3_lut_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \cc_inst/i1286_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/y_pos__i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \cc_inst/y_pos__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x5A96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x0F5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_160 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40081 \cc_inst/i2_3_lut_4_lut_adj_93 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40082 \cc_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \cc_inst/y_pos__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/y_pos__i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xC936") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x695A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_163 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40083 \cc_inst/i2_3_lut_4_lut_adj_92 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \cc_inst/i2_4_lut_adj_81 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \cc_inst/x_pos__i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/x_pos__i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x96C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x956A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_169 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40085 \pattern_gen_inst/i6808_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \pattern_gen_inst/i3624_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \pattern_gen_inst/rgb_top__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \pattern_gen_inst/rgb_top__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xABAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_170 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40087 i2453_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 i2498_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/piece_pos__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_pos__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_171 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40089 i2496_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 i2497_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/piece_pos__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_pos__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_174 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40091 i2493_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 i2494_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/piece_pos__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_pos__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xEF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_176 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40093 i2491_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 i2492_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/piece_pos__i9 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_pos__i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xDC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xE4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_181 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40095 i2517_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 i2447_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/piece_sel_pg_i0_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_sel_pg_i0_i0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xAACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xCACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_182 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40097 i2515_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 i2516_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/piece_sel_pg_i0_i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_sel_pg_i0_i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_186 ( input DI1, DI0, D1, B1, A1, D0, A0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40099 \MD_inst/i2029_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \MD_inst/i1681_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \MD_inst/sel_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \MD_inst/sel_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x66CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_189 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40100 i2511_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 i2512_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_191 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40102 i2509_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 i2510_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_193 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40104 i2507_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 i2508_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_195 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40102 i2505_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 i2506_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_197 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40106 i2503_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 i2504_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_199 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40104 i2501_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 i2502_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_201 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40107 i2499_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 i2500_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_203 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40102 i2513_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 i2452_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \cc_inst/i1306_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \cc_inst/i1313_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xF440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40111 \cc_inst/i1278_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \cc_inst/i1271_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFDD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xFAB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40113 \impact_inst/n8037_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40114 \impact_inst/n2500_bdd_4_lut_6833 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40115 \impact_inst/n8043_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \impact_inst/n2500_bdd_4_lut_6838 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \impact_inst/n8103_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40118 \impact_inst/p2x_sum[0]_bdd_4_lut_6940 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \impact_inst/n8079_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40120 \impact_inst/p1x_sum[0]_bdd_4_lut_6886 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \impact_inst/i1703_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \impact_inst/i1_4_lut_adj_106 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x3320") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xD040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_218 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40123 \impact_inst/LessThan_13_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \impact_inst/LessThan_13_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \impact_inst/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \impact_inst/n8061_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x2010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_220 ( input D0, C0, B0, A0, output F0 );

  lut40127 \impact_inst/ref_x[2]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 \impact_inst/i4_4_lut_adj_133 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \impact_inst/n8085_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x0090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_222 ( input D0, C0, B0, A0, output F0 );

  lut40127 \impact_inst/p1x_sum[2]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_223 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40130 \impact_inst/i3705_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \impact_inst/i3704_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x7733") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40132 \impact_inst/i1_4_lut_adj_129 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40133 \impact_inst/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_225 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \impact_inst/i5084_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40135 \impact_inst/i5034_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xE8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40136 \impact_inst/i5076_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \impact_inst/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xC880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_227 ( input D0, C0, B0, A0, output F0 );

  lut40138 \impact_inst/p3x_sum[2]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \impact_inst/i4_4_lut_adj_131 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40140 \impact_inst/n8055_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x4010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40113 \impact_inst/n8049_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40120 \impact_inst/n2500_bdd_4_lut_6851 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 \impact_inst/n2511_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40142 \impact_inst/i2_3_lut_4_lut_adj_112 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x62EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 \impact_inst/n2511_bdd_4_lut_6868 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40144 \impact_inst/i3700_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x00E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 \impact_inst/i2_4_lut_adj_108 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40122 \impact_inst/i1_4_lut_adj_109 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \impact_inst/i2_4_lut_adj_111 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \impact_inst/i1_4_lut_adj_113 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xD040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x80E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_237 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40148 \impact_inst/n8019_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 \impact_inst/i6561_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_238 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \impact_inst/p2x_sum[1]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \impact_inst/i6597_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \impact_inst/n8133_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40152 \impact_inst/ref_x[0]_bdd_4_lut_6905 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \impact_inst/n8139_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40153 \impact_inst/ref_x[0]_bdd_4_lut_6915 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \impact_inst/n8145_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \impact_inst/p3x_sum[0]_bdd_4_lut_6930 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_245 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \impact_inst/n8151_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \impact_inst/ref_x[0]_bdd_4_lut_6920 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \impact_inst/n8157_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 \impact_inst/ref_x[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_249 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \impact_inst/i6693_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 \impact_inst/i1_4_lut_adj_114 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xA53C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xEAE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_251 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 \impact_inst/i6473_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \impact_inst/i6424_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xEEC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_252 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \impact_inst/i6612_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \impact_inst/i6694_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x9C36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \impact_inst/n8169_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \impact_inst/p3x_sum[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_255 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \impact_inst/n8175_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40114 \impact_inst/p1x_sum[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_257 ( input D0, C0, B0, A0, output F0 );

  lut40163 \impact_inst/i917_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_258 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \impact_inst/i6698_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \impact_inst/mux_608_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x939C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \impact_inst/n8181_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \impact_inst/p2x_sum[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40113 \impact_inst/n8067_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40118 \impact_inst/n2500_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_263 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40166 \impact_inst/n2511_bdd_4_lut_6896 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40167 \impact_inst/i6697_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xD21E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_264 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \impact_inst/i17_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \impact_inst/i918_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40113 \impact_inst/n8109_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \impact_inst/p3x_sum[0]_bdd_4_lut_6910 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40115 \impact_inst/n8115_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40152 \impact_inst/p1x_sum[0]_bdd_4_lut_6891 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40113 \impact_inst/n8031_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40153 \impact_inst/n2500_bdd_4_lut_6828 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40115 \impact_inst/n8121_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40171 \impact_inst/p1x_sum[0]_bdd_4_lut_6935 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_273 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \impact_inst/n8097_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \impact_inst/p3x_sum[0]_bdd_4_lut_6881 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_275 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \cc_inst/i176_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \cc_inst/i1_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x3010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_276 ( input D0, C0, B0, A0, output F0 );

  lut40174 \cc_inst/i703_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xF5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 \cc_inst/i3616_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \cc_inst/i1_4_lut_adj_85 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x3222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 \cc_inst/i4_4_lut_adj_86 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \cc_inst/i6467_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x7FDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x2080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_279 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40179 \cc_inst/i1174_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 \cc_inst/i1163_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_280 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40181 \cc_inst/i1_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \cc_inst/i39_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x4033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40183 \cc_inst/i1_4_lut_adj_88 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40184 \cc_inst/i1_4_lut_adj_89 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x0A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x02AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_282 ( input D1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \cc_inst/i3634_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 \cc_inst/i3706_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_283 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40187 \cc_inst/i1299_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 \cc_inst/i1288_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xFCE8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40189 \cc_inst/i1260_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40190 \cc_inst/i3614_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xD000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x3310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_286 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40191 \cc_inst/i3707_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \cc_inst/i1_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x88C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40193 i2_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 \impact_inst/i5372_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x6118") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_288 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40195 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 i2_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/write_enable_board_300 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xF100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_289 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40197 \pattern_gen_inst/i1432_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40198 \pattern_gen_inst/i1425_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xFAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xEA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 \pattern_gen_inst/i1_4_lut_adj_68 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \pattern_gen_inst/i2_4_lut_adj_69 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xC96C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_291 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40201 \pattern_gen_inst/i1495_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40202 \pattern_gen_inst/i1488_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xFCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xE888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \pattern_gen_inst/i1_4_lut_adj_66 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40204 \pattern_gen_inst/i2_4_lut_adj_67 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x9CC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_293 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 \pattern_gen_inst/i1369_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \pattern_gen_inst/i1362_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xFAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xEC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40207 \pattern_gen_inst/i8_4_lut_adj_56 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40208 \pattern_gen_inst/i2_4_lut_adj_62 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xBD42") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_295 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \pattern_gen_inst/i6590_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \pattern_gen_inst/n8163_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_296 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40210 \pattern_gen_inst/row_c_1_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40211 \pattern_gen_inst/i6582_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_297 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40212 \pattern_gen_inst/n8073_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 \pattern_gen_inst/i6571_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_298 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40210 \pattern_gen_inst/row_c_1_bdd_4_lut_6925 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40213 \pattern_gen_inst/i6576_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_299 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \nes_inst/CLK_MAP/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 \nes_inst/CLK_MAP/i2_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40216 \nes_inst/CLK_MAP/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \nes_inst/CLK_MAP/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_302 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40218 \nes_inst/CLK_MAP/i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_303 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40219 \nes_inst/CLK_MAP/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40220 \nes_inst/CLK_MAP/i5_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_305 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40221 \nes_inst/CLK_MAP/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \nes_inst/CLK_MAP/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40223 \cc_inst/i1_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \piece_mem_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40225 \piece_mem_inst/i1_4_lut_adj_142 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40226 \piece_mem_inst/i59_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xF070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_311 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \impact_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \impact_inst/i3703_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x17E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x50FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40229 i6810_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40230 \impact_inst/i3702_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xECFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_313 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40231 \impact_inst/p2y_sum_787_mux_5_i2_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_314 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40197 \impact_inst/i5168_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40232 \impact_inst/i5157_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_315 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40233 \impact_inst/p3y_sum_789_mux_5_i3_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \impact_inst/p3y_sum_789_mux_5_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_316 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 \impact_inst/i5196_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40236 \impact_inst/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_317 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40237 \impact_inst/i5215_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 \impact_inst/i5207_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xE8E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xE8E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40239 \impact_inst/i5129_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \impact_inst/p1y_sum_786_mux_5_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xE8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_320 ( input DI1, D1, C1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40240 \impact_inst/i1_2_lut_3_lut_adj_128 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \impact_inst.i3751_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/read_enable_board_305 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_322 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40123 \impact_inst/LessThan_15_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \impact_inst/LessThan_15_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_324 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40243 \impact_inst/LessThan_15_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \impact_inst/LessThan_15_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x8CEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_325 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40124 \impact_inst/LessThan_14_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_326 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \impact_inst/LessThan_14_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40246 \impact_inst/LessThan_14_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xF571") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_328 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \impact_inst/LessThan_13_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 \impact_inst/LessThan_13_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xAF2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_329 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40124 \impact_inst/ref_y_4__I_0_333_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_330 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \impact_inst/ref_y_4__I_0_333_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40249 \impact_inst/ref_y_4__I_0_333_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xD4DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_331 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40250 \impact_inst/ref_y_4__I_0_322_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_332 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40123 \impact_inst/ref_y_4__I_0_322_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40251 \impact_inst/ref_y_4__I_0_322_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xBF23") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_333 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40123 \impact_inst/ref_y_4__I_0_321_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \impact_inst/ref_y_4__I_0_321_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_335 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \impact_inst/ref_y_4__I_0_321_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40253 \impact_inst/ref_y_4__I_0_321_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x8AEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_337 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40254 \cc_inst/i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40255 \impact_inst/i5032_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xEFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_338 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40256 \impact_inst.i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40257 \fsm_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_340 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40258 \impact_inst.i6432_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40259 \impact_inst/i3_4_lut_adj_135 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_341 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40260 \impact_inst/p1y_sum_4__I_0_335_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_342 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \impact_inst/p1y_sum_4__I_0_335_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40253 \impact_inst/p1y_sum_4__I_0_335_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_343 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40261 \impact_inst/i252_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \impact_inst/impact_read_I_0_341_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_347 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40263 \impact_inst/i6611_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 \impact_inst/i6609_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/read_addr_board__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_348 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40264 \impact_inst.i3587_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 \impact_inst/i1_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/impact_read_303 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x8C9D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x000D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_349 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40260 \impact_inst/p1y_sum_4__I_0_324_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_350 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \impact_inst/p1y_sum_4__I_0_324_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \impact_inst/p1y_sum_4__I_0_324_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_351 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40266 \impact_inst/p1y_sum_4__I_0_323_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \impact_inst/p1y_sum_4__I_0_323_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_355 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40267 \impact_inst/i102_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40268 \impact_inst/mod_83_i62_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x4C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x4294") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_356 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40269 \impact_inst/i3588_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 i4_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/write_piece_302 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_357 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40123 \impact_inst/p1y_sum_4__I_0_323_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40271 \impact_inst/p1y_sum_4__I_0_323_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xB0FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_363 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40272 \impact_inst/p1y_sum_786_mux_5_i4_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \impact_inst/p1y_sum_786_mux_5_i3_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_364 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40274 \impact_inst/i1_4_lut_adj_138 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40275 \impact_inst/i5137_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x17E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xFAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_365 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40276 \impact_inst/i5176_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40277 \impact_inst/i1_4_lut_adj_126 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x1E78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_368 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \impact_inst/p2y_sum_787_mux_5_i4_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \impact_inst/p2y_sum_787_mux_5_i3_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_369 ( input D0, C0, B0, A0, output F0 );

  lut40279 \impact_inst/i2_4_lut_adj_130 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x30BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_371 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \impact_inst/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \impact_inst/p2y_sum_4__I_0_i3_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_372 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40281 \impact_inst/i6569_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 \impact_inst/i6568_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_374 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40283 \impact_inst/i6428_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40284 \impact_inst/i6419_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_379 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40285 \Spawn_inst/i6805_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \Spawn_inst/i6798_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_381 ( input DI1, D1, C1, B1, A1, D0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40287 \Spawn_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 \Spawn_inst/i1_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/manip_fin_143 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xF010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_382 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40288 \cc_inst/i4_4_lut_adj_75 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40289 \cc_inst/i6445_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_383 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40290 \cc_inst/i2404_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40291 \fsm_inst/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_384 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40292 \cc_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40293 \cc_inst/i3677_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_385 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40294 \cc_inst/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40295 \cc_inst/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_388 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \cc_inst/i3630_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40297 \cc_inst/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_389 ( input D0, C0, B0, A0, output F0 );

  lut40298 \cc_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \cc_inst/i1_4_lut_adj_77 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40300 \cc_inst/i4_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_391 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40301 \cc_inst/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_393 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40302 \cc_inst/i1_4_lut_adj_80 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \cc_inst/i1_2_lut_adj_76 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_395 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 \cc_inst/i1076_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \cc_inst/i2_3_lut_4_lut_adj_78 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_397 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40305 \cc_inst.i743_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \cc_inst/i216_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_401 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40307 \cc_inst/i3_4_lut_adj_84 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40308 \cc_inst/i1_2_lut_adj_87 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_406 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40309 \cc_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40310 \cc_inst/i3_4_lut_adj_91 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \cc_inst/y_pos__i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x695A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_407 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40311 \cc_inst/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40312 \cc_inst/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_409 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40293 \pattern_gen_inst/i1351_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 \pattern_gen_inst/i5_4_lut_adj_63 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40314 \pattern_gen_inst/i1_4_lut_adj_71 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_411 ( input D1, C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40315 \pattern_gen_inst/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40316 \pattern_gen_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_412 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40317 \pattern_gen_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40314 \pattern_gen_inst/i5_4_lut_adj_59 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_413 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40318 \pattern_gen_inst/i2_4_lut_adj_70 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40319 \pattern_gen_inst/i1_2_lut_adj_48 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xD2B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_415 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40320 \pattern_gen_inst/i1397_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40321 \pattern_gen_inst/i1386_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xF880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_418 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40322 \pattern_gen_inst/i2_4_lut_adj_57 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40323 \pattern_gen_inst/i1_2_lut_adj_53 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_419 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40324 \pattern_gen_inst/i1_2_lut_adj_49 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_421 ( input DI1, D1, C1, B1, A1, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40325 i2495_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \pattern_gen_inst/i1_2_lut_adj_50 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_pos__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_422 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40326 \pattern_gen_inst/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \pattern_gen_inst/i1_2_lut_adj_51 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_423 ( input D1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40327 \pattern_gen_inst/i1414_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40328 \pattern_gen_inst/i1477_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40329 \pattern_gen_inst/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40330 \pattern_gen_inst/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_425 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40331 \pattern_gen_inst/i1460_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40328 \pattern_gen_inst/i1449_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xE8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_427 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 \pattern_gen_inst/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40332 \pattern_gen_inst/i2_4_lut_adj_64 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x9AA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_429 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40333 \pattern_gen_inst/i2_3_lut_4_lut_adj_73 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40068 \pattern_gen_inst/i1_2_lut_adj_52 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xE178") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_431 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40294 \pattern_gen_inst/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 \pattern_gen_inst/equal_780_i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_432 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40335 \pattern_gen_inst/i7_4_lut_adj_60 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40336 \pattern_gen_inst/i2_3_lut_4_lut_adj_55 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0xA69A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_434 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40337 \pattern_gen_inst.i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40338 \pattern_gen_inst/i1_2_lut_adj_74 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_435 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40339 \pattern_gen_inst/i2_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40340 \pattern_gen_inst/i1_2_lut_3_lut_adj_54 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xDBF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_437 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 \pattern_gen_inst/i4_4_lut_adj_58 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40341 \pattern_gen_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_439 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40342 \pattern_gen_inst/i852_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40343 \pattern_gen_inst/i3777_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xFF88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40344 \pattern_gen_inst.i2_3_lut_adj_72 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40345 \pattern_gen_inst/i1334_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0xEC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_446 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40346 \pattern_gen_inst/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40347 \pattern_gen_inst.i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_449 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40348 \pattern_gen_inst/i3697_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40349 \pattern_gen_inst/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/rgb_top__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_451 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40350 \pattern_gen_inst/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 \pattern_gen_inst/i3_3_lut_4_lut_adj_65 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_453 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40352 \MD_inst/i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40353 \MD_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_455 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40354 \MD_inst/i6796_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40355 \MD_inst/i4_4_lut_adj_47 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0x0101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_461 ( input C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40356 \cc_inst/i1_2_lut_adj_98 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40357 \cc_inst/i6447_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_463 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40358 \pattern_gen_inst/i1533_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40359 \pattern_gen_inst/i1526_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x66CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_465 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40360 i2449_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40361 \impact_inst.i6792_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \impact_inst/start_rowfull_304 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0x00AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x0051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_467 ( input D0, C0, B0, A0, output F0 );

  lut40362 \cc_inst/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_469 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40363 \impact_inst/i3725_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_474 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \pattern_gen_inst/i6583_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40364 \pattern_gen_inst/i6570_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_479 ( input D0, C0, B0, A0, output F0 );

  lut40365 \pattern_gen_inst/i2_4_lut_adj_61 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xE178") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_488 ( input B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40366 \pattern_gen_inst/i867_1_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40324 \pattern_gen_inst/i1519_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_489 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40367 \impact_inst/i954_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40368 \impact_inst/i1010_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0xE8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xF880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_490 ( input D0, C0, B0, A0, output F0 );

  lut40369 \impact_inst/i982_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xE888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_492 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40160 i2518_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40370 \impact_inst/i2_3_lut_4_lut_adj_118 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \impact_inst/write_addr_board__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_493 ( output F0 );
  wire   GNDI;

  lut40371 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_495 ( input DI1, D1, C1, B1, A1, D0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40372 \piece_mem_inst/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40373 \piece_mem_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_496 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40372 \piece_mem_inst/i1_4_lut_4_lut_adj_140 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40374 \piece_mem_inst/i1_2_lut_adj_143 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_499 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \impact_inst/p3y_sum_789_mux_5_i2_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \impact_inst/p1y_sum_786_mux_5_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_502 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40375 i799_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40376 \impact_inst/i6788_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_503 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \impact_inst/i5038_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40377 \impact_inst/i5036_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_510 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40378 \pattern_gen_inst/i6577_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 \impact_inst/i6598_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_511 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40380 \impact_inst/i6562_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_514 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40381 \impact_inst/i2_4_lut_adj_110 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40382 \impact_inst/i6451_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/ref_y_792__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0x965A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_515 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40383 \impact_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40384 \impact_inst/i6465_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/p3y_sum_789__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0x36C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_516 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40385 \impact_inst/i2_4_lut_adj_137 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40384 \impact_inst/i6461_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/p1y_sum_786__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0x47B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_518 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40386 \impact_inst/i2_4_lut_adj_125 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40387 \impact_inst/i6463_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/p2y_sum_787__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0x369C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_519 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40388 \impact_inst/i6430_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40389 \impact_inst/i6441_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_522 ( input D0, A0, output F0 );
  wire   GNDI;

  lut40390 \impact_inst/i1036_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_523 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40391 \impact_inst/i1979_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_525 ( output F0 );
  wire   GNDI;

  lut40392 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_526 ( input DI1, C1, A1, D0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40393 SLICE_526_K1( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40394 \fsm_inst/i2_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \fsm_inst/curr_state_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_527 ( input DI1, D1, C1, B1, D0, C0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40395 \Spawn_inst/i4641_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \fsm_inst/i6802_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \fsm_inst/curr_state_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_531 ( input DI1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40397 \Spawn_inst/i4645_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \cc_inst/i6702_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \nes_inst/p_data__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_540 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40399 \MD_inst/i2361_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \pattern_gen_inst/i6580_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \MD_inst/sel_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_541 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40400 \MD_inst.i6708_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \pattern_gen_inst/i6579_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \MD_inst/sel_i0_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module impact_inst_lut_inst_mux_41 ( input RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, output RDATA15, RDATA14, RDATA13, RDATA12, 
    RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, 
    RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, RCLKE_dly, RE_dly;

  EBR_B_B \impact_inst/lut_inst/mux_41 ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), 
    .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), 
    .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), 
    .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), 
    .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "16";
  defparam INST10.DATA_WIDTH_W = "16";

    defparam INST10.INIT_0 = "0x820F70498E397FC18E091E478FC811CF82107042821070428049804980498049";

    defparam INST10.INIT_1 = "0x000000000000000080477E0812071E081E3F81CF72091E488E47723F120F1E09";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module impact_inst_lut_inst_mux_42 ( input RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, output RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, RCLKE_dly, RE_dly;

  EBR_B0401 \impact_inst/lut_inst/mux_42 ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), 
    .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), 
    .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(), .RDATA4(), 
    .RDATA3(), .RDATA2(), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0401 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "16";
  defparam INST10.DATA_WIDTH_W = "16";

    defparam INST10.INIT_0 = "0x0003000000000000000000000003000000030000000300000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000300000000000000000003000000000003000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module pattern_gen_inst_lut_inst_mux_45 ( input RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, output RDATA15, RDATA14, RDATA13, RDATA12, 
    RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, 
    RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, RCLKE_dly, RE_dly;

  EBR_B_B \pattern_gen_inst/lut_inst/mux_45 ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), 
    .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), 
    .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), 
    .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), 
    .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
  endspecify

endmodule

module pattern_gen_inst_lut_inst_mux_46 ( input RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, output RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, RCLKE_dly, RE_dly;

  EBR_B0401 \pattern_gen_inst/lut_inst/mux_46 ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), 
    .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), 
    .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(), .RDATA4(), 
    .RDATA3(), .RDATA2(), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
  endspecify

endmodule

module MD_inst_slat_23 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \MD_inst/slat_23 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.DDROUT = "NO";
  defparam INST10.LATCHIN = "LATCH_REG";
endmodule

module MD_inst_MD_OE_22 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \MD_inst/MD_OE_22 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module UArray2b_inst_mem0 ( input RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA9, WDATA8, WDATA7, WDATA6, 
    RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA15, RDATA14, RDATA13, 
    RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, 
    RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR4_dly, WCLK_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA9_dly, WDATA8_dly, WDATA7_dly, WDATA6_dly, RCLKE_dly, 
         RE_dly, WCLKE_dly, WE_dly;

  EBR_B0402 \UArray2b_inst/mem0 ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), 
    .WDATA12(GNDI), .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(WDATA9_dly), 
    .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), 
    .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), 
    .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), 
    .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0402 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "16";
  defparam INST10.DATA_WIDTH_W = "16";

    defparam INST10.INIT_0 = "0xF003F003F003F003F003F003F003F003F003F003F003F003F003F003F003FFFF";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000FFFFF003F003F003F003F003";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module hsosc_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B hsosc_inst( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module s_data_top ( output PADDI, input s_data_top );
  wire   GNDI;

  BB_B_B \s_data_top_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(s_data_top));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (s_data_top => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module clk_cntr_top ( input PADDO, output clk_cntr_top );
  wire   VCCI;

  BB_B_B \clk_cntr_top_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(clk_cntr_top));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => clk_cntr_top) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch_top ( input PADDO, output latch_top );
  wire   VCCI;

  BB_B_B \latch_top_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch_top));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch_top) = (0:0:0,0:0:0);
  endspecify

endmodule

module matrix_clk ( input PADDO, output matrix_clk );
  wire   VCCI;

  BB_B_B \matrix_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(matrix_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => matrix_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module OE ( input PADDO, output OE );
  wire   VCCI;

  BB_B_B \OE_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(OE));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => OE) = (0:0:0,0:0:0);
  endspecify

endmodule

module lat ( input PADDO, output lat );
  wire   VCCI;

  BB_B_B \lat_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(lat));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => lat) = (0:0:0,0:0:0);
  endspecify

endmodule

module row_0_ ( input PADDO, output row0 );
  wire   VCCI;

  BB_B_B \row_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(row0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => row0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module row_3_ ( input PADDO, output row3 );
  wire   VCCI;

  BB_B_B \row_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(row3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => row3) = (0:0:0,0:0:0);
  endspecify

endmodule

module row_2_ ( input PADDO, output row2 );
  wire   VCCI;

  BB_B_B \row_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(row2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => row2) = (0:0:0,0:0:0);
  endspecify

endmodule

module row_1_ ( input PADDO, output row1 );
  wire   VCCI;

  BB_B_B \row_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(row1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => row1) = (0:0:0,0:0:0);
  endspecify

endmodule
