
*** Running vivado
    with args -log system_bram_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_bram_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_bram_0_0.tcl -notrace
Command: synth_design -top system_bram_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2772 
WARNING: [Synth 8-2611] redeclaration of ansi port data_out is not allowed [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/src/memory_ctrl.v:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 402.586 ; gain = 111.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_bram_0_0' [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_bram_0_0/synth/system_bram_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'bram_v1_0' [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/hdl/bram_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_v1_0_S00_AXI' [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/hdl/bram_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/hdl/bram_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/hdl/bram_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'memory_ctrl' [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/src/memory_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem256X8' [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/src/mem256X8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem256X8' (1#1) [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/src/mem256X8.v:1]
INFO: [Synth 8-6157] synthesizing module 'matrix' [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/hdl/matrix.v:23]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[18] was removed.  [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/hdl/matrix.v:48]
INFO: [Synth 8-6155] done synthesizing module 'matrix' (2#1) [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/hdl/matrix.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory_ctrl' (3#1) [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/src/memory_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bram_v1_0_S00_AXI' (4#1) [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/hdl/bram_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bram_v1_0' (5#1) [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/d9bb/hdl/bram_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_bram_0_0' (6#1) [c:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_bram_0_0/synth/system_bram_0_0.v:56]
WARNING: [Synth 8-3331] design bram_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design bram_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design bram_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design bram_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design bram_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design bram_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 440.469 ; gain = 148.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 440.469 ; gain = 148.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 440.469 ; gain = 148.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 798.461 ; gain = 2.723
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 798.461 ; gain = 506.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 798.461 ; gain = 506.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 798.461 ; gain = 506.934
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "write_enable0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 798.461 ; gain = 506.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 10    
	   3 Input      8 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 30    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem256X8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module matrix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 9     
+---Registers : 
	                8 Bit    Registers := 28    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module memory_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bram_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "m1/mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m1/mem_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design system_bram_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_bram_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_bram_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_bram_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_bram_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_bram_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/bram_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/bram_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/bram_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/bram_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/bram_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/bram_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[31]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[30]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[29]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[28]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[27]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[26]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[25]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[24]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[23]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[22]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[21]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[20]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[19]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[18]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[17]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[16]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[15]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[14]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[13]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[12]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[11]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[10]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[9]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[8]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[7]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[6]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[5]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[4]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[3]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[2]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg0_reg[1]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[31]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[30]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[29]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[28]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[27]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[26]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[25]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[24]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[23]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[22]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[21]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[20]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[19]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[18]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[17]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[16]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[15]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[14]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[13]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[12]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[11]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[10]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[9]) is unused and will be removed from module system_bram_0_0.
INFO: [Synth 8-3332] Sequential element (inst/bram_v1_0_S00_AXI_inst/slv_reg1_reg[8]) is unused and will be removed from module system_bram_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 798.461 ; gain = 506.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem256X8:   | mem_reg    | 256 x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 807.738 ; gain = 516.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 809.477 ; gain = 517.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem256X8:   | mem_reg    | 256 x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 844.977 ; gain = 553.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 844.977 ; gain = 553.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 844.977 ; gain = 553.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 844.977 ; gain = 553.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 844.977 ; gain = 553.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:09 . Memory (MB): peak = 844.977 ; gain = 553.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:09 . Memory (MB): peak = 844.977 ; gain = 553.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   314|
|2     |LUT1     |     3|
|3     |LUT2     |   876|
|4     |LUT3     |    38|
|5     |LUT4     |   298|
|6     |LUT5     |   141|
|7     |LUT6     |   768|
|8     |RAMB18E1 |     1|
|9     |FDCE     |   157|
|10    |FDRE     |   194|
|11    |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |  2791|
|2     |  inst                     |bram_v1_0         |  2791|
|3     |    bram_v1_0_S00_AXI_inst |bram_v1_0_S00_AXI |  2791|
|4     |      m_ctrl1              |memory_ctrl       |  2621|
|5     |        mem_i              |mem256X8          |     1|
|6     |        m1                 |matrix            |  2487|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:09 . Memory (MB): peak = 844.977 ; gain = 553.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 844.977 ; gain = 195.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:09 . Memory (MB): peak = 844.977 ; gain = 553.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 315 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_bram_0_0' is not ideal for floorplanning, since the cellview 'matrix' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 844.977 ; gain = 562.328
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.runs/system_bram_0_0_synth_1/system_bram_0_0.dcp' has been generated.
