#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Tue Mar 17 16:18:54 2015
# Process ID: 6672
# Log file: C:/billiards/project_1/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/billiards/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# set_param simulator.modelsimInstallPath C:/modeltech64_10.1c/win64
# set_param xicom.use_bs_reader 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_property board_part_repo_paths C:/TEMP/board_repository [current_project]
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths C:/billiards/VivadoIP [current_fileset]
# add_files C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/billiards/VivadoIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.1/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 272.621 ; gain = 94.758
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog -library xil_defaultlib C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
# read_xdc C:/billiards/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc
# set_property used_in_implementation false [get_files C:/billiards/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/billiards/project_1/project_1.cache/wt [current_project]
# set_property parent.project_dir C:/billiards/project_1 [current_project]
# synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:12 ; elapsed = 00:03:44 . Memory (MB): peak = 355.590 ; gain = 224.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35480]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35480]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:809]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1ULZJWI' [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2106]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_axi_clock_converter' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/852f5724/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:228]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:234]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:235]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:598]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:599]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:600]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (3#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (4#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'dmem' (5#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (6#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (7#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (8#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (9#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (10#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (11#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (12#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (13#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (14#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (15#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (16#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (17#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (18#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (19#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (20#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (21#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_axi_clock_converter' (22#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/852f5724/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_0' (23#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_0' requires 82 connections, but only 80 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2429]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1ULZJWI' (24#1) [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2106]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_8TWPTO' [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2512]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (24#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (24#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (24#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (24#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (24#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (24#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (25#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (25#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (25#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (26#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (26#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (26#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (26#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (26#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (26#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (26#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (27#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (28#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (28#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (28#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (28#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (28#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (28#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (28#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (28#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (28#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (28#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (28#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer' (29#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_downsizer' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_downsizer' (30#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_b_downsizer' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_b_downsizer' (31#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized0' (31#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_downsizer' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_downsizer' (32#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer' (33#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (34#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (35#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (36#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (37#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (37#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (37#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (37#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (38#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (39#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (40#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (41#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (42#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (43#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (44#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (45#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (45#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (46#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (47#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (48#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (48#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (48#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (49#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (49#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (49#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (49#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (49#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (49#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (49#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (49#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (50#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (51#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (52#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 54 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2863]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_8TWPTO' (53#1) [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2512]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1VY5CJJ' [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2920]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_1' (54#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (55#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 56 connections, but only 54 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3271]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1VY5CJJ' (56#1) [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2920]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_7J72IP' [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3328]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/synth/design_1_auto_ds_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_2' (57#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/synth/design_1_auto_ds_2.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (58#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_7J72IP' (59#1) [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3328]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_5VZGPS' [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3983]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (59#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_3' (60#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (60#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (60#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (60#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (60#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (60#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (61#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (62#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (63#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (63#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' (64#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (64#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (64#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (64#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (64#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (64#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (64#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (65#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' (65#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (66#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 72 connections, but only 70 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4298]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_5VZGPS' (67#1) [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3983]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1XMYHY6' [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4371]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1XMYHY6' (68#1) [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4371]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (69#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (70#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (70#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (70#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (70#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (71#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16757]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (72#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16757]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (73#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34674]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (74#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34674]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (75#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (76#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (77#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (77#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (77#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (78#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (79#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (80#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (80#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (80#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (80#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (80#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' (80#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (80#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (80#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (80#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (80#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (81#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (82#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (83#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (84#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (85#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (86#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 78 connections, but only 76 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2027]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (87#1) [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:809]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_tft_0_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/synth/design_1_axi_tft_0_0.vhd:125]
INFO: [Synth 8-3491] module 'axi_tft' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd:256' bound to instance 'U0' of component 'axi_tft' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/synth/design_1_axi_tft_0_0.vhd:281]
INFO: [Synth 8-638] synthesizing module 'axi_tft__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd:417]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd:281]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd:283]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd:284]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (88#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (88#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (88#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (88#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (89#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (90#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (91#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_reset' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd:134]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd:162]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd:163]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_reset' (92#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd:134]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_cmd_status' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_cmd_status.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_first_stb_offset' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_first_stb_offset.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_first_stb_offset' (93#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_first_stb_offset.vhd:116]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_stbs_set' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_stbs_set.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_stbs_set' (94#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_stbs_set.vhd:115]
INFO: [Synth 8-3936] Found unconnected internal register 'sig_muxed_status_reg' and it is trimmed from '8' to '7' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_cmd_status.vhd:923]
INFO: [Synth 8-4471] merging register 'sig_pop_status_reg' into 'sig_cmd_cmplt_reg_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_cmd_status.vhd:561]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_cmd_status' (95#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_cmd_status.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_wr_cntlr' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_wr_cntlr.vhd:368]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_pcc' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_pcc.vhd:313]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_strb_gen' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_strb_gen.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_strb_gen' (96#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_strb_gen.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_strb_gen__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_strb_gen.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_strb_gen__parameterized0' (96#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_strb_gen.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_pcc' (97#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_pcc.vhd:313]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_addr_cntl' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd:309]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd:383]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_addr_cntl' (98#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd:309]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rddata_cntl' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rddata_cntl.vhd:358]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rdmux' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rdmux.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rdmux' (99#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rdmux.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rddata_cntl' (100#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rddata_cntl.vhd:358]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_status_cntl' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_status_cntl.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_status_cntl' (101#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_status_cntl.vhd:201]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_skid_buf' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd:146]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd:168]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd:169]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd:171]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_skid_buf' (102#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wrdata_cntl' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wrdata_cntl.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wrdata_cntl' (103#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wrdata_cntl.vhd:381]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_status_cntl' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_status_cntl.vhd:254]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_fifo' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_fifo.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (104#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (105#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-638] synthesizing module 'FDS__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-256] done synthesizing module 'FDS__parameterized0' (106#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (107#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-638] synthesizing module 'SRLC16E__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E__parameterized0' (108#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (109#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (110#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (111#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_fifo' (112#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_fifo.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_fifo__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_fifo.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (112#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (112#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (112#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_fifo__parameterized0' (112#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_fifo.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_status_cntl' (113#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_status_cntl.vhd:254]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_skid2mm_buf' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd:173]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd:174]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd:176]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_demux' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_demux.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_demux' (114#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_demux.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_skid2mm_buf' (115#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_wr_cntlr' (116#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_wr_cntlr.vhd:368]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_llink' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_llink.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_llink' (117#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_llink.vhd:178]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_llink' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_llink.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_llink' (118#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_llink.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst' (119#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst.vhd:350]
INFO: [Synth 8-3491] module 'axi_tft_v2_0_tft_controller' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_controller.v:105' bound to instance 'TFT_CTRL_I' of component 'axi_tft_v2_0_tft_controller' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd:860]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_tft_controller' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_controller.v:105]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:251]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:252]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:253]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:254]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:255]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (120#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-256] done synthesizing module 'FDR' (121#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:132]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:133]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:134]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:135]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:136]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:137]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (121#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:387]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:389]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:390]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:391]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:392]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (121#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (121#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_slave_register' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_slave_register.v:101]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_slave_register' (122#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_slave_register.v:101]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_line_buffer' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_line_buffer.v:114]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_async_fifo_fg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/async_fifo_fg.vhd:252]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (122#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (122#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:794]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (123#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:8868]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:8911]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (124#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (125#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (126#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (127#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (128#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (129#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (130#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (130#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized0' (130#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized0' (130#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (130#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:198]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized1' (130#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized0' (130#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rd_dc_as' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_dc_as.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_as' (131#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_dc_as.vhd:149]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (132#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (132#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (132#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized0' (132#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-638] synthesizing module 'wr_dc_as' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_dc_as.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_as' (133#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_dc_as.vhd:152]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_handshaking_flags.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (134#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_handshaking_flags.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (134#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
WARNING: [Synth 8-63] RTL assertion: "WR_DATA_COUNT_WIDTH should be greater than WR_PNTR_WIDTH" [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:438]
WARNING: [Synth 8-63] RTL assertion: "RD_DATA_COUNT_WIDTH should be greater than RD_PNTR_WIDTH" [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:471]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (134#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (134#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (134#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (134#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (134#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_async_fifo_fg' (135#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/async_fifo_fg.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_line_buffer' (136#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_line_buffer.v:114]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_h_sync' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_h_sync.v:107]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_h_sync' (137#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_h_sync.v:107]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_v_sync' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_v_sync.v:109]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_v_sync' (138#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_v_sync.v:109]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_tft_interface' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_interface.v:108]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-256] done synthesizing module 'FDS' (138#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20628]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (139#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20628]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_tft_interface' (140#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_interface.v:108]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_tft_controller' (141#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_controller.v:105]
INFO: [Synth 8-256] done synthesizing module 'axi_tft__parameterized0' (142#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_tft_0_0' (143#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/synth/design_1_axi_tft_0_0.vhd:125]
WARNING: [Synth 8-350] instance 'axi_tft_0' of module 'design_1_axi_tft_0_0' requires 61 connections, but only 56 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:499]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd:173' bound to instance 'U0' of component 'axi_uartlite' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd:243]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd:193]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_core.vhd:189]
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/baudrate.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (144#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/baudrate.vhd:142]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_core.vhd:455]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_rx.vhd:174]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (144#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (145#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (145#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (145#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (145#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (145#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (146#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_rx.vhd:174]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_tx.vhd:168]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (146#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (147#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_tx.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (148#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_core.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite__parameterized0' (149#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (150#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:556]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (151#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (152#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (153#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' (154#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:73]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:528]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized1' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized1' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (155#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (156#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:73]
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:112' bound to instance 'U0' of component 'MDM' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:948]
INFO: [Synth 8-638] synthesizing module 'MDM__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1055]
INFO: [Synth 8-4472] Detected and applied attribute buffer_type = none [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1746]
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1805]
INFO: [Synth 8-113] binding component instance 'BUFG_DRCK' to cell 'BUFG' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1929]
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:96' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1943]
INFO: [Synth 8-638] synthesizing module 'MDM_Core__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:624]
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:97' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:1609]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:336]
INFO: [Synth 8-113] binding component instance 'FDC_I' to cell 'FDC_1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:559]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:576]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
INFO: [Synth 8-113] binding component instance 'SYNC_FDRE' to cell 'FDRE_1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:645]
INFO: [Synth 8-113] binding component instance 'SRL16E_1' to cell 'SRL16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:676]
INFO: [Synth 8-113] binding component instance 'SRL16E_2' to cell 'SRL16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:690]
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_1' to cell 'SRL16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:753]
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_2' to cell 'SRL16E' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:767]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:893]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL__parameterized0' (157#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:336]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core__parameterized0' (158#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:624]
INFO: [Synth 8-256] done synthesizing module 'MDM__parameterized0' (159#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1055]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (160#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:115]
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:152' bound to instance 'U0' of component 'MicroBlaze' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:740]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:836]
INFO: [Synth 8-3491] module 'MicroBlaze_Core' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:150' bound to instance 'MicroBlaze_Core_I' of component 'MicroBlaze_Core' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:2142]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_Core__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:865]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:3614]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:3696]
INFO: [Synth 8-3491] module 'interrupt_mode_converter' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd:142' bound to instance 'interrupt_mode_converter_I' of component 'interrupt_mode_converter' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:6798]
INFO: [Synth 8-638] synthesizing module 'interrupt_mode_converter__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'interrupt_mode_converter__parameterized0' (161#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd:156]
INFO: [Synth 8-3491] module 'Decode_gti' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:164' bound to instance 'Decode_I' of component 'Decode_gti' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:6821]
INFO: [Synth 8-638] synthesizing module 'Decode_gti__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:545]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:928]
INFO: [Synth 8-3491] module 'PC_Module_gti' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:218' bound to instance 'PC_Module_I' of component 'PC_Module_gti' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:1265]
INFO: [Synth 8-638] synthesizing module 'PC_Module_gti__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:295]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'PC_Module_gti__parameterized0' (162#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:295]
INFO: [Synth 8-3491] module 'PreFetch_Buffer_gti' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd:152' bound to instance 'PreFetch_Buffer_I1' of component 'PreFetch_Buffer_gti' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:1334]
INFO: [Synth 8-638] synthesizing module 'PreFetch_Buffer_gti__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'PreFetch_Buffer_gti__parameterized0' (163#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd:197]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'if_pc_incr_carry_and_0' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:1496]
INFO: [Synth 8-638] synthesizing module 'carry_and__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'carry_and__parameterized0' (164#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:161]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'if_pc_incr_carry_and_1' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:1507]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'if_pc_incr_carry_and_3' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:1534]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2019]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2019]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2019]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2019]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2019]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2019]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2019]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2019]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2019]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2019]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'OF_Piperun_Stage' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2019]
INFO: [Synth 8-3491] module 'jump_logic' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd:156' bound to instance 'jump_logic_I1' of component 'Jump_Logic' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2884]
INFO: [Synth 8-638] synthesizing module 'jump_logic' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'jump_logic' (165#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd:194]
INFO: [Synth 8-3491] module 'carry_or' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd:151' bound to instance 'mem_wait_on_ready_N_carry_or' of component 'carry_or' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4355]
INFO: [Synth 8-638] synthesizing module 'carry_or__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'carry_or__parameterized0' (166#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd:161]
INFO: [Synth 8-3491] module 'carry_and' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:151' bound to instance 'mem_PipeRun_carry_and' of component 'carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4369]
INFO: [Synth 8-4471] merging register 'WB_Div_Overflow_reg' into 'ex_start_div_i_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5925]
INFO: [Synth 8-256] done synthesizing module 'Decode_gti__parameterized0' (167#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:545]
INFO: [Synth 8-3491] module 'Data_Flow_gti' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:190' bound to instance 'Data_Flow_I' of component 'Data_Flow_gti' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:7164]
INFO: [Synth 8-638] synthesizing module 'Data_Flow_gti__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:607]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000000 [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:1243]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000000 [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:1244]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000000 [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:1245]
INFO: [Synth 8-3491] module 'Register_File_gti' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd:185' bound to instance 'Register_File_I' of component 'Register_File_gti' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:1350]
INFO: [Synth 8-638] synthesizing module 'Register_File_gti__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'Register_File_gti__parameterized0' (168#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd:218]
INFO: [Synth 8-3491] module 'Operand_Select_gti' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:211' bound to instance 'Operand_Select_I' of component 'Operand_Select_gti' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'Operand_Select_gti__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:280]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:315]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:400]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:472]
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_gti__parameterized0' (169#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:280]
INFO: [Synth 8-3491] module 'ALU' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:186' bound to instance 'ALU_I' of component 'ALU' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:1440]
INFO: [Synth 8-638] synthesizing module 'ALU__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:213]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized0' (170#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Synth 8-3491] module 'ALU_Bit' declared at 'c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:161' bound to instance 'ALU_Bit_I1' of component 'ALU_Bit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:340]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized2' (170#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'ALU__parameterized0' (171#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:213]
INFO: [Synth 8-638] synthesizing module 'Shift_Logic_Module_gti__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:225]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:226]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:227]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:228]
WARNING: [Synth 8-3848] Net mask_0_15_orig in module/entity Shift_Logic_Module_gti__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:227]
WARNING: [Synth 8-3848] Net mask_16_23_orig in module/entity Shift_Logic_Module_gti__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'Shift_Logic_Module_gti__parameterized0' (172#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:192]
INFO: [Synth 8-638] synthesizing module 'mul_unit' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'mul_unit' (173#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd:187]
INFO: [Synth 8-638] synthesizing module 'Barrel_Shifter_gti__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Barrel_Shifter_gti__parameterized0' (174#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd:193]
INFO: [Synth 8-638] synthesizing module 'WB_Mux__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd:223]
INFO: [Synth 8-638] synthesizing module 'WB_Mux_Bit__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'WB_Mux_Bit__parameterized0' (175#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'WB_Mux__parameterized0' (176#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd:223]
INFO: [Synth 8-638] synthesizing module 'Zero_Detect_gti__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect_gti.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'Zero_Detect_gti__parameterized0' (177#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect_gti.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Byte_Doublet_Handle_gti__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd:258]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd:360]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd:371]
INFO: [Synth 8-256] done synthesizing module 'Byte_Doublet_Handle_gti__parameterized0' (178#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd:258]
INFO: [Synth 8-638] synthesizing module 'Data_Flow_Logic__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_logic_gti.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_Logic__parameterized0' (179#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_logic_gti.vhd:222]
INFO: [Synth 8-638] synthesizing module 'msr_reg_gti__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_gti.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'msr_reg_gti__parameterized0' (180#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_gti.vhd:209]
INFO: [Synth 8-638] synthesizing module 'exception_registers_gti__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/exception_registers_gti.vhd:209]
INFO: [Synth 8-638] synthesizing module 'mux_bus__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'mux_bus__parameterized0' (181#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'exception_registers_gti__parameterized0' (182#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/exception_registers_gti.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Fpu' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'Fpu' (183#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd:200]
INFO: [Synth 8-638] synthesizing module 'PVR__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'PVR__parameterized0' (184#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_gti__parameterized0' (185#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:607]
INFO: [Synth 8-638] synthesizing module 'read_data_mux__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/read_data_mux_gti.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'read_data_mux__parameterized0' (186#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/read_data_mux_gti.vhd:154]
INFO: [Synth 8-638] synthesizing module 'DAXI_interface__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'DAXI_interface__parameterized0' (187#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd:231]
INFO: [Synth 8-638] synthesizing module 'instr_mux__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'instr_mux__parameterized0' (188#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Debug__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:395]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:992]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:993]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized0' (189#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized2' (189#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized4' (189#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized6' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized6' (189#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized8' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized8' (189#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized10' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized10' (189#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1353]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1447]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1448]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1449]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1450]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1451]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1452]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1812]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1812]
INFO: [Synth 8-638] synthesizing module 'address_hit__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/address_hit.vhd:175]
INFO: [Synth 8-638] synthesizing module 'MB_SRLC16E__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'MB_SRLC16E__parameterized0' (190#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'address_hit__parameterized0' (191#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/address_hit.vhd:175]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2269]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2270]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2812]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2813]
INFO: [Synth 8-256] done synthesizing module 'Debug__parameterized0' (192#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:395]
INFO: [Synth 8-638] synthesizing module 'MMU__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mmu.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'MMU__parameterized0' (193#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mmu.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_Core__parameterized0' (194#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:865]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze__parameterized0' (195#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:836]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (196#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:115]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 51 connections, but only 50 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:607]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_Z0DGSF' [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3746]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' (197#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized0' (198#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized0' (199#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (200#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized0' (201#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (202#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3895]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0' (202#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized2' (202#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized2' (202#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (203#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (204#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3941]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (204#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'bindec' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_bindec.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'bindec' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_bindec.vhd:167]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized17' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized17' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized18' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized18' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized19' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized19' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized20' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized20' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized21' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized21' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized22' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized22' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized23' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized23' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized24' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized24' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized25' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized25' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized26' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized26' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized27' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized27' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized28' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized28' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized29' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized29' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized30' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized30' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized31' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized31' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized32' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized32' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized33' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized33' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized34' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized34' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized34' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized34' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized35' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized35' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized35' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized35' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized36' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized36' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized36' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized36' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized37' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized37' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized37' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized37' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized38' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized38' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized38' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized38' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized39' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized39' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized39' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized39' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized40' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized40' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized40' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized40' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized41' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized41' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized41' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized41' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized42' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized42' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized42' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized42' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized43' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized43' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized43' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized43' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized44' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized44' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized44' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized44' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized45' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized45' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized45' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized45' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized46' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized46' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized46' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized46' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized47' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Common 17-14] Message 'Synth 8-3919' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized47' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized47' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized47' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized48' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized48' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized48' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized48' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized49' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized49' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized49' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized49' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized50' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized50' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized50' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized50' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized51' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized51' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized51' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized51' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized52' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized52' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized52' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized52' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized53' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized53' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized53' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized53' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized54' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized54' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized54' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized54' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized55' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized55' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized55' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized55' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized56' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized56' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized56' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized56' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized57' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized57' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized57' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized57' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized58' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized58' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized58' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized58' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized59' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized59' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized59' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized59' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized60' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized60' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized60' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized60' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized61' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized61' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized61' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized61' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized62' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized62' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized62' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized62' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized63' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized63' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized63' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized63' (205#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (206#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (206#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (206#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (206#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (206#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (206#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (206#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (207#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_Z0DGSF' (208#1) [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3746]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0_mig' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_iodelay_ctrl' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12246]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (209#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12246]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_iodelay_ctrl' (210#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_clk_ibuf' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v:68]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v:83]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_clk_ibuf' (211#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_tempmon' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:69]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:127]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:214]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:215]
INFO: [Synth 8-638] synthesizing module 'XADC' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35488]
INFO: [Synth 8-256] done synthesizing module 'XADC' (212#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35488]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_tempmon' (213#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_infrastructure' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:26057]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (214#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:26057]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (215#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (215#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:129]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:130]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:131]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:132]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:133]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_infrastructure' (216#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_memc_ui_top_axi' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_mem_intfc' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_mc' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_rank_mach' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_rank_cntrl' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34674]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized0' (216#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34674]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_rank_cntrl' (217#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_rank_common' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_round_robin_arb' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_round_robin_arb' (218#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v2_0_round_robin_arb__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized0' (218#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_rank_common' (219#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_rank_mach' (220#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_mach' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_compare' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_compare' (221#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state' (222#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue' (223#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl' (224#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state__parameterized0' (224#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue__parameterized0' (224#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized0' (224#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state__parameterized1' (224#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue__parameterized1' (224#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized1' (224#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state__parameterized2' (224#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue__parameterized2' (224#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized2' (224#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_common' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v:73]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_common' (225#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_arb_mux' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_arb_row_col' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized1' (225#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_arb_row_col' (226#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_arb_select' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:75]
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v2_0_arb_select does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_arb_select' (227#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_arb_mux' (228#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_mach' (229#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v2_0_bank_mach' requires 74 connections, but only 73 given [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_col_mach' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v:88]
INFO: [Synth 8-638] synthesizing module 'RAM32M__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:27987]
INFO: [Synth 8-256] done synthesizing module 'RAM32M__parameterized0' (230#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:27987]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_col_mach' (231#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_mc' (232#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_top' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_mc_phy_wrapper' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17305]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (233#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17305]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17466]
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (234#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17466]
INFO: [Synth 8-638] synthesizing module 'IOBUF_INTERMDISABLE' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13528]
INFO: [Synth 8-256] done synthesizing module 'IOBUF_INTERMDISABLE' (235#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13528]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_INTERMDISABLE' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13123]
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_INTERMDISABLE' (236#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13123]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo' (237#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v2_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1303]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized0' (237#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v2_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1320]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v2_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1337]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_mc_phy' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:820]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (238#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:820]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_if_post_fifo' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_if_post_fifo' (239#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized1' (239#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25743]
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (240#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25743]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (241#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12862]
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (242#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12862]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21314]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (243#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21314]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15266]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (244#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15266]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12258]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (245#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12258]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (246#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (246#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20628]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized0' (246#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20628]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io' (247#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane' (248#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (248#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21314]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (248#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21314]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (248#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized0' (248#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized0' (248#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized1' (248#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized1' (248#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized2' (248#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17319]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (249#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17319]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized2' (249#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25971]
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (250#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25971]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25955]
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (251#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25955]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:1493]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:725]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:726]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:727]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes' (252#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_mc_phy' (253#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v2_0_ddr_mc_phy' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1543]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v2_0_ddr_mc_phy' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1551]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v2_0_ddr_mc_phy' requires 86 connections, but only 85 given [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v2_0_ddr_mc_phy_wrapper does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:220]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_mc_phy_wrapper' (254#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_calib_top' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:82]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_prbs_gen' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_prbs_gen' (255#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_init' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:89]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:490]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:491]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:492]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:493]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:532]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:533]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1685]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1685]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4404]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3295]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1018]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1020]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1022]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3351]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v2_0_ddr_phy_init does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:247]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_init' (256#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:89]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_wrcal' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_wrcal' (257#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_wrlvl_off_delay' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_wrlvl_off_delay' (258#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_dqs_found_cal_hr' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v:79]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v2_0_ddr_phy_dqs_found_cal_hr does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_dqs_found_cal_hr' (259#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v2_0_ddr_phy_dqs_found_cal_hr' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:1569]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_rdlvl' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:2701]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:586]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_rdlvl' (260#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_tempmon' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_tempmon' (261#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v:69]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v2_0_ddr_calib_top does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:508]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_calib_top' (262#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:82]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v2_0_ddr_calib_top' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v:1175]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_top' (263#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_mem_intfc' (264#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_top' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_cmd' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_cmd' (265#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_wr_data' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:380]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy1_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:265]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy2_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:181]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy3_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_wr_data' (266#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_rd_data' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:140]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:321]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:392]
INFO: [Synth 8-4471] merging register 'not_strict_mode.app_rd_data_valid_copy_reg' into 'not_strict_mode.app_rd_data_valid_reg' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_rd_data' (267#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_top' (268#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc.v:90]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-4472] Detected and applied attribute iob = false [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:206]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice' (269#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized0' (269#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized1' (269#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized2' (269#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice' (270#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axi_upsizer' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_upsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized3' (270#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized4' (270#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized5' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized5' (270#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized6' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized6' (270#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice__parameterized0' (270#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized7' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized7' (270#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized8' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized8' (270#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized9' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:183]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized9' (270#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice__parameterized1' (270#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_a_upsizer' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (271#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_carry_latch_and' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_and.v:61]
INFO: [Synth 8-638] synthesizing module 'AND2B1L' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:36]
INFO: [Synth 8-256] done synthesizing module 'AND2B1L' (272#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:36]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_carry_latch_and' (273#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_and.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_carry_and' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_and.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_carry_and' (274#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_and.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_command_fifo' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_command_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_carry_latch_or' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_or.v:61]
INFO: [Synth 8-638] synthesizing module 'OR2L' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20857]
INFO: [Synth 8-256] done synthesizing module 'OR2L' (275#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20857]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_carry_latch_or' (276#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_or.v:61]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (277#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_command_fifo' (278#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_command_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_a_upsizer' (279#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_w_upsizer' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_w_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_comparator_sel_static' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_comparator_sel_static' (280#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_carry_or' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_or.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_carry_or' (281#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_or.v:61]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15930]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (282#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15930]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15930]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (282#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15930]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15825]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (283#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15825]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15914]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (284#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15914]
INFO: [Synth 8-638] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3150]
INFO: [Synth 8-256] done synthesizing module 'FDSE' (285#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3150]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_comparator_sel_static__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_comparator_sel_static__parameterized0' (285#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_comparator_sel' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel.v:60]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_comparator_sel' (286#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel.v:60]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15914]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (286#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15914]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_w_upsizer' (287#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_w_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_a_upsizer__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_a_upsizer__parameterized0' (287#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_r_upsizer' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_r_upsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_r_upsizer' (288#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_r_upsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axi_upsizer' (289#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_upsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized10' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized10' (289#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized11' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized11' (289#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice__parameterized2' (289#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_aw_channel' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_aw_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_cmd_translator' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_incr_cmd' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v:126]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_incr_cmd' (290#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_wrap_cmd' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_wrap_cmd' (291#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_cmd_translator' (292#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_wr_cmd_fsm' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_wr_cmd_fsm' (293#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_aw_channel' (294#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_aw_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_w_channel' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v:64]
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v2_0_axi_mc_w_channel does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v:96]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_w_channel' (295#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_b_channel' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_b_channel.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_fifo' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_fifo' (296#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_b_channel' (297#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_b_channel.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_ar_channel' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_ar_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_cmd_translator__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_incr_cmd__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_incr_cmd__parameterized0' (297#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_wrap_cmd__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_wrap_cmd__parameterized0' (297#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_cmd_translator__parameterized0' (297#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_cmd_fsm' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_cmd_fsm' (298#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_ar_channel' (299#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_ar_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_r_channel' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_fifo__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_fifo__parameterized0' (299#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_fifo__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_fifo__parameterized1' (299#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v:315]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_r_channel' (300#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_cmd_arbiter' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_cmd_arbiter' (301#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc' (302#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc.v:90]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v2_0_memc_ui_top_axi does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v:519]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v2_0_memc_ui_top_axi does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v:465]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_memc_ui_top_axi' (303#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v:72]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:669]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:671]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:673]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:675]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:678]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:681]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:683]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:686]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:696]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:697]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:700]
INFO: [Synth 8-256] done synthesizing module 'design_1_mig_7series_0_0_mig' (304#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'design_1_mig_7series_0_0' (305#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v:71]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' requires 61 connections, but only 57 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:680]
INFO: [Synth 8-638] synthesizing module 'design_1_pmod_input2_0_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_pmod_input2_0_0/synth/design_1_pmod_input2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'pmod_input2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/ov7670_top.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce' (306#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/ov7670_capture.v:23]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (307#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/ov7670_capture.v:23]
INFO: [Synth 8-638] synthesizing module 'I2C_AV_Config' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_AV_Config.v:16]
INFO: [Synth 8-638] synthesizing module 'I2C_OV7670_RGB444_Config' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_OV7670_RGB444_Config.v:17]
INFO: [Synth 8-256] done synthesizing module 'I2C_OV7670_RGB444_Config' (308#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_OV7670_RGB444_Config.v:17]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_Controller.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (309#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_Controller.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_AV_Config.v:103]
INFO: [Synth 8-256] done synthesizing module 'I2C_AV_Config' (310#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_AV_Config.v:16]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized1' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized1' (310#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (311#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (312#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
WARNING: [Synth 8-350] instance 'u_clock' of module 'clk_wiz_0' requires 5 connections, but only 3 given [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/ov7670_top.v:106]
INFO: [Synth 8-256] done synthesizing module 'pmod_input2' (313#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/ov7670_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_pmod_input2_0_0' (314#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_pmod_input2_0_0/synth/design_1_pmod_input2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_position_locator_0_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/synth/design_1_position_locator_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'position_locator_v1_0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/hdl/poisition_locator_v1_0.v:4]
INFO: [Synth 8-638] synthesizing module 'position_locator_v1_0_S00_AXI' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/hdl/poisition_locator_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/hdl/poisition_locator_v1_0_S00_AXI.v:376]
INFO: [Synth 8-256] done synthesizing module 'position_locator_v1_0_S00_AXI' (315#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/hdl/poisition_locator_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'AveragingFilter_Main' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/src/AveragingFilter_Main.v:23]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/synth/div_gen_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_v5_1.vhd:167]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_viv__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_v5_1_viv.vhd:252]
INFO: [Synth 8-63] RTL assertion: "Starting latency = 26" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1387]
INFO: [Synth 8-63] RTL assertion: "ci_num_iterations := 3" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1453]
INFO: [Synth 8-63] RTL assertion: "used := 26" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1454]
INFO: [Synth 8-63] RTL assertion: "iter_first := 3" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1455]
INFO: [Synth 8-63] RTL assertion: "iter_last := 1" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1456]
INFO: [Synth 8-63] RTL assertion: "denom := 15" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1457]
INFO: [Synth 8-63] RTL assertion: "numer := 12" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1458]
INFO: [Synth 8-63] RTL assertion: "quot_coll := 2" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1459]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' (316#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'div_gen_synth' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_synth.vhd:158]
INFO: [Synth 8-638] synthesizing module 'hrdiv_viv' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/hrdiv_viv.vhd:165]
INFO: [Synth 8-63] RTL assertion: "Starting latency = -1" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1387]
INFO: [Synth 8-63] RTL assertion: "ci_num_iterations := 3" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1453]
INFO: [Synth 8-63] RTL assertion: "used := 26" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1454]
INFO: [Synth 8-63] RTL assertion: "iter_first := 3" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1455]
INFO: [Synth 8-63] RTL assertion: "iter_last := 1" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1456]
INFO: [Synth 8-63] RTL assertion: "denom := 15" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1457]
INFO: [Synth 8-63] RTL assertion: "numer := 12" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1458]
INFO: [Synth 8-63] RTL assertion: "quot_coll := 2" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1459]
INFO: [Synth 8-63] RTL assertion: "Starting latency = 26" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1387]
INFO: [Synth 8-63] RTL assertion: "ci_num_iterations := 3" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1453]
INFO: [Synth 8-63] RTL assertion: "used := 26" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1454]
INFO: [Synth 8-63] RTL assertion: "iter_first := 3" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1455]
INFO: [Synth 8-63] RTL assertion: "iter_last := 1" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1456]
INFO: [Synth 8-63] RTL assertion: "denom := 15" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1457]
INFO: [Synth 8-63] RTL assertion: "numer := 12" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1458]
INFO: [Synth 8-63] RTL assertion: "quot_coll := 2" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd:1459]
INFO: [Synth 8-638] synthesizing module 'flow_ctrl' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/flow_ctrl.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'flow_ctrl' (317#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/flow_ctrl.vhd:150]
INFO: [Synth 8-638] synthesizing module 'fixed_to_float' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/fixed_to_float.vhd:161]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (317#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv.vhd:232]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (317#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (318#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (318#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (318#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (318#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (318#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (319#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (319#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/lead_zero_encode.vhd:256]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (319#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (319#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (319#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (319#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (319#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized1 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (319#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (319#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (319#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_mux4' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (319#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (319#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_mux4' (320#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (320#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (320#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_mux4__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (320#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (320#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_mux4__parameterized0' (320#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (320#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (320#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (321#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/lead_zero_encode.vhd:256]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (322#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (323#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (323#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (323#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (323#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (323#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (323#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (323#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (323#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (323#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (323#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (324#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv_exp.vhd:222]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (324#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (324#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (324#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (324#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (325#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv_exp.vhd:222]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (326#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (327#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv.vhd:232]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               24C_A_FRACTION_WIDTH =      23C_RESULT_WIDTH =          31C_RESULT_FRACTION_WIDTH = 24Latency of core =         6Maximum latency of core = 6AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 6" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:1694]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (327#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (327#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (328#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'fixed_to_float' (329#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/fixed_to_float.vhd:161]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (329#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (329#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'estimator' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/estimator.vhd:157]
INFO: [Synth 8-638] synthesizing module 'xbip_bram18k_v3_0_viv' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd:153]
INFO: [Synth 8-638] synthesizing module 'xbip_bram18k_synth__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd:164]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (329#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_bram18k_synth__parameterized0' (330#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'xbip_bram18k_v3_0_viv' (331#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd:153]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (331#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (331#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_multadd_v3_0_viv__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_viv.vhd:153]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_multadd_synth__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_synth.vhd:150]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48e1_wrapper_v3_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48e1_wrapper_v3_0' (332#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_multadd_synth__parameterized0' (333#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_synth.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_multadd_v3_0_viv__parameterized0' (334#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_viv.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'estimator' (335#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/estimator.vhd:157]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (335#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (335#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-638] synthesizing module 'dsp' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-638] synthesizing module 'op_resize' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (336#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-638] synthesizing module 'delay_line' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (337#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (337#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized1' (337#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized2' (337#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized3' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized3' (337#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized4' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized4' (337#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'dsp' (338#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv__parameterized0' (339#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (339#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (339#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'prenormalizer' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/prenormalizer.vhd:153]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (339#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (339#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (339#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (339#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (339#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (339#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (339#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (339#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'prenormalizer' (340#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/prenormalizer.vhd:153]
INFO: [Synth 8-638] synthesizing module 'iterative_unit' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/iterative_unit.vhd:170]
INFO: [Synth 8-63] RTL assertion: "Note: ITERDENOM_WIDTH = 64" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/iterative_unit.vhd:202]
INFO: [Synth 8-63] RTL assertion: "Note: p_tailorednumer_width = 39" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/iterative_unit.vhd:203]
INFO: [Synth 8-63] RTL assertion: "Note: p_num_dsp48_splices = 2" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/iterative_unit.vhd:204]
INFO: [Synth 8-63] RTL assertion: "Note: ci_num_extra_digits = 1" [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/iterative_unit.vhd:206]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (340#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (340#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (340#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (340#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' (340#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (340#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_addsub_v3_0_viv__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd:157]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_addsub_synth__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd:155]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48e1_wrapper_v3_0__parameterized1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48e1_wrapper_v3_0__parameterized1' (340#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_addsub_synth__parameterized0' (341#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_addsub_v3_0_viv__parameterized0' (342#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd:157]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_multadd_v3_0_viv__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_viv.vhd:153]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_multadd_synth__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_synth.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_multadd_synth__parameterized2' (342#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_synth.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_multadd_v3_0_viv__parameterized2' (342#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_viv.vhd:153]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized96' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized96' (342#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized98' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized98' (342#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized100' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized100' (342#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized102' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized102' (342#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized104' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized104' (342#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'iterative_unit' (343#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/iterative_unit.vhd:170]
INFO: [Synth 8-638] synthesizing module 'quotient_collector' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/quotient_collector.vhd:166]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized106' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized106' (343#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized108' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized108' (343#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'quot_addsub' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/quot_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_addsub_v3_0_viv__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd:157]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_addsub_synth__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_addsub_synth__parameterized2' (343#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_addsub_v3_0_viv__parameterized2' (343#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd:157]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized110' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized110' (343#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: dynamic assertion statement [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/quot_addsub.vhd:550]
INFO: [Synth 8-256] done synthesizing module 'quot_addsub' (344#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/quot_addsub.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'quotient_collector' (345#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/quotient_collector.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'hrdiv_viv' (346#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/hrdiv_viv.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'div_gen_synth' (347#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_synth.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_viv__parameterized0' (348#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_v5_1_viv.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1__parameterized0' (349#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_v5_1.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (350#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/synth/div_gen_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'AveragingFilter_Main' (351#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/src/AveragingFilter_Main.v:23]
INFO: [Synth 8-256] done synthesizing module 'position_locator_v1_0' (352#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/hdl/poisition_locator_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_position_locator_0_0' (353#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/synth/design_1_position_locator_0_0.v:57]
WARNING: [Synth 8-350] instance 'position_locator_0' of module 'design_1_position_locator_0_0' requires 26 connections, but only 25 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:754]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34508]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (354#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34508]
INFO: [Synth 8-256] done synthesizing module 'lpf' (355#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (356#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence' (357#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (358#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (359#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_81M_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (359#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (359#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_mig_7series_0_81M_0' (360#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_81M' of module 'design_1_rst_mig_7series_0_81M_0' requires 10 connections, but only 6 given [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:791]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_0' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/f7be8f8d/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (361#1) [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/f7be8f8d/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_0' (362#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_1' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_1' (363#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_2' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_2' (364#1) [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (365#1) [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (366#1) [C:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:10 ; elapsed = 00:12:00 . Memory (MB): peak = 849.137 ; gain = 717.773
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clk to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clkdiv to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_rst to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clk to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clkdiv to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_rst to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[319] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[318] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[317] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[316] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[311] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[310] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[309] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[308] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[303] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[302] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[301] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[300] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[279] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[278] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[277] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[276] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[271] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[270] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[269] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[268] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[263] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[262] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[261] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[260] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[255] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[254] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[253] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[252] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[251] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[250] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[249] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[248] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[247] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[246] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[245] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[244] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[243] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[242] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[241] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[240] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[191] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[190] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[189] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[188] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[187] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[186] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[185] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[184] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[159] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[158] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[157] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[156] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[151] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[150] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[149] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[148] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[143] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[142] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[141] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[140] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[119] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[118] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[117] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[116] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[111] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[110] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[109] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[108] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[103] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[102] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[101] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[100] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[95] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[94] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[93] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[92] to constant 0 [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 779 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:669]
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'design_1_i/pmod_input2_0/inst/u_clock/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:81]

Processing XDC Constraints
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0.xdc] for cell 'design_1_i/axi_tft_0/U0'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0.xdc] for cell 'design_1_i/axi_tft_0/U0'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [C:/billiards/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/billiards/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Parsing XDC File [C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc] for cell 'design_1_i/axi_tft_0/U0'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc] for cell 'design_1_i/axi_tft_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst'
Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 580 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 56 instances
  FDR => FDRE: 146 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 21 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 120 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 145 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 67 instances
  RAMB16 => RAMB18E1: 2 instances
  SRL16 => SRL16E: 2 instances


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:10:18 ; elapsed = 00:13:28 . Memory (MB): peak = 1227.984 ; gain = 1096.621
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for microblaze_0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for dlmb_v10. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for ilmb_v10. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for dlmb_bram_if_cntlr. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for ilmb_bram_if_cntlr. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for lmb_bram. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for mdm_1. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for clk_wiz_1. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for rst_clk_wiz_1_100M. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for mig_7series_0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for axi_mem_intercon. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for rst_mig_7series_0_81M. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for xbar. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for axi_tft_0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for axi_uartlite_0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for xlslice_0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for xlslice_1. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for xlslice_2. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for position_locator_0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for divider_x. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for divider_y. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for fifo_generator_0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for pmod_input2_0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for auto_cc. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for auto_ds. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for auto_ds. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for auto_ds. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property DONT_TOUCH = true for auto_us. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 100).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 103).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 108).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 113).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 124).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 129).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 163).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 173).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 181).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 191).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 196).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 203).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 210).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc, line 219).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:10:24 ; elapsed = 00:13:32 . Memory (MB): peak = 1227.984 ; gain = 1096.621
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:10:24 ; elapsed = 00:13:32 . Memory (MB): peak = 1227.984 ; gain = 1096.621
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:303]
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:308]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_master_burst_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rddata_cntl.vhd:601]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'HSYNC_cs_reg' in module 'axi_tft_v2_0_h_sync'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'VSYNC_cs_reg' in module 'axi_tft_v2_0_v_sync'
INFO: [Synth 8-4471] merging register 'ex_MSR_clear_decode_reg' into 'ex_MSR_set_decode_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2224]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_SHR_reg' into 'ex_MSR_set_decode_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5003]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_EAR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2247]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_EDR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2248]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_FSR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2249]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_PVR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2250]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_BTR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2251]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_SLR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2252]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_SHR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2253]
INFO: [Synth 8-4471] merging register 'ex_Take_Intr_or_Exc_keep_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:1306]
INFO: [Synth 8-4471] merging register 'EX_CLZ_Instr_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:3106]
INFO: [Synth 8-4471] merging register 'ex_is_mul_instr_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:3570]
INFO: [Synth 8-4471] merging register 'ex_is_fpu_instr_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:3589]
INFO: [Synth 8-4471] merging register 'ex_is_bs_instr_I_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:3615]
INFO: [Synth 8-4471] merging register 'EX_Div_Unsigned_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:3633]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_ESR_reg' into 'wb_is_fpu_instr_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4996]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_EAR_reg' into 'wb_is_fpu_instr_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4997]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_EDR_reg' into 'wb_is_fpu_instr_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4998]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_FSR_reg' into 'wb_is_fpu_instr_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4999]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_BTR_reg' into 'wb_is_fpu_instr_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5001]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_SLR_reg' into 'wb_is_fpu_instr_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5002]
INFO: [Synth 8-4471] merging register 'ex_potential_exception_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5203]
INFO: [Synth 8-4471] merging register 'wb_clr_ESR_l_reg' into 'wb_is_fpu_instr_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5881]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_EAR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4607]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_EDR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4608]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_FSR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4609]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_PVR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4610]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_BTR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4611]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_SLR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4612]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_SHR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4613]
INFO: [Synth 8-4471] merging register 'ex_start_fpu_i_reg' into 'ex_Write_ICache_i_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:3587]
INFO: [Synth 8-4471] merging register 'ex_Write_DCache_decode_reg' into 'ex_Write_ICache_i_reg' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4127]
INFO: [Synth 8-4471] merging register 'Performace_Debug_Control.ex_pc_brk_reg' into 'Performace_Debug_Control.ex_dbg_hit_reg[0:0]' [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2729]
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v2_0_tempmon'
INFO: [Synth 8-4471] merging register 'gen_div4_ca_tieoff.phy_cas_n_reg[3:2]' into 'gen_div4_ca_tieoff.phy_ras_n_reg[3:2]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3139]
INFO: [Synth 8-4471] merging register 'gen_div4_ca_tieoff.phy_we_n_reg[3:2]' into 'gen_div4_ca_tieoff.phy_ras_n_reg[3:2]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3140]
INFO: [Synth 8-4471] merging register 'prbs_rdlvl_start_reg' into 'wrcal_final_chk_reg' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1056]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[1].phy_address_reg[25:13]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4524]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[1].phy_bank_reg[5:3]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4525]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[2].phy_address_reg[38:26]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4524]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[2].phy_bank_reg[8:6]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4525]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[3].phy_address_reg[51:39]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4524]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[3].phy_bank_reg[11:9]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4525]
INFO: [Synth 8-4471] merging register 'temp_wrcal_done_reg' into 'wrcal_act_req_reg' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:1103]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[1][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:411]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[1][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:412]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:781]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:786]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:803]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:798]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:808]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1:1]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:761]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1:1]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:781]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1:1]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:756]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1:1]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1:1]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1:1]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1:1]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:808]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1:1]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg[2:2]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:786]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg[2:2]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:803]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg[2:2]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg[2:2]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg[2:2]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg[2:2]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:798]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg[2:2]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:808]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg[2:2]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg[3:3]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:761]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3:3]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:791]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg[3:3]' [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:756]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v2_0_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:2701]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:2562]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v2_0_ddr_phy_tempmon'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:380]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:392]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v2_0_axi_mc_r_channel'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'AveragingFilter_Main'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3'
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_master_burst_pcc'
WARNING: [Synth 8-3848] Net mask_0_15_orig in module/entity Shift_Logic_Module_gti__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:227]
WARNING: [Synth 8-3848] Net mask_16_23_orig in module/entity Shift_Logic_Module_gti__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:228]
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v2_0_tempmon'
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:129]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:130]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:131]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:132]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:133]
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v2_0_round_robin_arb__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:153]
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v2_0_arb_select does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:390]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v2_0_ddr_mc_phy_wrapper does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:220]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v2_0_ddr_phy_init does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:247]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v2_0_ddr_phy_dqs_found_cal_hr'
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v2_0_ddr_phy_dqs_found_cal_hr does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v2_0_ddr_calib_top does not have driver. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:508]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mig_7series_v2_0_axi_mc_r_channel'
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'AveragingFilter_Main'

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |design_1_clk_wiz_1_0_clk_wiz__GC0                   |           1|         6|
|2     |mig_7series_v2_0_ddr_byte_lane__parameterized2__GC0 |           1|       499|
|3     |mig_7series_v2_0_ddr_phy_4lanes__GC0                |           1|      2876|
|4     |mig_7series_v2_0_ddr_mc_phy__GC0                    |           1|       115|
|5     |mig_7series_v2_0_ddr_mc_phy_wrapper__GC0            |           1|       633|
|6     |mig_7series_v2_0_ddr_phy_top__GC0                   |           1|     13969|
|7     |mig_7series_v2_0_mc                                 |           1|      4146|
|8     |mig_7series_v2_0_memc_ui_top_axi__GC0               |           1|      6824|
|9     |design_1_mig_7series_0_0_mig__GC0                   |           1|       329|
|10    |clk_wiz_0_clk_wiz__GC0                              |           1|         4|
|11    |pmod_input2__GC0                                    |           1|      1153|
|12    |design_1__GCB0                                      |           1|     31429|
|13    |design_1__GCB1                                      |           1|     22703|
|14    |design_1__GCB2                                      |           1|     14449|
+------+----------------------------------------------------+------------+----------+

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__1.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__2.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__2.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__2.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized3.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].w_issuing_cnt_reg[39] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].w_issuing_cnt_reg[38] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].w_issuing_cnt_reg[37] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].w_issuing_cnt_reg[36] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].w_issuing_cnt_reg[35] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].w_issuing_cnt_reg[34] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].w_issuing_cnt_reg[33] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[31] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[30] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[29] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[28] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[27] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[26] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].w_issuing_cnt_reg[23] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].w_issuing_cnt_reg[22] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].w_issuing_cnt_reg[21] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].w_issuing_cnt_reg[20] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].w_issuing_cnt_reg[19] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].w_issuing_cnt_reg[18] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[15] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[14] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[13] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[12] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[11] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[10] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[7] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[6] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[5] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[4] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].r_issuing_cnt_reg[39] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].r_issuing_cnt_reg[38] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].r_issuing_cnt_reg[37] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].r_issuing_cnt_reg[36] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].r_issuing_cnt_reg[35] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].r_issuing_cnt_reg[34] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[4].r_issuing_cnt_reg[33] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[31] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[30] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[29] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[28] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[27] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[26] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].r_issuing_cnt_reg[23] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].r_issuing_cnt_reg[22] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].r_issuing_cnt_reg[21] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].r_issuing_cnt_reg[20] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].r_issuing_cnt_reg[19] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].r_issuing_cnt_reg[18] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[15] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[14] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[13] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[12] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[11] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[10] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[7] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[6] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[5] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[4] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
WARNING: [Synth 8-3332] Sequential element (\shift_datain_reg[0] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[5] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[7] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[8] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\shift_datain_reg[0] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[5] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[7] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[8] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\arb_row_col0/sent_col_lcl_r_reg ) is unused and will be removed from module mig_7series_v2_0_arb_mux.
WARNING: [Synth 8-3332] Sequential element (\arb_select0/col_mux.col_rmw_r_reg ) is unused and will be removed from module mig_7series_v2_0_arb_mux.
WARNING: [Synth 8-3332] Sequential element (\arb_select0/col_mux.col_size_r_reg ) is unused and will be removed from module mig_7series_v2_0_arb_mux.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\rank_mach0/rank_common0/periodic_read_request.periodic_rd_arb0/grant_r_reg[0] ) is unused and will be removed from module mig_7series_v2_0_mc.
WARNING: [Synth 8-3332] Sequential element (\of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4] ) is unused and will be removed from module mig_7series_v2_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7] ) is unused and will be removed from module mig_7series_v2_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7] ) is unused and will be removed from module mig_7series_v2_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4] ) is unused and will be removed from module mig_7series_v2_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\oclkdelay_start_dly_r_reg[14] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\oclkdelay_start_dly_r_reg[13] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1022]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1020]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '52' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '52' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '52' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '52' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '52' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '52' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '44' to '30' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:257]
WARNING: [Synth 8-115] binding instance 'i_95' in module 'partition' to reference 'logic__7502' which has no pins
WARNING: [Synth 8-115] binding instance 'i_96' in module 'partition' to reference 'logic__7503' which has no pins
WARNING: [Synth 8-115] binding instance 'i_97' in module 'partition' to reference 'logic__7504' which has no pins
WARNING: [Synth 8-115] binding instance 'i_98' in module 'partition' to reference 'logic__7505' which has no pins
WARNING: [Synth 8-115] binding instance 'i_99' in module 'partition' to reference 'logic__7506' which has no pins
WARNING: [Synth 8-3936] Found unconnected internal register 'i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '44' to '30' bits. [c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:257]
WARNING: [Synth 8-115] binding instance 'i_95' in module 'partition' to reference 'logic__7524' which has no pins
WARNING: [Synth 8-115] binding instance 'i_96' in module 'partition' to reference 'logic__7525' which has no pins
WARNING: [Synth 8-115] binding instance 'i_97' in module 'partition' to reference 'logic__7526' which has no pins
WARNING: [Synth 8-115] binding instance 'i_98' in module 'partition' to reference 'logic__7527' which has no pins
WARNING: [Synth 8-115] binding instance 'i_99' in module 'partition' to reference 'logic__7528' which has no pins
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:11:10 ; elapsed = 00:14:09 . Memory (MB): peak = 1227.984 ; gain = 1096.621
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_dlyinc_dq_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r1_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_wrcal/wrlvl_byte_done_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_done_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_active_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrcal_final_chk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_wrcal/wrcal_act_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrcal_resume_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/phy_data_full_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/new_burst_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_stg2_f_incdec_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_stg2_incdec_c_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/even_cwl.phy_we_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/even_cwl.phy_ras_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/even_cwl.phy_cas_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/single_rank.chip_cnt_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/single_rank.chip_cnt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/dbg_pi_f_en_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r2_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrcal_sanity_chk_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_done_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/mpr_end_if_reset_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_active_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_s2_incdec_f_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_s2_incdec_c_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r3_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r4_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r5_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r6_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r7_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_migi_6/\temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_data_offset_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/\cal1_cnt_cpt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/app_zq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/app_zq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[26] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:12:03 ; elapsed = 00:15:08 . Memory (MB): peak = 1227.984 ; gain = 1096.621
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:12:13 ; elapsed = 00:15:18 . Memory (MB): peak = 1227.984 ; gain = 1096.621
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:12:19 ; elapsed = 00:15:24 . Memory (MB): peak = 1234.539 ; gain = 1103.176
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:13:05 ; elapsed = 00:16:17 . Memory (MB): peak = 1272.930 ; gain = 1141.566
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [1]. Fanout reduced from 136 to 46 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 100 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET . Fanout reduced from 677 to 100 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 192 to 39 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg . Fanout reduced from 477 to 48 by creating 10 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [0]. Fanout reduced from 141 to 47 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1 . Fanout reduced from 614 to 50 by creating 12 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
WARNING: [Synth 8-4617] Design design_1_auto_pc_0 has 4 max_fanout violations that cannot be satisfied.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
WARNING: [Synth 8-4617] Design design_1_auto_pc_1 has 4 max_fanout violations that cannot be satisfied.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
WARNING: [Synth 8-4617] Design design_1_auto_pc_2 has 4 max_fanout violations that cannot be satisfied.

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:10 ; elapsed = 00:16:23 . Memory (MB): peak = 1272.930 ; gain = 1141.566
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:11 ; elapsed = 00:16:23 . Memory (MB): peak = 1272.930 ; gain = 1141.566
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:15 ; elapsed = 00:16:28 . Memory (MB): peak = 1272.930 ; gain = 1141.566
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |AND2B1L               |    11|
|2     |BSCANE2               |     1|
|3     |BUFG                  |    11|
|4     |BUFH                  |     2|
|5     |BUFIO                 |     1|
|6     |CARRY4                |   343|
|7     |DSP48E1               |     2|
|8     |DSP48E1_1             |     2|
|9     |DSP48E1_2             |    10|
|10    |DSP48E1_3             |    10|
|11    |GND                   |     1|
|12    |IDELAYCTRL            |     1|
|13    |IDELAYE2              |    16|
|14    |INV                   |     5|
|15    |IN_FIFO               |     2|
|16    |ISERDESE2             |    16|
|17    |LUT1                  |  1010|
|18    |LUT2                  |  1983|
|19    |LUT3                  |  4057|
|20    |LUT4                  |  2616|
|21    |LUT5                  |  2535|
|22    |LUT6                  |  4762|
|23    |LUT6_2                |   104|
|24    |MMCME2_ADV            |     3|
|25    |MULT_AND              |     1|
|26    |MUXCY                 |   302|
|27    |MUXCY_L               |   138|
|28    |MUXF7                 |   315|
|29    |MUXF8                 |     2|
|30    |ODDR                  |     5|
|31    |ODDR_1                |     1|
|32    |OR2L                  |     2|
|33    |OSERDESE2             |    22|
|34    |OSERDESE2_1           |     2|
|35    |OSERDESE2_2           |    18|
|36    |OUT_FIFO              |     2|
|37    |OUT_FIFO_1            |     2|
|38    |PHASER_IN_PHY         |     2|
|39    |PHASER_OUT_PHY        |     2|
|40    |PHASER_OUT_PHY_1      |     2|
|41    |PHASER_REF            |     1|
|42    |PHY_CONTROL           |     1|
|43    |PLLE2_ADV             |     1|
|44    |RAM32M                |   228|
|45    |RAM64M                |    40|
|46    |RAM64X1D              |    16|
|47    |RAMB16                |     2|
|48    |RAMB18E1              |     1|
|49    |RAMB36E1              |    64|
|50    |RAMB36E1_1            |    64|
|51    |SRL16                 |     2|
|52    |SRL16E                |   284|
|53    |SRLC16E               |    13|
|54    |SRLC32E               |   372|
|55    |XADC                  |     1|
|56    |XORCY                 |   264|
|57    |FDCE                  |  1018|
|58    |FDC_1                 |     1|
|59    |FDE                   |    56|
|60    |FDPE                  |   268|
|61    |FDR                   |   107|
|62    |FDRE                  | 19531|
|63    |FDRE_1                |     1|
|64    |FDS                   |    21|
|65    |FDSE                  |   404|
|66    |IBUF                  |    17|
|67    |IOBUF                 |     1|
|68    |IOBUFDS_INTERMDISABLE |     2|
|69    |IOBUF_INTERMDISABLE   |    16|
|70    |OBUF                  |    45|
|71    |OBUFDS                |     1|
|72    |OBUFT                 |     2|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:17 ; elapsed = 00:16:30 . Memory (MB): peak = 1272.930 ; gain = 1141.566
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 1426 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:13:17 ; elapsed = 00:16:30 . Memory (MB): peak = 1272.930 ; gain = 1141.566
INFO: [Netlist 29-17] Analyzing 950 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/pmod_input2_0/inst/u_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 49 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 757 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 139 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 56 instances
  FDR => FDRE: 88 instances
  FDR => FDRE (inverted pins: C): 19 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 19 instances
  FDS => FDSE (inverted pins: C): 2 instances
  INV => LUT1: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  MULT_AND => LUT2: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 228 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances
  RAMB16 => RAMB18E1: 2 instances
  SRL16 => SRL16E: 2 instances
  SRLC16E => SRL16E: 6 instances
  SRLC32E => SRL16E: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
2452 Infos, 295 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:24 ; elapsed = 00:16:36 . Memory (MB): peak = 1272.930 ; gain = 1000.309
# write_checkpoint design_1_wrapper.dcp
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1272.930 ; gain = 0.000
# report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.530 . Memory (MB): peak = 1272.930 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 16:35:50 2015...
