/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  reg [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire [20:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  reg [13:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire [6:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire [7:0] celloutsig_0_6z;
  wire [24:0] celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire [28:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [18:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [29:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = celloutsig_0_3z ? celloutsig_0_40z : celloutsig_0_36z[13];
  assign celloutsig_1_7z = !(in_data[139] ? in_data[134] : celloutsig_1_1z);
  assign celloutsig_0_62z = { celloutsig_0_44z, celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_10z } / { 1'h1, celloutsig_0_5z[5:0], celloutsig_0_44z, celloutsig_0_1z, celloutsig_0_56z, celloutsig_0_26z, celloutsig_0_56z, celloutsig_0_32z, in_data[0] };
  assign celloutsig_0_22z = { celloutsig_0_21z[3:1], celloutsig_0_4z } / { 1'h1, celloutsig_0_9z[5:4], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_18z[14:12], celloutsig_0_3z } / { 1'h1, celloutsig_0_18z[10:8] };
  assign celloutsig_0_40z = { celloutsig_0_5z[3], celloutsig_0_29z, celloutsig_0_20z } == celloutsig_0_27z[5:3];
  assign celloutsig_0_4z = { in_data[81:80], celloutsig_0_2z } == { in_data[64:63], celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_3z[17], celloutsig_1_1z } == { celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_13z = celloutsig_1_3z[12:10] == { celloutsig_1_0z[6:5], celloutsig_1_7z };
  assign celloutsig_1_14z = { celloutsig_1_3z[20:15], celloutsig_1_6z } == { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_29z = { celloutsig_0_19z[20:3], celloutsig_0_4z } == celloutsig_0_9z[18:0];
  assign celloutsig_0_32z = { celloutsig_0_29z, celloutsig_0_30z } === celloutsig_0_8z[18:0];
  assign celloutsig_0_25z = celloutsig_0_5z[3:0] > celloutsig_0_7z[20:17];
  assign celloutsig_1_10z = { celloutsig_1_0z[7:4], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z } <= { celloutsig_1_3z[17:0], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_11z = { celloutsig_0_7z[15:4], celloutsig_0_1z } <= { celloutsig_0_8z[18:14], celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_9z[19:18], celloutsig_0_14z } <= { in_data[9:3], celloutsig_0_0z };
  assign celloutsig_1_17z = { celloutsig_1_3z[26:24], celloutsig_1_13z } && { celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_31z = ! { celloutsig_0_9z[28:24], celloutsig_0_11z, celloutsig_0_25z };
  assign celloutsig_0_0z = in_data[58:56] || in_data[79:77];
  assign celloutsig_1_2z = in_data[103:100] || in_data[132:129];
  assign celloutsig_1_9z = in_data[179:176] || { celloutsig_1_0z[10:8], celloutsig_1_4z };
  assign celloutsig_0_16z = celloutsig_0_9z[10:4] || celloutsig_0_9z[26:20];
  assign celloutsig_0_2z = in_data[73:63] || { in_data[24:16], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_12z, celloutsig_0_32z, celloutsig_0_17z } < { celloutsig_0_7z[12:5], celloutsig_0_24z, celloutsig_0_32z };
  assign celloutsig_0_3z = { in_data[39:34], celloutsig_0_0z } < { in_data[73:71], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_56z = celloutsig_0_26z & ~(celloutsig_0_5z[4]);
  assign celloutsig_1_1z = in_data[97] & ~(in_data[115]);
  assign celloutsig_1_6z = celloutsig_1_2z & ~(celloutsig_1_0z[6]);
  assign celloutsig_1_12z = celloutsig_1_1z & ~(in_data[127]);
  assign celloutsig_0_10z = celloutsig_0_2z & ~(celloutsig_0_8z[0]);
  assign celloutsig_0_20z = celloutsig_0_12z[3] & ~(celloutsig_0_16z);
  assign celloutsig_0_26z = celloutsig_0_18z[7] & ~(celloutsig_0_6z[6]);
  assign celloutsig_0_6z = { celloutsig_0_5z[5:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[14:9], celloutsig_0_2z };
  assign celloutsig_1_8z = { celloutsig_1_5z[4:3], celloutsig_1_1z } % { 1'h1, celloutsig_1_5z[5], celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[106] ? { in_data[117:107], 1'h1 } : in_data[134:123];
  assign celloutsig_0_8z = celloutsig_0_5z[3] ? { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z } : celloutsig_0_7z[23:0];
  assign celloutsig_0_27z = celloutsig_0_4z ? { in_data[33:32], celloutsig_0_12z, celloutsig_0_10z } : in_data[35:27];
  assign celloutsig_0_5z = - { in_data[87:83], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_5z = - celloutsig_1_3z[23:17];
  assign celloutsig_0_9z = - { celloutsig_0_5z[5:1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_18z = - in_data[42:28];
  assign celloutsig_1_3z = ~ in_data[179:150];
  assign celloutsig_0_7z = ~ in_data[54:30];
  assign celloutsig_0_63z = | { celloutsig_0_36z[8], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_14z = { in_data[58:54], celloutsig_0_2z } << in_data[39:34];
  assign celloutsig_0_30z = { in_data[7:6], celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_10z } << { celloutsig_0_12z[5:2], celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_1_15z = { in_data[162:145], celloutsig_1_12z } ^ { celloutsig_1_3z[20:6], celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_12z = { in_data[8:5], celloutsig_0_1z, celloutsig_0_2z } ^ in_data[77:72];
  assign celloutsig_0_19z = { celloutsig_0_14z[4:1], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_0z } ^ { celloutsig_0_8z[22:4], celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_8z[8:7], celloutsig_0_1z } ^ in_data[65:63];
  always_latch
    if (!clkin_data[64]) celloutsig_0_36z = 14'h0000;
    else if (celloutsig_1_18z) celloutsig_0_36z = { celloutsig_0_12z[3:0], celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_4z };
  always_latch
    if (clkin_data[96]) celloutsig_1_19z = 16'h0000;
    else if (clkin_data[0]) celloutsig_1_19z = { in_data[116:113], celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_18z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_15z = 10'h000;
    else if (celloutsig_1_18z) celloutsig_0_15z = { celloutsig_0_9z[27:24], celloutsig_0_12z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_17z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_17z = celloutsig_0_7z[18:16];
  assign celloutsig_1_18z = ~((celloutsig_1_9z & celloutsig_1_5z[2]) | (celloutsig_1_15z[2] & in_data[147]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (in_data[86] & celloutsig_0_0z));
  assign { out_data[128], out_data[111:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
