$date
	Mon Nov 10 02:45:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_PISO $end
$var wire 1 ! serial_out $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ parallel_in [3:0] $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 4 & parallel_in [3:0] $end
$var wire 1 % rst $end
$var wire 1 ! serial_out $end
$var reg 4 ' shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
1%
b0 $
0#
0"
0!
$end
#5000
1"
#10000
0"
b1011 $
b1011 &
1#
0%
#15000
1!
b1011 '
1"
#20000
0"
0#
#25000
0!
b110 '
1"
#30000
0"
#35000
1!
b1100 '
1"
#40000
0"
#45000
b1000 '
1"
#50000
0"
#55000
0!
b0 '
1"
#60000
0"
#65000
1"
#70000
0"
