#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000180ec45d640 .scope module, "reg_tb" "reg_tb" 2 3;
 .timescale -9 -12;
v00000180ec362a70_0 .var "clk", 0 0;
v00000180ec362b10_0 .var "d", 6 0;
v00000180ec362bb0_0 .var "en", 0 0;
v00000180ec393ca0_0 .net "q", 6 0, v00000180ec3627f0_0;  1 drivers
v00000180ec393d40_0 .var "reset", 0 0;
S_00000180ec45d7d0 .scope module, "cir" "reg_" 2 11, 3 1 0, S_00000180ec45d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 7 "d";
    .port_info 4 /OUTPUT 7 "q";
v00000180ec362e50_0 .net "clk", 0 0, v00000180ec362a70_0;  1 drivers
v00000180ec45d960_0 .net "d", 6 0, v00000180ec362b10_0;  1 drivers
v00000180ec45da00_0 .net "en", 0 0, v00000180ec362bb0_0;  1 drivers
v00000180ec3627f0_0 .var "q", 6 0;
v00000180ec362890_0 .var "r_next", 6 0;
v00000180ec362930_0 .var "r_reg", 6 0;
v00000180ec3629d0_0 .net "reset", 0 0, v00000180ec393d40_0;  1 drivers
E_00000180ec458c90 .event anyedge, v00000180ec362930_0;
E_00000180ec458d10 .event anyedge, v00000180ec45da00_0, v00000180ec45d960_0, v00000180ec362930_0;
E_00000180ec458bd0 .event posedge, v00000180ec3629d0_0, v00000180ec362e50_0;
    .scope S_00000180ec45d7d0;
T_0 ;
    %wait E_00000180ec458bd0;
    %load/vec4 v00000180ec3629d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000180ec362930_0, 0, 7;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000180ec362890_0;
    %store/vec4 v00000180ec362930_0, 0, 7;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000180ec45d7d0;
T_1 ;
    %wait E_00000180ec458d10;
    %load/vec4 v00000180ec45da00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000180ec45d960_0;
    %store/vec4 v00000180ec362890_0, 0, 7;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000180ec362930_0;
    %store/vec4 v00000180ec362890_0, 0, 7;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000180ec45d7d0;
T_2 ;
    %wait E_00000180ec458c90;
    %load/vec4 v00000180ec362930_0;
    %store/vec4 v00000180ec3627f0_0, 0, 7;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000180ec45d640;
T_3 ;
    %load/vec4 v00000180ec362a70_0;
    %inv;
    %store/vec4 v00000180ec362a70_0, 0, 1;
    %delay 10000, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000180ec45d640;
T_4 ;
    %vpi_call 2 19 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000180ec45d640 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180ec362a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000180ec393d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180ec362bb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000180ec362b10_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180ec393d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000180ec362bb0_0, 0;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v00000180ec362b10_0, 0;
    %delay 20000, 0;
    %end;
    .thread T_4;
    .scope S_00000180ec45d640;
T_5 ;
    %vpi_call 2 35 "$monitor", "clk=%b,reset=%b,en=%b,d=%b,q=%b", v00000180ec362a70_0, v00000180ec393d40_0, v00000180ec362bb0_0, v00000180ec362b10_0, v00000180ec393ca0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_tb.v";
    "reg.v";
