
*** Running vivado
    with args -log Expanding_Layer.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Expanding_Layer.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Expanding_Layer.tcl -notrace
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1460.172 ; gain = 159.449
Command: link_design -top Expanding_Layer -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'd:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'out_buffer'
INFO: [Project 1-454] Reading design checkpoint 'd:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2509.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 794 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'out_buffer/U0'
Finished Parsing XDC File [d:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'out_buffer/U0'
Parsing XDC File [D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/constrs_1/imports/constraints_file/zcu102.xdc]
create_clock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2775.129 ; gain = 34.273
Finished Parsing XDC File [D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.srcs/constrs_1/imports/constraints_file/zcu102.xdc]
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2776.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 292 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 192 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 100 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2776.125 ; gain = 1238.633
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2807.258 ; gain = 31.133

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 4733598e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:38 . Memory (MB): peak = 3173.520 ; gain = 366.262

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3012 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d41c0e62

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3548.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1caeb8654

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3548.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16a098d23

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3548.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 32 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 16a098d23

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3548.703 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bfda89b5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3548.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bfda89b5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3548.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              9  |
|  Constant propagation         |               0  |               0  |                                              9  |
|  Sweep                        |               0  |               1  |                                             32  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             11  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3548.703 ; gain = 0.000
Ending Logic Optimization Task | Checksum: bfda89b5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3548.703 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 4c24a897

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 4273.469 ; gain = 0.000
Ending Power Optimization Task | Checksum: 4c24a897

Time (s): cpu = 00:02:08 ; elapsed = 00:01:23 . Memory (MB): peak = 4273.469 ; gain = 724.766

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 4c24a897

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4273.469 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4273.469 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: b87ac686

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4273.469 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:45 ; elapsed = 00:02:25 . Memory (MB): peak = 4273.469 ; gain = 1497.344
INFO: [runtcl-4] Executing : report_drc -file Expanding_Layer_drc_opted.rpt -pb Expanding_Layer_drc_opted.pb -rpx Expanding_Layer_drc_opted.rpx
Command: report_drc -file Expanding_Layer_drc_opted.rpt -pb Expanding_Layer_drc_opted.pb -rpx Expanding_Layer_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/impl_1/Expanding_Layer_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4273.469 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/impl_1/Expanding_Layer_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4273.469 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4273.469 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0ac90462

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4273.469 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4273.469 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a7b4db3f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 5023.055 ; gain = 749.586

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17bc82d9f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 5023.055 ; gain = 749.586

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17bc82d9f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 5023.055 ; gain = 749.586
Phase 1 Placer Initialization | Checksum: 17bc82d9f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 5023.055 ; gain = 749.586

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 109897260

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 5023.055 ; gain = 749.586

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: c9c5532f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 5023.055 ; gain = 749.586

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: c9c5532f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 5023.055 ; gain = 749.586

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 158d3f62a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 5023.055 ; gain = 749.586
Phase 2.1.1 Partition Driven Placement | Checksum: 158d3f62a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 5023.055 ; gain = 749.586
Phase 2.1 Floorplanning | Checksum: 158d3f62a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 5023.055 ; gain = 749.586

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 158d3f62a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:52 . Memory (MB): peak = 5023.055 ; gain = 749.586

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 158d3f62a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:52 . Memory (MB): peak = 5023.055 ; gain = 749.586

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 189830893

Time (s): cpu = 00:02:39 ; elapsed = 00:01:44 . Memory (MB): peak = 5086.039 ; gain = 812.570

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 16 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 7 nets or LUTs. Breaked 0 LUT, combined 7 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 5086.039 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/E[0]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 5086.039 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 5086.039 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            8  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |              7  |                     9  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1fbc95b9b

Time (s): cpu = 00:02:44 ; elapsed = 00:01:48 . Memory (MB): peak = 5086.039 ; gain = 812.570
Phase 2.4 Global Placement Core | Checksum: 1b23febd3

Time (s): cpu = 00:03:10 ; elapsed = 00:02:04 . Memory (MB): peak = 5086.039 ; gain = 812.570
Phase 2 Global Placement | Checksum: 1b23febd3

Time (s): cpu = 00:03:10 ; elapsed = 00:02:04 . Memory (MB): peak = 5086.039 ; gain = 812.570

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16aece67c

Time (s): cpu = 00:03:32 ; elapsed = 00:02:15 . Memory (MB): peak = 5086.039 ; gain = 812.570

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1df389696

Time (s): cpu = 00:03:33 ; elapsed = 00:02:17 . Memory (MB): peak = 5086.039 ; gain = 812.570

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 18bc048f4

Time (s): cpu = 00:04:10 ; elapsed = 00:02:37 . Memory (MB): peak = 5103.016 ; gain = 829.547

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1b999f202

Time (s): cpu = 00:04:30 ; elapsed = 00:02:48 . Memory (MB): peak = 5107.676 ; gain = 834.207

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1b2f55a2d

Time (s): cpu = 00:04:31 ; elapsed = 00:02:48 . Memory (MB): peak = 5119.961 ; gain = 846.492
Phase 3.3.3 Slice Area Swap | Checksum: 1b2f55a2d

Time (s): cpu = 00:04:31 ; elapsed = 00:02:48 . Memory (MB): peak = 5122.570 ; gain = 849.102
Phase 3.3 Small Shape DP | Checksum: 1482a1146

Time (s): cpu = 00:05:11 ; elapsed = 00:03:10 . Memory (MB): peak = 5127.566 ; gain = 854.098

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1814ea480

Time (s): cpu = 00:05:12 ; elapsed = 00:03:10 . Memory (MB): peak = 5127.566 ; gain = 854.098

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 18e6f5621

Time (s): cpu = 00:05:12 ; elapsed = 00:03:11 . Memory (MB): peak = 5127.566 ; gain = 854.098
Phase 3 Detail Placement | Checksum: 18e6f5621

Time (s): cpu = 00:05:12 ; elapsed = 00:03:11 . Memory (MB): peak = 5127.566 ; gain = 854.098

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cff96032

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.010 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ee48e51b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5215.691 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: ee48e51b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5215.691 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: cff96032

Time (s): cpu = 00:06:46 ; elapsed = 00:04:31 . Memory (MB): peak = 5215.691 ; gain = 942.223

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.010. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: dcc508e2

Time (s): cpu = 00:06:48 ; elapsed = 00:04:32 . Memory (MB): peak = 5215.691 ; gain = 942.223

Time (s): cpu = 00:06:48 ; elapsed = 00:04:32 . Memory (MB): peak = 5215.691 ; gain = 942.223
Phase 4.1 Post Commit Optimization | Checksum: dcc508e2

Time (s): cpu = 00:06:48 ; elapsed = 00:04:32 . Memory (MB): peak = 5215.691 ; gain = 942.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 5224.203 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17d18359b

Time (s): cpu = 00:07:44 ; elapsed = 00:05:13 . Memory (MB): peak = 5224.203 ; gain = 950.734

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17d18359b

Time (s): cpu = 00:07:44 ; elapsed = 00:05:13 . Memory (MB): peak = 5224.203 ; gain = 950.734
Phase 4.3 Placer Reporting | Checksum: 17d18359b

Time (s): cpu = 00:07:44 ; elapsed = 00:05:14 . Memory (MB): peak = 5224.203 ; gain = 950.734

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 5224.203 ; gain = 0.000

Time (s): cpu = 00:07:44 ; elapsed = 00:05:14 . Memory (MB): peak = 5224.203 ; gain = 950.734
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2521ecfff

Time (s): cpu = 00:07:45 ; elapsed = 00:05:14 . Memory (MB): peak = 5224.203 ; gain = 950.734
Ending Placer Task | Checksum: 2197a72d1

Time (s): cpu = 00:07:45 ; elapsed = 00:05:14 . Memory (MB): peak = 5224.203 ; gain = 950.734
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:55 ; elapsed = 00:05:20 . Memory (MB): peak = 5224.203 ; gain = 950.734
INFO: [runtcl-4] Executing : report_io -file Expanding_Layer_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.785 . Memory (MB): peak = 5224.203 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Expanding_Layer_utilization_placed.rpt -pb Expanding_Layer_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Expanding_Layer_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 5224.203 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5224.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/impl_1/Expanding_Layer_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 5224.203 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5224.203 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5224.203 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5224.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/impl_1/Expanding_Layer_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 5224.203 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 928966aa ConstDB: 0 ShapeSum: e69ddf6e RouteDB: a0532cb9
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5226.812 ; gain = 0.000
Post Restoration Checksum: NetGraph: 57dd71f0 | NumContArr: d5509759 | Constraints: 5d6de651 | Timing: 0
Phase 1 Build RT Design | Checksum: 18a9bef9a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 5229.379 ; gain = 2.566

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18a9bef9a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 5229.379 ; gain = 2.566

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18a9bef9a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 5229.379 ; gain = 2.566

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2198876ae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 5272.113 ; gain = 45.301

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a98449ea

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 5272.113 ; gain = 45.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.076  | TNS=0.000  | WHS=-0.023 | THS=-0.078 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.001835 %
  Global Horizontal Routing Utilization  = 0.000165739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9286
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8848
  Number of Partially Routed Nets     = 438
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2763d507e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 5277.129 ; gain = 50.316

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2763d507e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 5277.129 ; gain = 50.316
Phase 3 Initial Routing | Checksum: 18bf218a5

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 5277.129 ; gain = 50.316

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1110
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.702  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 28ba368d4

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 5277.129 ; gain = 50.316

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 239e981b8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 5277.129 ; gain = 50.316
Phase 4 Rip-up And Reroute | Checksum: 239e981b8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 5277.129 ; gain = 50.316

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f8890414

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 5277.129 ; gain = 50.316

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f8890414

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 5277.129 ; gain = 50.316
Phase 5 Delay and Skew Optimization | Checksum: 1f8890414

Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 5277.129 ; gain = 50.316

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 184404cb4

Time (s): cpu = 00:01:41 ; elapsed = 00:01:13 . Memory (MB): peak = 5277.129 ; gain = 50.316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.702  | TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 233a3eb19

Time (s): cpu = 00:01:41 ; elapsed = 00:01:13 . Memory (MB): peak = 5277.129 ; gain = 50.316
Phase 6 Post Hold Fix | Checksum: 233a3eb19

Time (s): cpu = 00:01:42 ; elapsed = 00:01:14 . Memory (MB): peak = 5277.129 ; gain = 50.316

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.490812 %
  Global Horizontal Routing Utilization  = 0.584539 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22afd619d

Time (s): cpu = 00:01:43 ; elapsed = 00:01:14 . Memory (MB): peak = 5277.129 ; gain = 50.316

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22afd619d

Time (s): cpu = 00:01:43 ; elapsed = 00:01:14 . Memory (MB): peak = 5277.129 ; gain = 50.316

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22afd619d

Time (s): cpu = 00:01:44 ; elapsed = 00:01:15 . Memory (MB): peak = 5277.129 ; gain = 50.316

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 22afd619d

Time (s): cpu = 00:01:44 ; elapsed = 00:01:15 . Memory (MB): peak = 5277.129 ; gain = 50.316

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.702  | TNS=0.000  | WHS=0.003  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 22afd619d

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 5277.129 ; gain = 50.316
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 11e8bdca7

Time (s): cpu = 00:01:46 ; elapsed = 00:01:17 . Memory (MB): peak = 5277.129 ; gain = 50.316

Time (s): cpu = 00:01:46 ; elapsed = 00:01:17 . Memory (MB): peak = 5277.129 ; gain = 50.316

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:59 ; elapsed = 00:01:24 . Memory (MB): peak = 5277.129 ; gain = 52.926
INFO: [runtcl-4] Executing : report_drc -file Expanding_Layer_drc_routed.rpt -pb Expanding_Layer_drc_routed.pb -rpx Expanding_Layer_drc_routed.rpx
Command: report_drc -file Expanding_Layer_drc_routed.rpt -pb Expanding_Layer_drc_routed.pb -rpx Expanding_Layer_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/impl_1/Expanding_Layer_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5277.129 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Expanding_Layer_methodology_drc_routed.rpt -pb Expanding_Layer_methodology_drc_routed.pb -rpx Expanding_Layer_methodology_drc_routed.rpx
Command: report_methodology -file Expanding_Layer_methodology_drc_routed.rpt -pb Expanding_Layer_methodology_drc_routed.pb -rpx Expanding_Layer_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/impl_1/Expanding_Layer_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 5277.129 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Expanding_Layer_power_routed.rpt -pb Expanding_Layer_power_summary_routed.pb -rpx Expanding_Layer_power_routed.rpx
Command: report_power -file Expanding_Layer_power_routed.rpt -pb Expanding_Layer_power_summary_routed.pb -rpx Expanding_Layer_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 5277.129 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Expanding_Layer_route_status.rpt -pb Expanding_Layer_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Expanding_Layer_timing_summary_routed.rpt -pb Expanding_Layer_timing_summary_routed.pb -rpx Expanding_Layer_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Expanding_Layer_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Expanding_Layer_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5277.129 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Expanding_Layer_bus_skew_routed.rpt -pb Expanding_Layer_bus_skew_routed.pb -rpx Expanding_Layer_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 5277.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FSRCNN/ip_repo/Expanding_Layer/Expanding_Layer.runs/impl_1/Expanding_Layer_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 5277.129 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 10 18:37:07 2025...
