Analysis & Synthesis report for CNN
Tue Jan 02 17:55:58 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |CNN|conv:u_conv|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component|altsyncram_tac1:auto_generated
 16. Source assignments for gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated|altsyncram_0ca1:altsyncram2
 17. Source assignments for conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result
 18. Source assignments for conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result
 19. Source assignments for conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result
 20. Source assignments for conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result
 21. Source assignments for conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result
 22. Source assignments for maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1
 23. Parameter Settings for User Entity Instance: Top-level Entity: |CNN
 24. Parameter Settings for User Entity Instance: gen_5_5:u_gen_5_5
 25. Parameter Settings for User Entity Instance: gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component
 27. Parameter Settings for User Entity Instance: conv:u_conv
 28. Parameter Settings for User Entity Instance: conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component
 29. Parameter Settings for User Entity Instance: conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component
 30. Parameter Settings for User Entity Instance: conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component
 31. Parameter Settings for User Entity Instance: conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component
 32. Parameter Settings for User Entity Instance: conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component
 33. Parameter Settings for User Entity Instance: maxpool:u_maxpool
 34. Parameter Settings for User Entity Instance: maxpool:u_maxpool|gen_2_2:u_gen_2_2
 35. Parameter Settings for User Entity Instance: maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component
 36. altsyncram Parameter Settings by Entity Instance
 37. altshift_taps Parameter Settings by Entity Instance
 38. altmult_accum Parameter Settings by Entity Instance
 39. scfifo Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo"
 41. Port Connectivity Checks: "maxpool:u_maxpool"
 42. Port Connectivity Checks: "gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows"
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 02 17:55:57 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; CNN                                         ;
; Top-level Entity Name              ; CNN                                         ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 424                                         ;
;     Total combinational functions  ; 415                                         ;
;     Dedicated logic registers      ; 218                                         ;
; Total registers                    ; 218                                         ;
; Total pins                         ; 259                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,566                                      ;
; Embedded Multiplier 9-bit elements ; 5                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CNN                ; CNN                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; ../../../spyder/FPGA/src/relu.v    ; yes             ; User Verilog HDL File                  ; E:/spyder/FPGA/src/relu.v                                            ;         ;
; ../../../spyder/FPGA/src/maxpool.v ; yes             ; User Verilog HDL File                  ; E:/spyder/FPGA/src/maxpool.v                                         ;         ;
; ../../../spyder/FPGA/src/gen_5_5.v ; yes             ; User Verilog HDL File                  ; E:/spyder/FPGA/src/gen_5_5.v                                         ;         ;
; ../../../spyder/FPGA/src/gen_2_2.v ; yes             ; User Verilog HDL File                  ; E:/spyder/FPGA/src/gen_2_2.v                                         ;         ;
; ../../../spyder/FPGA/src/conv.v    ; yes             ; User Verilog HDL File                  ; E:/spyder/FPGA/src/conv.v                                            ;         ;
; ../../../spyder/FPGA/src/compare.v ; yes             ; User Verilog HDL File                  ; E:/spyder/FPGA/src/compare.v                                         ;         ;
; ../../../spyder/FPGA/src/CNN.v     ; yes             ; User Verilog HDL File                  ; E:/spyder/FPGA/src/CNN.v                                             ;         ;
; CNN_windows.v                      ; yes             ; User Wizard-Generated File             ; E:/quartus/VLSI/CNN/CNN_windows.v                                    ;         ;
; IMAGE_ROM.v                        ; yes             ; User Wizard-Generated File             ; E:/quartus/VLSI/CNN/IMAGE_ROM.v                                      ;         ;
; MULT_ACCUM.v                       ; yes             ; User Wizard-Generated File             ; E:/quartus/VLSI/CNN/MULT_ACCUM.v                                     ;         ;
; Pool_fifo.v                        ; yes             ; User Wizard-Generated File             ; E:/quartus/VLSI/CNN/Pool_fifo.v                                      ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_tac1.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/altsyncram_tac1.tdf                           ;         ;
; /spyder/matlab/pt_data_data.mif    ; yes             ; Auto-Found Memory Initialization File  ; /spyder/matlab/pt_data_data.mif                                      ;         ;
; altshift_taps.tdf                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf     ;         ;
; lpm_counter.inc                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_compare.inc                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; lpm_constant.inc                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/shift_taps_4nv.tdf              ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/shift_taps_4nv.tdf                            ;         ;
; db/altsyncram_0ca1.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/altsyncram_0ca1.tdf                           ;         ;
; db/cntr_gpf.tdf                    ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/cntr_gpf.tdf                                  ;         ;
; db/cmpr_ifc.tdf                    ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/cmpr_ifc.tdf                                  ;         ;
; altmult_accum.tdf                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altmult_accum.tdf     ;         ;
; db/mult_accum_qk72.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/mult_accum_qk72.tdf                           ;         ;
; db/ded_mult_8s81.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/ded_mult_8s81.tdf                             ;         ;
; db/dffpipe_d3c.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/dffpipe_d3c.tdf                               ;         ;
; db/zaccum_o5k.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/zaccum_o5k.tdf                                ;         ;
; db/accum_qfk.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/accum_qfk.tdf                                 ;         ;
; scfifo.tdf                         ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; db/scfifo_e141.tdf                 ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/scfifo_e141.tdf                               ;         ;
; db/a_dpfifo_l741.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/a_dpfifo_l741.tdf                             ;         ;
; db/a_fefifo_56f.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/a_fefifo_56f.tdf                              ;         ;
; db/cntr_3n7.tdf                    ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/cntr_3n7.tdf                                  ;         ;
; db/dpram_r511.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/dpram_r511.tdf                                ;         ;
; db/altsyncram_72k1.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/altsyncram_72k1.tdf                           ;         ;
; db/cntr_nmb.tdf                    ; yes             ; Auto-Generated Megafunction            ; E:/quartus/VLSI/CNN/db/cntr_nmb.tdf                                  ;         ;
+------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 424       ;
;                                             ;           ;
; Total combinational functions               ; 415       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 175       ;
;     -- 3 input functions                    ; 191       ;
;     -- <=2 input functions                  ; 49        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 199       ;
;     -- arithmetic mode                      ; 216       ;
;                                             ;           ;
; Total registers                             ; 218       ;
;     -- Dedicated logic registers            ; 218       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 259       ;
; Total memory bits                           ; 10566     ;
; Embedded Multiplier 9-bit elements          ; 5         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 207       ;
; Total fan-out                               ; 2967      ;
; Average fan-out                             ; 2.44      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CNN                                             ; 415 (6)           ; 218 (5)      ; 10566       ; 5            ; 5       ; 0         ; 259  ; 0            ; |CNN                                                                                                                                                          ; work         ;
;    |conv:u_conv|                                 ; 373 (283)         ; 183 (93)     ; 0           ; 5            ; 5       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv                                                                                                                                              ; work         ;
;       |MULT_ACCUM:block1[1].MULT_ACCUM_inst|     ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst                                                                                                         ; work         ;
;          |altmult_accum:altmult_accum_component| ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component                                                                   ; work         ;
;             |mult_accum_qk72:auto_generated|     ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated                                    ; work         ;
;                |ded_mult_8s81:ded_mult1|         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1            ; work         ;
;                |zaccum_o5k:zaccum2|              ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2                 ; work         ;
;                   |accum_qfk:accum|              ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2|accum_qfk:accum ; work         ;
;       |MULT_ACCUM:block1[2].MULT_ACCUM_inst|     ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst                                                                                                         ; work         ;
;          |altmult_accum:altmult_accum_component| ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component                                                                   ; work         ;
;             |mult_accum_qk72:auto_generated|     ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated                                    ; work         ;
;                |ded_mult_8s81:ded_mult1|         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1            ; work         ;
;                |zaccum_o5k:zaccum2|              ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2                 ; work         ;
;                   |accum_qfk:accum|              ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2|accum_qfk:accum ; work         ;
;       |MULT_ACCUM:block1[3].MULT_ACCUM_inst|     ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst                                                                                                         ; work         ;
;          |altmult_accum:altmult_accum_component| ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component                                                                   ; work         ;
;             |mult_accum_qk72:auto_generated|     ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated                                    ; work         ;
;                |ded_mult_8s81:ded_mult1|         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1            ; work         ;
;                |zaccum_o5k:zaccum2|              ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2                 ; work         ;
;                   |accum_qfk:accum|              ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2|accum_qfk:accum ; work         ;
;       |MULT_ACCUM:block1[4].MULT_ACCUM_inst|     ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst                                                                                                         ; work         ;
;          |altmult_accum:altmult_accum_component| ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component                                                                   ; work         ;
;             |mult_accum_qk72:auto_generated|     ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated                                    ; work         ;
;                |ded_mult_8s81:ded_mult1|         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1            ; work         ;
;                |zaccum_o5k:zaccum2|              ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2                 ; work         ;
;                   |accum_qfk:accum|              ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2|accum_qfk:accum ; work         ;
;       |MULT_ACCUM:block1[5].MULT_ACCUM_inst|     ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst                                                                                                         ; work         ;
;          |altmult_accum:altmult_accum_component| ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component                                                                   ; work         ;
;             |mult_accum_qk72:auto_generated|     ; 18 (0)            ; 18 (0)       ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated                                    ; work         ;
;                |ded_mult_8s81:ded_mult1|         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1            ; work         ;
;                |zaccum_o5k:zaccum2|              ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2                 ; work         ;
;                   |accum_qfk:accum|              ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2|accum_qfk:accum ; work         ;
;    |gen_5_5:u_gen_5_5|                           ; 36 (28)           ; 30 (25)      ; 10566       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|gen_5_5:u_gen_5_5                                                                                                                                        ; work         ;
;       |CNN_windows:u_CNN_windows|                ; 8 (0)             ; 5 (0)        ; 1350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows                                                                                                              ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component| ; 8 (0)             ; 5 (0)        ; 1350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component                                                                        ; work         ;
;             |shift_taps_4nv:auto_generated|      ; 8 (0)             ; 5 (0)        ; 1350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated                                          ; work         ;
;                |altsyncram_0ca1:altsyncram2|     ; 0 (0)             ; 0 (0)        ; 1350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated|altsyncram_0ca1:altsyncram2              ; work         ;
;                |cntr_gpf:cntr1|                  ; 8 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated|cntr_gpf:cntr1                           ; work         ;
;                   |cmpr_ifc:cmpr4|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated|cntr_gpf:cntr1|cmpr_ifc:cmpr4            ; work         ;
;       |IMAGE_ROM:u_IMAGE_ROM|                    ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component                                                                                  ; work         ;
;             |altsyncram_tac1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CNN|gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component|altsyncram_tac1:auto_generated                                                   ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------+
; Name                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------+
; gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated|altsyncram_0ca1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 30           ; 45           ; 30           ; 45           ; 1350 ; None                                    ;
; gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component|altsyncram_tac1:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; 1024         ; 9            ; --           ; --           ; 9216 ; ../../../spyder/matlab/pt_data_data.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 5           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 5           ;
; Signed Embedded Multipliers           ; 5           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                            ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                ; IP Include File                   ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------+-----------------------------------+
; Altera ; ALTMULT_ACCUM (MAC)        ; 13.1    ; N/A          ; N/A          ; |CNN|conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst          ; E:/quartus/VLSI/CNN/MULT_ACCUM.v  ;
; Altera ; ALTMULT_ACCUM (MAC)        ; 13.1    ; N/A          ; N/A          ; |CNN|conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst          ; E:/quartus/VLSI/CNN/MULT_ACCUM.v  ;
; Altera ; ALTMULT_ACCUM (MAC)        ; 13.1    ; N/A          ; N/A          ; |CNN|conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst          ; E:/quartus/VLSI/CNN/MULT_ACCUM.v  ;
; Altera ; ALTMULT_ACCUM (MAC)        ; 13.1    ; N/A          ; N/A          ; |CNN|conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst          ; E:/quartus/VLSI/CNN/MULT_ACCUM.v  ;
; Altera ; ALTMULT_ACCUM (MAC)        ; 13.1    ; N/A          ; N/A          ; |CNN|conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst          ; E:/quartus/VLSI/CNN/MULT_ACCUM.v  ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |CNN|gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows               ; E:/quartus/VLSI/CNN/CNN_windows.v ;
; Altera ; ROM: 1-PORT                ; 13.1    ; N/A          ; N/A          ; |CNN|gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM                   ; E:/quartus/VLSI/CNN/IMAGE_ROM.v   ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo ; E:/quartus/VLSI/CNN/Pool_fifo.v   ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |CNN|conv:u_conv|state                                                                      ;
+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------+
; Name       ; state.ppp ; state.clr ; state.m_5 ; state.m_4 ; state.m_3 ; state.m_2 ; state.m_1 ; state.idle ;
+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------+
; state.idle ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0          ;
; state.m_1  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1          ;
; state.m_2  ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1          ;
; state.m_3  ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1          ;
; state.m_4  ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1          ;
; state.m_5  ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; state.clr  ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; state.ppp  ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Register name                                                                                                                                                                                        ; Reason for Removal                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; relu:u_relu|data_reg[0..21]                                                                                                                                                                          ; Lost fanout                         ;
; maxpool:u_maxpool|gen_2_2:u_gen_2_2|valid_cnt[0..5]                                                                                                                                                  ; Lost fanout                         ;
; maxpool:u_maxpool|gen_2_2:u_gen_2_2|rd_flag                                                                                                                                                          ; Lost fanout                         ;
; maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|cntr_nmb:wr_ptr|counter_reg_bit[0..4]                              ; Lost fanout                         ;
; maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|cntr_nmb:rd_ptr_count|counter_reg_bit[0..4]                        ; Lost fanout                         ;
; maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|a_fefifo_56f:fifo_state|b_full                                     ; Lost fanout                         ;
; maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|a_fefifo_56f:fifo_state|b_non_empty                                ; Lost fanout                         ;
; maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|a_fefifo_56f:fifo_state|cntr_3n7:count_usedw|counter_reg_bit[0..4] ; Lost fanout                         ;
; relu:u_relu|valid_reg                                                                                                                                                                                ; Lost fanout                         ;
; conv:u_conv|dataa[2][0]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][0] ;
; conv:u_conv|dataa[3][0]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][0] ;
; conv:u_conv|dataa[4][0]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][0] ;
; conv:u_conv|dataa[5][0]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][0] ;
; conv:u_conv|dataa[2][1]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][1] ;
; conv:u_conv|dataa[3][1]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][1] ;
; conv:u_conv|dataa[4][1]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][1] ;
; conv:u_conv|dataa[5][1]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][1] ;
; conv:u_conv|dataa[2][2]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][2] ;
; conv:u_conv|dataa[3][2]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][2] ;
; conv:u_conv|dataa[4][2]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][2] ;
; conv:u_conv|dataa[5][2]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][2] ;
; conv:u_conv|dataa[2][3]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][3] ;
; conv:u_conv|dataa[3][3]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][3] ;
; conv:u_conv|dataa[4][3]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][3] ;
; conv:u_conv|dataa[5][3]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][3] ;
; conv:u_conv|dataa[2][4]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][4] ;
; conv:u_conv|dataa[3][4]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][4] ;
; conv:u_conv|dataa[4][4]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][4] ;
; conv:u_conv|dataa[5][4]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][4] ;
; conv:u_conv|dataa[2][5]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][5] ;
; conv:u_conv|dataa[3][5]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][5] ;
; conv:u_conv|dataa[4][5]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][5] ;
; conv:u_conv|dataa[5][5]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][5] ;
; conv:u_conv|dataa[2][6]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][6] ;
; conv:u_conv|dataa[3][6]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][6] ;
; conv:u_conv|dataa[4][6]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][6] ;
; conv:u_conv|dataa[5][6]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][6] ;
; conv:u_conv|dataa[2][7]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][7] ;
; conv:u_conv|dataa[3][7]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][7] ;
; conv:u_conv|dataa[4][7]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][7] ;
; conv:u_conv|dataa[5][7]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][7] ;
; conv:u_conv|dataa[2][8]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][8] ;
; conv:u_conv|dataa[3][8]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][8] ;
; conv:u_conv|dataa[4][8]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][8] ;
; conv:u_conv|dataa[5][8]                                                                                                                                                                              ; Merged with conv:u_conv|dataa[1][8] ;
; Total Number of Removed Registers = 83                                                                                                                                                               ;                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 218   ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 212   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 7:1                ; 54 bits   ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; Yes        ; |CNN|conv:u_conv|dataa[1][2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component|altsyncram_tac1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated|altsyncram_0ca1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CNN ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; clk_cnt_max    ; 7     ; Signed Integer                             ;
; reludata_num   ; 28    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_5_5:u_gen_5_5 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; CNT_MAX        ; 1146  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                  ;
+------------------------------------+-----------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                               ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                               ;
; WIDTH_A                            ; 9                                       ; Signed Integer                        ;
; WIDTHAD_A                          ; 10                                      ; Signed Integer                        ;
; NUMWORDS_A                         ; 1024                                    ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                               ;
; WIDTH_B                            ; 1                                       ; Untyped                               ;
; WIDTHAD_B                          ; 1                                       ; Untyped                               ;
; NUMWORDS_B                         ; 1                                       ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                               ;
; BYTE_SIZE                          ; 8                                       ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                               ;
; INIT_FILE                          ; ../../../spyder/matlab/pt_data_data.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone III                             ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_tac1                         ; Untyped                               ;
+------------------------------------+-----------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                      ;
; NUMBER_OF_TAPS ; 5              ; Signed Integer                                                                               ;
; TAP_DISTANCE   ; 32             ; Signed Integer                                                                               ;
; WIDTH          ; 9              ; Signed Integer                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                      ;
; CBXI_PARAMETER ; shift_taps_4nv ; Untyped                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv:u_conv ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; idle           ; 00000001 ; Unsigned Binary              ;
; m_1            ; 00000010 ; Unsigned Binary              ;
; m_2            ; 00000100 ; Unsigned Binary              ;
; m_3            ; 00001000 ; Unsigned Binary              ;
; m_4            ; 00010000 ; Unsigned Binary              ;
; m_5            ; 00100000 ; Unsigned Binary              ;
; clr            ; 01000000 ; Unsigned Binary              ;
; ppp            ; 10000000 ; Unsigned Binary              ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                       ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                    ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                    ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                    ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                    ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                    ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                    ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                    ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                    ;
; ADDNSUB_PIPELINE_REG                 ; UNREGISTERED    ; Untyped                                                                    ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                    ;
; COEF0_0                              ; 0               ; Untyped                                                                    ;
; COEF0_1                              ; 0               ; Untyped                                                                    ;
; COEF0_2                              ; 0               ; Untyped                                                                    ;
; COEF0_3                              ; 0               ; Untyped                                                                    ;
; COEF0_4                              ; 0               ; Untyped                                                                    ;
; COEF0_5                              ; 0               ; Untyped                                                                    ;
; COEF0_6                              ; 0               ; Untyped                                                                    ;
; COEF0_7                              ; 0               ; Untyped                                                                    ;
; COEF1_0                              ; 0               ; Untyped                                                                    ;
; COEF1_1                              ; 0               ; Untyped                                                                    ;
; COEF1_2                              ; 0               ; Untyped                                                                    ;
; COEF1_3                              ; 0               ; Untyped                                                                    ;
; COEF1_4                              ; 0               ; Untyped                                                                    ;
; COEF1_5                              ; 0               ; Untyped                                                                    ;
; COEF1_6                              ; 0               ; Untyped                                                                    ;
; COEF1_7                              ; 0               ; Untyped                                                                    ;
; COEF2_0                              ; 0               ; Untyped                                                                    ;
; COEF2_1                              ; 0               ; Untyped                                                                    ;
; COEF2_2                              ; 0               ; Untyped                                                                    ;
; COEF2_3                              ; 0               ; Untyped                                                                    ;
; COEF2_4                              ; 0               ; Untyped                                                                    ;
; COEF2_5                              ; 0               ; Untyped                                                                    ;
; COEF2_6                              ; 0               ; Untyped                                                                    ;
; COEF2_7                              ; 0               ; Untyped                                                                    ;
; COEF3_0                              ; 0               ; Untyped                                                                    ;
; COEF3_1                              ; 0               ; Untyped                                                                    ;
; COEF3_2                              ; 0               ; Untyped                                                                    ;
; COEF3_3                              ; 0               ; Untyped                                                                    ;
; COEF3_4                              ; 0               ; Untyped                                                                    ;
; COEF3_5                              ; 0               ; Untyped                                                                    ;
; COEF3_6                              ; 0               ; Untyped                                                                    ;
; COEF3_7                              ; 0               ; Untyped                                                                    ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                    ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                    ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                    ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                    ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                    ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                    ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                    ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                    ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                    ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                    ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                    ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                    ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                    ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                    ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                    ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                    ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                    ;
; MULTIPLIER_REG                       ; UNREGISTERED    ; Untyped                                                                    ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                    ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                    ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                    ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                    ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                    ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                    ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                    ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                    ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                    ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                    ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                    ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                    ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                    ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                    ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                    ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_REG_A                  ; UNREGISTERED    ; Untyped                                                                    ;
; SIGN_PIPELINE_REG_B                  ; UNREGISTERED    ; Untyped                                                                    ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                    ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                    ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                    ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                    ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                    ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                    ;
; WIDTH_A                              ; 9               ; Signed Integer                                                             ;
; WIDTH_B                              ; 9               ; Signed Integer                                                             ;
; WIDTH_C                              ; 22              ; Untyped                                                                    ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                    ;
; WIDTH_RESULT                         ; 18              ; Signed Integer                                                             ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                    ;
; CBXI_PARAMETER                       ; mult_accum_qk72 ; Untyped                                                                    ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                       ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                    ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                    ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                    ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                    ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                    ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                    ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                    ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                    ;
; ADDNSUB_PIPELINE_REG                 ; UNREGISTERED    ; Untyped                                                                    ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                    ;
; COEF0_0                              ; 0               ; Untyped                                                                    ;
; COEF0_1                              ; 0               ; Untyped                                                                    ;
; COEF0_2                              ; 0               ; Untyped                                                                    ;
; COEF0_3                              ; 0               ; Untyped                                                                    ;
; COEF0_4                              ; 0               ; Untyped                                                                    ;
; COEF0_5                              ; 0               ; Untyped                                                                    ;
; COEF0_6                              ; 0               ; Untyped                                                                    ;
; COEF0_7                              ; 0               ; Untyped                                                                    ;
; COEF1_0                              ; 0               ; Untyped                                                                    ;
; COEF1_1                              ; 0               ; Untyped                                                                    ;
; COEF1_2                              ; 0               ; Untyped                                                                    ;
; COEF1_3                              ; 0               ; Untyped                                                                    ;
; COEF1_4                              ; 0               ; Untyped                                                                    ;
; COEF1_5                              ; 0               ; Untyped                                                                    ;
; COEF1_6                              ; 0               ; Untyped                                                                    ;
; COEF1_7                              ; 0               ; Untyped                                                                    ;
; COEF2_0                              ; 0               ; Untyped                                                                    ;
; COEF2_1                              ; 0               ; Untyped                                                                    ;
; COEF2_2                              ; 0               ; Untyped                                                                    ;
; COEF2_3                              ; 0               ; Untyped                                                                    ;
; COEF2_4                              ; 0               ; Untyped                                                                    ;
; COEF2_5                              ; 0               ; Untyped                                                                    ;
; COEF2_6                              ; 0               ; Untyped                                                                    ;
; COEF2_7                              ; 0               ; Untyped                                                                    ;
; COEF3_0                              ; 0               ; Untyped                                                                    ;
; COEF3_1                              ; 0               ; Untyped                                                                    ;
; COEF3_2                              ; 0               ; Untyped                                                                    ;
; COEF3_3                              ; 0               ; Untyped                                                                    ;
; COEF3_4                              ; 0               ; Untyped                                                                    ;
; COEF3_5                              ; 0               ; Untyped                                                                    ;
; COEF3_6                              ; 0               ; Untyped                                                                    ;
; COEF3_7                              ; 0               ; Untyped                                                                    ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                    ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                    ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                    ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                    ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                    ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                    ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                    ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                    ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                    ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                    ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                    ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                    ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                    ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                    ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                    ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                    ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                    ;
; MULTIPLIER_REG                       ; UNREGISTERED    ; Untyped                                                                    ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                    ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                    ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                    ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                    ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                    ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                    ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                    ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                    ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                    ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                    ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                    ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                    ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                    ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                    ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                    ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_REG_A                  ; UNREGISTERED    ; Untyped                                                                    ;
; SIGN_PIPELINE_REG_B                  ; UNREGISTERED    ; Untyped                                                                    ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                    ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                    ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                    ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                    ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                    ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                    ;
; WIDTH_A                              ; 9               ; Signed Integer                                                             ;
; WIDTH_B                              ; 9               ; Signed Integer                                                             ;
; WIDTH_C                              ; 22              ; Untyped                                                                    ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                    ;
; WIDTH_RESULT                         ; 18              ; Signed Integer                                                             ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                    ;
; CBXI_PARAMETER                       ; mult_accum_qk72 ; Untyped                                                                    ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                       ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                    ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                    ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                    ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                    ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                    ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                    ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                    ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                    ;
; ADDNSUB_PIPELINE_REG                 ; UNREGISTERED    ; Untyped                                                                    ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                    ;
; COEF0_0                              ; 0               ; Untyped                                                                    ;
; COEF0_1                              ; 0               ; Untyped                                                                    ;
; COEF0_2                              ; 0               ; Untyped                                                                    ;
; COEF0_3                              ; 0               ; Untyped                                                                    ;
; COEF0_4                              ; 0               ; Untyped                                                                    ;
; COEF0_5                              ; 0               ; Untyped                                                                    ;
; COEF0_6                              ; 0               ; Untyped                                                                    ;
; COEF0_7                              ; 0               ; Untyped                                                                    ;
; COEF1_0                              ; 0               ; Untyped                                                                    ;
; COEF1_1                              ; 0               ; Untyped                                                                    ;
; COEF1_2                              ; 0               ; Untyped                                                                    ;
; COEF1_3                              ; 0               ; Untyped                                                                    ;
; COEF1_4                              ; 0               ; Untyped                                                                    ;
; COEF1_5                              ; 0               ; Untyped                                                                    ;
; COEF1_6                              ; 0               ; Untyped                                                                    ;
; COEF1_7                              ; 0               ; Untyped                                                                    ;
; COEF2_0                              ; 0               ; Untyped                                                                    ;
; COEF2_1                              ; 0               ; Untyped                                                                    ;
; COEF2_2                              ; 0               ; Untyped                                                                    ;
; COEF2_3                              ; 0               ; Untyped                                                                    ;
; COEF2_4                              ; 0               ; Untyped                                                                    ;
; COEF2_5                              ; 0               ; Untyped                                                                    ;
; COEF2_6                              ; 0               ; Untyped                                                                    ;
; COEF2_7                              ; 0               ; Untyped                                                                    ;
; COEF3_0                              ; 0               ; Untyped                                                                    ;
; COEF3_1                              ; 0               ; Untyped                                                                    ;
; COEF3_2                              ; 0               ; Untyped                                                                    ;
; COEF3_3                              ; 0               ; Untyped                                                                    ;
; COEF3_4                              ; 0               ; Untyped                                                                    ;
; COEF3_5                              ; 0               ; Untyped                                                                    ;
; COEF3_6                              ; 0               ; Untyped                                                                    ;
; COEF3_7                              ; 0               ; Untyped                                                                    ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                    ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                    ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                    ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                    ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                    ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                    ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                    ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                    ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                    ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                    ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                    ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                    ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                    ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                    ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                    ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                    ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                    ;
; MULTIPLIER_REG                       ; UNREGISTERED    ; Untyped                                                                    ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                    ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                    ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                    ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                    ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                    ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                    ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                    ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                    ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                    ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                    ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                    ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                    ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                    ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                    ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                    ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_REG_A                  ; UNREGISTERED    ; Untyped                                                                    ;
; SIGN_PIPELINE_REG_B                  ; UNREGISTERED    ; Untyped                                                                    ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                    ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                    ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                    ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                    ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                    ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                    ;
; WIDTH_A                              ; 9               ; Signed Integer                                                             ;
; WIDTH_B                              ; 9               ; Signed Integer                                                             ;
; WIDTH_C                              ; 22              ; Untyped                                                                    ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                    ;
; WIDTH_RESULT                         ; 18              ; Signed Integer                                                             ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                    ;
; CBXI_PARAMETER                       ; mult_accum_qk72 ; Untyped                                                                    ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                       ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                    ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                    ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                    ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                    ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                    ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                    ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                    ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                    ;
; ADDNSUB_PIPELINE_REG                 ; UNREGISTERED    ; Untyped                                                                    ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                    ;
; COEF0_0                              ; 0               ; Untyped                                                                    ;
; COEF0_1                              ; 0               ; Untyped                                                                    ;
; COEF0_2                              ; 0               ; Untyped                                                                    ;
; COEF0_3                              ; 0               ; Untyped                                                                    ;
; COEF0_4                              ; 0               ; Untyped                                                                    ;
; COEF0_5                              ; 0               ; Untyped                                                                    ;
; COEF0_6                              ; 0               ; Untyped                                                                    ;
; COEF0_7                              ; 0               ; Untyped                                                                    ;
; COEF1_0                              ; 0               ; Untyped                                                                    ;
; COEF1_1                              ; 0               ; Untyped                                                                    ;
; COEF1_2                              ; 0               ; Untyped                                                                    ;
; COEF1_3                              ; 0               ; Untyped                                                                    ;
; COEF1_4                              ; 0               ; Untyped                                                                    ;
; COEF1_5                              ; 0               ; Untyped                                                                    ;
; COEF1_6                              ; 0               ; Untyped                                                                    ;
; COEF1_7                              ; 0               ; Untyped                                                                    ;
; COEF2_0                              ; 0               ; Untyped                                                                    ;
; COEF2_1                              ; 0               ; Untyped                                                                    ;
; COEF2_2                              ; 0               ; Untyped                                                                    ;
; COEF2_3                              ; 0               ; Untyped                                                                    ;
; COEF2_4                              ; 0               ; Untyped                                                                    ;
; COEF2_5                              ; 0               ; Untyped                                                                    ;
; COEF2_6                              ; 0               ; Untyped                                                                    ;
; COEF2_7                              ; 0               ; Untyped                                                                    ;
; COEF3_0                              ; 0               ; Untyped                                                                    ;
; COEF3_1                              ; 0               ; Untyped                                                                    ;
; COEF3_2                              ; 0               ; Untyped                                                                    ;
; COEF3_3                              ; 0               ; Untyped                                                                    ;
; COEF3_4                              ; 0               ; Untyped                                                                    ;
; COEF3_5                              ; 0               ; Untyped                                                                    ;
; COEF3_6                              ; 0               ; Untyped                                                                    ;
; COEF3_7                              ; 0               ; Untyped                                                                    ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                    ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                    ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                    ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                    ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                    ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                    ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                    ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                    ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                    ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                    ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                    ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                    ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                    ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                    ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                    ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                    ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                    ;
; MULTIPLIER_REG                       ; UNREGISTERED    ; Untyped                                                                    ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                    ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                    ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                    ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                    ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                    ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                    ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                    ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                    ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                    ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                    ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                    ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                    ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                    ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                    ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                    ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_REG_A                  ; UNREGISTERED    ; Untyped                                                                    ;
; SIGN_PIPELINE_REG_B                  ; UNREGISTERED    ; Untyped                                                                    ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                    ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                    ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                    ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                    ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                    ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                    ;
; WIDTH_A                              ; 9               ; Signed Integer                                                             ;
; WIDTH_B                              ; 9               ; Signed Integer                                                             ;
; WIDTH_C                              ; 22              ; Untyped                                                                    ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                    ;
; WIDTH_RESULT                         ; 18              ; Signed Integer                                                             ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                    ;
; CBXI_PARAMETER                       ; mult_accum_qk72 ; Untyped                                                                    ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                       ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                    ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                    ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                    ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                    ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                    ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                    ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                    ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                    ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                    ;
; ADDNSUB_PIPELINE_REG                 ; UNREGISTERED    ; Untyped                                                                    ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                    ;
; COEF0_0                              ; 0               ; Untyped                                                                    ;
; COEF0_1                              ; 0               ; Untyped                                                                    ;
; COEF0_2                              ; 0               ; Untyped                                                                    ;
; COEF0_3                              ; 0               ; Untyped                                                                    ;
; COEF0_4                              ; 0               ; Untyped                                                                    ;
; COEF0_5                              ; 0               ; Untyped                                                                    ;
; COEF0_6                              ; 0               ; Untyped                                                                    ;
; COEF0_7                              ; 0               ; Untyped                                                                    ;
; COEF1_0                              ; 0               ; Untyped                                                                    ;
; COEF1_1                              ; 0               ; Untyped                                                                    ;
; COEF1_2                              ; 0               ; Untyped                                                                    ;
; COEF1_3                              ; 0               ; Untyped                                                                    ;
; COEF1_4                              ; 0               ; Untyped                                                                    ;
; COEF1_5                              ; 0               ; Untyped                                                                    ;
; COEF1_6                              ; 0               ; Untyped                                                                    ;
; COEF1_7                              ; 0               ; Untyped                                                                    ;
; COEF2_0                              ; 0               ; Untyped                                                                    ;
; COEF2_1                              ; 0               ; Untyped                                                                    ;
; COEF2_2                              ; 0               ; Untyped                                                                    ;
; COEF2_3                              ; 0               ; Untyped                                                                    ;
; COEF2_4                              ; 0               ; Untyped                                                                    ;
; COEF2_5                              ; 0               ; Untyped                                                                    ;
; COEF2_6                              ; 0               ; Untyped                                                                    ;
; COEF2_7                              ; 0               ; Untyped                                                                    ;
; COEF3_0                              ; 0               ; Untyped                                                                    ;
; COEF3_1                              ; 0               ; Untyped                                                                    ;
; COEF3_2                              ; 0               ; Untyped                                                                    ;
; COEF3_3                              ; 0               ; Untyped                                                                    ;
; COEF3_4                              ; 0               ; Untyped                                                                    ;
; COEF3_5                              ; 0               ; Untyped                                                                    ;
; COEF3_6                              ; 0               ; Untyped                                                                    ;
; COEF3_7                              ; 0               ; Untyped                                                                    ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                    ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                    ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                    ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                    ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                    ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                    ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                    ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                    ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                    ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                    ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                    ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                    ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                    ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                    ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                    ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                    ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                    ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                    ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                    ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                    ;
; MULTIPLIER_REG                       ; UNREGISTERED    ; Untyped                                                                    ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                    ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                    ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                    ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                    ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                    ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                    ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                    ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                    ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                    ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                    ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                    ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                    ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                    ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                    ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                    ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                    ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                    ;
; SIGN_PIPELINE_REG_A                  ; UNREGISTERED    ; Untyped                                                                    ;
; SIGN_PIPELINE_REG_B                  ; UNREGISTERED    ; Untyped                                                                    ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                    ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                    ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                    ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                    ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                    ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                    ;
; WIDTH_A                              ; 9               ; Signed Integer                                                             ;
; WIDTH_B                              ; 9               ; Signed Integer                                                             ;
; WIDTH_C                              ; 22              ; Untyped                                                                    ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                    ;
; WIDTH_RESULT                         ; 18              ; Signed Integer                                                             ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                    ;
; CBXI_PARAMETER                       ; mult_accum_qk72 ; Untyped                                                                    ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: maxpool:u_maxpool ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; reludata_num   ; 28    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: maxpool:u_maxpool|gen_2_2:u_gen_2_2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; reludata_num   ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                         ;
; lpm_width               ; 22          ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                ;
; CBXI_PARAMETER          ; scfifo_e141 ; Untyped                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                       ;
; Entity Instance                           ; gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 9                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                            ;
+----------------------------+-----------------------------------------------------------------------------------+
; Name                       ; Value                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                 ;
; Entity Instance            ; gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 5                                                                                 ;
;     -- TAP_DISTANCE        ; 32                                                                                ;
;     -- WIDTH               ; 9                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; altmult_accum Parameter Settings by Entity Instance                                                                            ;
+---------------------------------------+----------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                  ;
+---------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances            ; 5                                                                                      ;
; Entity Instance                       ; conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                            ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                            ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                 ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                 ;
;     -- WIDTH_A                        ; 9                                                                                      ;
;     -- WIDTH_B                        ; 9                                                                                      ;
;     -- WIDTH_RESULT                   ; 18                                                                                     ;
; Entity Instance                       ; conv:u_conv|MULT_ACCUM:block1[2].MULT_ACCUM_inst|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                            ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                            ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                 ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                 ;
;     -- WIDTH_A                        ; 9                                                                                      ;
;     -- WIDTH_B                        ; 9                                                                                      ;
;     -- WIDTH_RESULT                   ; 18                                                                                     ;
; Entity Instance                       ; conv:u_conv|MULT_ACCUM:block1[3].MULT_ACCUM_inst|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                            ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                            ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                 ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                 ;
;     -- WIDTH_A                        ; 9                                                                                      ;
;     -- WIDTH_B                        ; 9                                                                                      ;
;     -- WIDTH_RESULT                   ; 18                                                                                     ;
; Entity Instance                       ; conv:u_conv|MULT_ACCUM:block1[4].MULT_ACCUM_inst|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                            ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                            ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                 ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                 ;
;     -- WIDTH_A                        ; 9                                                                                      ;
;     -- WIDTH_B                        ; 9                                                                                      ;
;     -- WIDTH_RESULT                   ; 18                                                                                     ;
; Entity Instance                       ; conv:u_conv|MULT_ACCUM:block1[5].MULT_ACCUM_inst|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                            ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                            ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                 ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                 ;
;     -- WIDTH_A                        ; 9                                                                                      ;
;     -- WIDTH_B                        ; 9                                                                                      ;
;     -- WIDTH_RESULT                   ; 18                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------+
; Name                       ; Value                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                 ;
; Entity Instance            ; maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 22                                                                                ;
;     -- LPM_NUMWORDS        ; 32                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo" ;
+-------+--------+----------+-----------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                   ;
+-------+--------+----------+-----------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                    ;
; full  ; Output ; Info     ; Explicitly unconnected                                    ;
; usedw ; Output ; Info     ; Explicitly unconnected                                    ;
+-------+--------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "maxpool:u_maxpool"                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; maxpool_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; maxpool_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows" ;
+----------+--------+----------+------------------------------------------+
; Port     ; Type   ; Severity ; Details                                  ;
+----------+--------+----------+------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                   ;
+----------+--------+----------+------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Jan 02 17:55:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /spyder/fpga/src/relu.v
    Info (12023): Found entity 1: relu
Info (12021): Found 1 design units, including 1 entities, in source file /spyder/fpga/src/maxpool.v
    Info (12023): Found entity 1: maxpool
Info (12021): Found 1 design units, including 1 entities, in source file /spyder/fpga/src/gen_5_5.v
    Info (12023): Found entity 1: gen_5_5
Info (12021): Found 1 design units, including 1 entities, in source file /spyder/fpga/src/gen_2_2.v
    Info (12023): Found entity 1: gen_2_2
Info (12021): Found 1 design units, including 1 entities, in source file /spyder/fpga/src/conv.v
    Info (12023): Found entity 1: conv
Info (12021): Found 1 design units, including 1 entities, in source file /spyder/fpga/src/compare.v
    Info (12023): Found entity 1: compare
Info (12021): Found 1 design units, including 1 entities, in source file /spyder/fpga/src/cnn.v
    Info (12023): Found entity 1: CNN
Info (12021): Found 1 design units, including 1 entities, in source file cnn_windows.v
    Info (12023): Found entity 1: CNN_windows
Info (12021): Found 1 design units, including 1 entities, in source file image_rom.v
    Info (12023): Found entity 1: IMAGE_ROM
Info (12021): Found 1 design units, including 1 entities, in source file mult_accum.v
    Info (12023): Found entity 1: MULT_ACCUM
Info (12021): Found 1 design units, including 1 entities, in source file pool_windows.v
    Info (12023): Found entity 1: Pool_windows
Info (12021): Found 1 design units, including 1 entities, in source file pool_fifo.v
    Info (12023): Found entity 1: Pool_fifo
Info (12127): Elaborating entity "CNN" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at CNN.v(31): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "gen_5_5" for hierarchy "gen_5_5:u_gen_5_5"
Warning (10230): Verilog HDL assignment warning at gen_5_5.v(27): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at gen_5_5.v(54): truncated value with size 32 to match size of target (13)
Critical Warning (10237): Verilog HDL warning at gen_5_5.v(69): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at gen_5_5.v(70): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at gen_5_5.v(71): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at gen_5_5.v(72): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Info (12128): Elaborating entity "IMAGE_ROM" for hierarchy "gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../spyder/matlab/pt_data_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tac1.tdf
    Info (12023): Found entity 1: altsyncram_tac1
Info (12128): Elaborating entity "altsyncram_tac1" for hierarchy "gen_5_5:u_gen_5_5|IMAGE_ROM:u_IMAGE_ROM|altsyncram:altsyncram_component|altsyncram_tac1:auto_generated"
Info (12128): Elaborating entity "CNN_windows" for hierarchy "gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "5"
    Info (12134): Parameter "tap_distance" = "32"
    Info (12134): Parameter "width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4nv.tdf
    Info (12023): Found entity 1: shift_taps_4nv
Info (12128): Elaborating entity "shift_taps_4nv" for hierarchy "gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ca1.tdf
    Info (12023): Found entity 1: altsyncram_0ca1
Info (12128): Elaborating entity "altsyncram_0ca1" for hierarchy "gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated|altsyncram_0ca1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gpf.tdf
    Info (12023): Found entity 1: cntr_gpf
Info (12128): Elaborating entity "cntr_gpf" for hierarchy "gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated|cntr_gpf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12128): Elaborating entity "cmpr_ifc" for hierarchy "gen_5_5:u_gen_5_5|CNN_windows:u_CNN_windows|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4nv:auto_generated|cntr_gpf:cntr1|cmpr_ifc:cmpr4"
Info (12128): Elaborating entity "conv" for hierarchy "conv:u_conv"
Info (10264): Verilog HDL Case Statement information at conv.v(70): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at conv.v(172): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at conv.v(175): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "MULT_ACCUM" for hierarchy "conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst"
Info (12128): Elaborating entity "altmult_accum" for hierarchy "conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component"
Info (12130): Elaborated megafunction instantiation "conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component"
Info (12133): Instantiated megafunction "conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "addnsub_aclr" = "UNUSED"
    Info (12134): Parameter "addnsub_pipeline_reg" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_reg" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a" = "UNUSED"
    Info (12134): Parameter "input_aclr_b" = "UNUSED"
    Info (12134): Parameter "input_reg_a" = "CLOCK0"
    Info (12134): Parameter "input_reg_b" = "CLOCK0"
    Info (12134): Parameter "input_source_a" = "DATAA"
    Info (12134): Parameter "input_source_b" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altmult_accum"
    Info (12134): Parameter "multiplier_reg" = "UNREGISTERED"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_reg" = "CLOCK0"
    Info (12134): Parameter "port_addnsub" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "sign_aclr_a" = "UNUSED"
    Info (12134): Parameter "sign_aclr_b" = "UNUSED"
    Info (12134): Parameter "sign_pipeline_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "sign_pipeline_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "sign_reg_a" = "CLOCK0"
    Info (12134): Parameter "sign_reg_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "width_result" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_accum_qk72.tdf
    Info (12023): Found entity 1: mult_accum_qk72
Info (12128): Elaborating entity "mult_accum_qk72" for hierarchy "conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_8s81.tdf
    Info (12023): Found entity 1: ded_mult_8s81
Info (12128): Elaborating entity "ded_mult_8s81" for hierarchy "conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d3c.tdf
    Info (12023): Found entity 1: dffpipe_d3c
Info (12128): Elaborating entity "dffpipe_d3c" for hierarchy "conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|ded_mult_8s81:ded_mult1|dffpipe_d3c:pre_result"
Info (12021): Found 1 design units, including 1 entities, in source file db/zaccum_o5k.tdf
    Info (12023): Found entity 1: zaccum_o5k
Info (12128): Elaborating entity "zaccum_o5k" for hierarchy "conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2"
Info (12021): Found 1 design units, including 1 entities, in source file db/accum_qfk.tdf
    Info (12023): Found entity 1: accum_qfk
Info (12128): Elaborating entity "accum_qfk" for hierarchy "conv:u_conv|MULT_ACCUM:block1[1].MULT_ACCUM_inst|altmult_accum:altmult_accum_component|mult_accum_qk72:auto_generated|zaccum_o5k:zaccum2|accum_qfk:accum"
Info (12128): Elaborating entity "relu" for hierarchy "relu:u_relu"
Info (12128): Elaborating entity "maxpool" for hierarchy "maxpool:u_maxpool"
Info (12128): Elaborating entity "gen_2_2" for hierarchy "maxpool:u_maxpool|gen_2_2:u_gen_2_2"
Warning (10230): Verilog HDL assignment warning at gen_2_2.v(35): truncated value with size 32 to match size of target (6)
Warning (10240): Verilog HDL Always Construct warning at gen_2_2.v(50): inferring latch(es) for variable "rdreq", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at gen_2_2.v(86): truncated value with size 32 to match size of target (6)
Info (10041): Inferred latch for "rdreq" at gen_2_2.v(50)
Info (12128): Elaborating entity "Pool_fifo" for hierarchy "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "22"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_e141.tdf
    Info (12023): Found entity 1: scfifo_e141
Info (12128): Elaborating entity "scfifo_e141" for hierarchy "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l741.tdf
    Info (12023): Found entity 1: a_dpfifo_l741
Info (12128): Elaborating entity "a_dpfifo_l741" for hierarchy "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_56f.tdf
    Info (12023): Found entity 1: a_fefifo_56f
Info (12128): Elaborating entity "a_fefifo_56f" for hierarchy "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|a_fefifo_56f:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3n7.tdf
    Info (12023): Found entity 1: cntr_3n7
Info (12128): Elaborating entity "cntr_3n7" for hierarchy "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|a_fefifo_56f:fifo_state|cntr_3n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_r511.tdf
    Info (12023): Found entity 1: dpram_r511
Info (12128): Elaborating entity "dpram_r511" for hierarchy "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_72k1.tdf
    Info (12023): Found entity 1: altsyncram_72k1
Info (12128): Elaborating entity "altsyncram_72k1" for hierarchy "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nmb.tdf
    Info (12023): Found entity 1: cntr_nmb
Info (12128): Elaborating entity "cntr_nmb" for hierarchy "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|cntr_nmb:rd_ptr_count"
Info (12128): Elaborating entity "compare" for hierarchy "maxpool:u_maxpool|compare:u_compare"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[0]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[1]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[2]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[3]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[4]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[5]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[6]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[7]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[8]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[9]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[10]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[11]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[12]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[13]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[14]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[15]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[16]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[17]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[18]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[19]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[20]"
        Warning (14320): Synthesized away node "maxpool:u_maxpool|gen_2_2:u_gen_2_2|Pool_fifo:u_Pool_fifo|scfifo:scfifo_component|scfifo_e141:auto_generated|a_dpfifo_l741:dpfifo|dpram_r511:FIFOram|altsyncram_72k1:altsyncram1|q_b[21]"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 47 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 742 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 236 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 424 logic cells
    Info (21064): Implemented 54 RAM segments
    Info (21062): Implemented 5 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4695 megabytes
    Info: Processing ended: Tue Jan 02 17:55:58 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


