<stg><name>fir</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %input_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %acc = mul nsw i32 %input_read, 53

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_r, i32 %acc) nounwind

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0">
<![CDATA[
:6  ret void

]]></Node>
<StgValue><ssdm name="ret_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="9" name="output_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="10" name="input_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="12" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="11" toId="2">
</dataflow>
<dataflow id="13" from="output_r" to="specbitsmap_ln0" fromId="9" toId="2">
</dataflow>
<dataflow id="14" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="11" toId="3">
</dataflow>
<dataflow id="15" from="input_r" to="specbitsmap_ln0" fromId="10" toId="3">
</dataflow>
<dataflow id="17" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="16" toId="4">
</dataflow>
<dataflow id="19" from="fir_str" to="spectopmodule_ln0" fromId="18" toId="4">
</dataflow>
<dataflow id="21" from="_ssdm_op_Read.ap_auto.i32" to="input_read" fromId="20" toId="5">
</dataflow>
<dataflow id="22" from="input_r" to="input_read" fromId="10" toId="5">
</dataflow>
<dataflow id="23" from="input_read" to="acc" fromId="5" toId="6">
</dataflow>
<dataflow id="25" from="StgValue_24" to="acc" fromId="24" toId="6">
</dataflow>
<dataflow id="27" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln35" fromId="26" toId="7">
</dataflow>
<dataflow id="28" from="output_r" to="write_ln35" fromId="9" toId="7">
</dataflow>
<dataflow id="29" from="acc" to="write_ln35" fromId="6" toId="7">
</dataflow>
</dataflows>


</stg>
