\# DAY 4



\## alwaysblock1



\*\*Description:\*\* This section shows the output timing diagram for the Always Block 1 Verilog module.



\*\*Timing diagram:\*\*



!\[alwaysblock1](Alwaysblock1.jpeg)





\## alwaysblock2

\*\*Description:\*\* Timing diagram for always block 2  

!\[alwaysblock2](alwaysblock2.jpeg)





