Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sun Dec 22 02:34:07 2019
| Host              : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file super_wrapper_clock_utilization_routed.rpt
| Design            : super_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Clock Region Cell Placement per Global Clock: Region X0Y0
10. Clock Region Cell Placement per Global Clock: Region X1Y0
11. Clock Region Cell Placement per Global Clock: Region X0Y1
12. Clock Region Cell Placement per Global Clock: Region X1Y1
13. Clock Region Cell Placement per Global Clock: Region X0Y2
14. Clock Region Cell Placement per Global Clock: Region X1Y2

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    0 |        88 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        12 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        24 |   0 |            0 |      0 |
| MMCM       |    0 |         3 |   0 |            0 |      0 |
| PLL        |    0 |         6 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+---------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+----------------------------------------------------------------------------------+----------------------------------------------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint    | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock    | Driver Pin                                                                       | Net                                                      | PR Clock Type |
+-----------+-----------+-----------------+---------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+----------------------------------------------------------------------------------+----------------------------------------------------------+---------------+
| g0        | src0      | BUFG_PS/O       | BUFG_PS_X0Y48 | BUFG_PS_X0Y48 | X0Y2         | X0Y1 |                   |                 6 |       43543 |               0 |        3.333 | clk_pl_2 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 | RM active (6) |
+-----------+-----------+-----------------+---------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+----------------------------------------------------------------------------------+----------------------------------------------------------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** PR Clock Type column represents the clock spine usage in the clock regions (by module requirement)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site     | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                                      | Net                                                                   | PR Clock Source |
+-----------+-----------+-----------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
| src0      | g0        | PS8/PLCLK[2]    | PS8_X0Y0   | PS8_X0Y0 | X0Y0         |           1 |               0 |               3.333 | clk_pl_2     | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2] | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2] | Static          |
+-----------+-----------+-----------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y0              |    1 |    24 |    0 |    28 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
|  *RP1             |    1 |    24 |    0 |    28 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y1              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y1              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
|  *RP1             |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y2              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP1             |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y2              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
|  *RP1             |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: BLACKBOX_WRAPPER


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      1 |      24 |   9470 |   27840 |     62 |    4800 |     36 |      72 |      6 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      1 |      24 |   8460 |   27840 |     60 |    4800 |      0 |     108 |      0 |      72 |      0 |       0 |      0 |       0 |
| X1Y0              |      1 |      24 |   6273 |   19200 |      2 |    4800 |     47 |      72 |      8 |      48 |      0 |       0 |      0 |       0 |
|  *RP1             |      1 |      24 |   5468 |   19200 |      0 |    4800 |      0 |     108 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y1              |      1 |      24 |   9343 |   27840 |     84 |    4800 |     47 |      72 |      6 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      1 |      24 |   8407 |   27840 |     75 |    4800 |      0 |     108 |      0 |      72 |      0 |       0 |      0 |       0 |
| X1Y1              |      1 |      24 |   6205 |   19200 |    139 |    4800 |     48 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
|  *RP1             |      1 |      24 |   5698 |   19200 |    134 |    4800 |      0 |     108 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y2              |      1 |      24 |   5668 |   27840 |     28 |    4800 |     36 |      72 |      4 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      1 |      24 |   5326 |   27840 |      0 |    4800 |      0 |     108 |      0 |      72 |      0 |       0 |      0 |       0 |
| X1Y2              |      1 |      24 |   4401 |   19200 |     11 |    4800 |     34 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
|  *RP1             |      1 |      24 |   4228 |   19200 |      0 |    4800 |      0 |     108 |      0 |      48 |      0 |       0 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: BLACKBOX_WRAPPER


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  1 |  1 |
| Y1 |  1 |  1 |
| Y0 |  1 |  1 |
+----+----+----+


BLACKBOX_WRAPPER - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X1Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X1Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


BLACKBOX_WRAPPER - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                      | PR Clock Source |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------+-----------------+
| g0        | BUFG_PS/O       | X0Y2              | clk_pl_2 |       3.333 | {0.000 1.666} | X0Y1     |       41883 |        0 |              0 |        0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 | Static          |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------+-----------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----------+-------+
|    | X0        | X1    |
+----+-----------+-------+
| Y2 |  (D) 5720 |  4431 |
| Y1 |  (R) 9462 |  6375 |
| Y0 |      9569 |  6326 |
+----+-----------+-------+


9. Clock Region Cell Placement per Global Clock: Region X0Y0
------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                      |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | BUFG_PS_X0Y48 |        9569 |               0 | 9470 |     62 |   30 |   6 |  0 |    0 |   0 |       0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                      |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | BUFG_PS_X0Y48 |        6326 |               0 | 6273 |      2 |   43 |   8 |  0 |    0 |   0 |       0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                      |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | BUFG_PS_X0Y48 |        9462 |               0 | 9343 |     84 |   29 |   6 |  0 |    0 |   0 |       0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                      |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | BUFG_PS_X0Y48 |        6375 |               0 | 6205 |    139 |   31 |   0 |  0 |    0 |   0 |       0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                      |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | BUFG_PS_X0Y48 |        5720 |               0 | 5668 |     28 |   20 |   4 |  0 |    0 |   0 |       0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                      |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | BUFG_PS_X0Y48 |        4431 |               0 | 4401 |     11 |   19 |   0 |  0 |    0 |   0 |       0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


