// Seed: 3741587331
module module_0 (
    input  wand id_0,
    input  tri  id_1,
    input  tri0 id_2,
    input  tri  id_3
    , id_11,
    output tri0 id_4,
    output tri  id_5,
    input  wor  id_6,
    output wand id_7,
    input  tri1 id_8,
    input  wor  id_9
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  wire  id_2
);
  assign id_0 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.type_20 = 0;
  initial begin : LABEL_0
    if (1) id_0 = id_2;
  end
endmodule
