Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  3 19:42:43 2021
| Host         : DESKTOP-LURHGU7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: a/out_reg/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: b/out_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: lv1/randomname/out_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lv1/travelontrapdoor/out_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lv1/traveltotrapdoor/out_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: lv2/clockinuse_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lv2/ledclockglass/out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: microphone/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_menu/fps/out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: peakvsmic/seven_segclock_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: peakvsmic/thirtykhz/out_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: peakvsmic/twentykhz/out_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: venom_fight/venom1/out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: venom_fight/venom2/out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.779        0.000                      0                  805        0.210        0.000                      0                  805        4.500        0.000                       0                   489  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.779        0.000                      0                  805        0.210        0.000                      0                  805        4.500        0.000                       0                   489  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 lv1/death/color_data_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/oled_data_corridor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 2.702ns (44.268%)  route 3.402ns (55.732%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.603     5.124    lv1/death/CLOCK_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  lv1/death/color_data_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.578 r  lv1/death/color_data_reg_0/DOADO[2]
                         net (fo=1, routed)           1.261     8.839    lv1/background/color_data_reg_2_0[2]
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124     8.963 f  lv1/background/oled_data_corridor[2]_i_4/O
                         net (fo=1, routed)           2.140    11.104    lv1/background/oled_data_corridor[2]_i_4_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I2_O)        0.124    11.228 r  lv1/background/oled_data_corridor[2]_i_1/O
                         net (fo=1, routed)           0.000    11.228    lv1/background_n_5
    SLICE_X52Y53         FDRE                                         r  lv1/oled_data_corridor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.442    14.783    lv1/CLOCK_IBUF_BUFG
    SLICE_X52Y53         FDRE                                         r  lv1/oled_data_corridor_reg[2]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.079    15.006    lv1/oled_data_corridor_reg[2]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 lv1/background/color_data_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/oled_data_corridor_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 2.702ns (44.810%)  route 3.328ns (55.190%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.595     5.116    lv1/background/CLOCK_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  lv1/background/color_data_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.570 r  lv1/background/color_data_reg_0/DOADO[1]
                         net (fo=1, routed)           1.342     8.911    lv1/background/color_data_reg[1]
    SLICE_X56Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.035 r  lv1/background/oled_data_corridor[1]_i_2/O
                         net (fo=1, routed)           1.986    11.022    lv1/background/oled_data_corridor[1]_i_2_n_0
    SLICE_X51Y52         LUT5 (Prop_lut5_I0_O)        0.124    11.146 r  lv1/background/oled_data_corridor[1]_i_1/O
                         net (fo=1, routed)           0.000    11.146    lv1/background_n_6
    SLICE_X51Y52         FDRE                                         r  lv1/oled_data_corridor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.443    14.784    lv1/CLOCK_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  lv1/oled_data_corridor_reg[1]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)        0.031    14.959    lv1/oled_data_corridor_reg[1]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 lv1/death/color_data_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/oled_data_corridor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 2.702ns (47.096%)  route 3.035ns (52.904%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.600     5.121    lv1/death/CLOCK_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  lv1/death/color_data_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.575 r  lv1/death/color_data_reg_2/DOADO[0]
                         net (fo=1, routed)           1.274     8.849    lv1/fall/color_data_reg_3_0[1]
    SLICE_X50Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.973 f  lv1/fall/oled_data_corridor[8]_i_2/O
                         net (fo=1, routed)           1.761    10.734    lv1/fall/oled_data_corridor[8]_i_2_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.858 r  lv1/fall/oled_data_corridor[8]_i_1/O
                         net (fo=1, routed)           0.000    10.858    lv1/fall_n_4
    SLICE_X50Y51         FDRE                                         r  lv1/oled_data_corridor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.443    14.784    lv1/CLOCK_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  lv1/oled_data_corridor_reg[8]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.079    15.007    lv1/oled_data_corridor_reg[8]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 lv1/background/color_data_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/oled_data_corridor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 2.702ns (47.573%)  route 2.978ns (52.427%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.605     5.126    lv1/background/CLOCK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  lv1/background/color_data_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.580 r  lv1/background/color_data_reg_2/DOADO[2]
                         net (fo=1, routed)           1.253     8.833    lv1/background/color_data_reg[10]
    SLICE_X50Y27         LUT5 (Prop_lut5_I0_O)        0.124     8.957 f  lv1/background/oled_data_corridor[10]_i_2/O
                         net (fo=1, routed)           1.725    10.681    lv1/background/oled_data_corridor[10]_i_2_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I2_O)        0.124    10.805 r  lv1/background/oled_data_corridor[10]_i_1/O
                         net (fo=1, routed)           0.000    10.805    lv1/background_n_1
    SLICE_X50Y53         FDRE                                         r  lv1/oled_data_corridor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.442    14.783    lv1/CLOCK_IBUF_BUFG
    SLICE_X50Y53         FDRE                                         r  lv1/oled_data_corridor_reg[10]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.079    15.006    lv1/oled_data_corridor_reg[10]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 lv1/fall/color_data_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/oled_data_corridor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.702ns (48.769%)  route 2.838ns (51.230%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.610     5.131    lv1/fall/CLOCK_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  lv1/fall/color_data_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.585 r  lv1/fall/color_data_reg_3/DOADO[0]
                         net (fo=1, routed)           1.521     9.105    lv1/fall/color_data_reg[12]
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.124     9.229 f  lv1/fall/oled_data_corridor[12]_i_2/O
                         net (fo=1, routed)           1.318    10.547    lv1/fall/oled_data_corridor[12]_i_2_n_0
    SLICE_X51Y54         LUT5 (Prop_lut5_I0_O)        0.124    10.671 r  lv1/fall/oled_data_corridor[12]_i_1/O
                         net (fo=1, routed)           0.000    10.671    lv1/fall_n_2
    SLICE_X51Y54         FDRE                                         r  lv1/oled_data_corridor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.442    14.783    lv1/CLOCK_IBUF_BUFG
    SLICE_X51Y54         FDRE                                         r  lv1/oled_data_corridor_reg[12]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)        0.031    14.958    lv1/oled_data_corridor_reg[12]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 lv1/background/color_data_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/oled_data_corridor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 2.702ns (48.829%)  route 2.832ns (51.171%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.605     5.126    lv1/background/CLOCK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  lv1/background/color_data_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.580 r  lv1/background/color_data_reg_2/DOADO[3]
                         net (fo=1, routed)           1.218     8.798    lv1/fall/color_data_reg_3_1[2]
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.922 f  lv1/fall/oled_data_corridor[11]_i_2/O
                         net (fo=1, routed)           1.613    10.535    lv1/fall/oled_data_corridor[11]_i_2_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.659 r  lv1/fall/oled_data_corridor[11]_i_1/O
                         net (fo=1, routed)           0.000    10.659    lv1/fall_n_3
    SLICE_X50Y53         FDRE                                         r  lv1/oled_data_corridor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.442    14.783    lv1/CLOCK_IBUF_BUFG
    SLICE_X50Y53         FDRE                                         r  lv1/oled_data_corridor_reg[11]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.079    15.006    lv1/oled_data_corridor_reg[11]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 lv1/fall/color_data_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/oled_data_corridor_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 2.702ns (50.541%)  route 2.644ns (49.459%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.610     5.131    lv1/fall/CLOCK_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  lv1/fall/color_data_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.585 r  lv1/fall/color_data_reg_3/DOADO[3]
                         net (fo=1, routed)           1.350     8.934    lv1/death/color_data_reg_3_0[2]
    SLICE_X48Y44         LUT5 (Prop_lut5_I1_O)        0.124     9.058 r  lv1/death/oled_data_corridor[15]_i_2/O
                         net (fo=1, routed)           1.294    10.353    lv1/death/oled_data_corridor[15]_i_2_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124    10.477 r  lv1/death/oled_data_corridor[15]_i_1/O
                         net (fo=1, routed)           0.000    10.477    lv1/death_n_0
    SLICE_X50Y52         FDRE                                         r  lv1/oled_data_corridor_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.443    14.784    lv1/CLOCK_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  lv1/oled_data_corridor_reg[15]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)        0.079    15.007    lv1/oled_data_corridor_reg[15]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 lv1/background/color_data_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/oled_data_corridor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 2.702ns (50.825%)  route 2.614ns (49.175%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.595     5.116    lv1/background/CLOCK_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  lv1/background/color_data_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.570 r  lv1/background/color_data_reg_0/DOADO[0]
                         net (fo=1, routed)           1.405     8.975    lv1/background/color_data_reg[0]
    SLICE_X56Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.099 r  lv1/background/oled_data_corridor[0]_i_2/O
                         net (fo=1, routed)           1.209    10.308    lv1/background/oled_data_corridor[0]_i_2_n_0
    SLICE_X54Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.432 r  lv1/background/oled_data_corridor[0]_i_1/O
                         net (fo=1, routed)           0.000    10.432    lv1/background_n_7
    SLICE_X54Y52         FDRE                                         r  lv1/oled_data_corridor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.443    14.784    lv1/CLOCK_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  lv1/oled_data_corridor_reg[0]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.079    15.007    lv1/oled_data_corridor_reg[0]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 lv1/background/color_data_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/oled_data_corridor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 2.702ns (52.272%)  route 2.467ns (47.727%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.595     5.116    lv1/background/CLOCK_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  lv1/background/color_data_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.570 r  lv1/background/color_data_reg_0/DOADO[3]
                         net (fo=1, routed)           1.078     8.648    lv1/death/color_data_reg_3_1[0]
    SLICE_X56Y23         LUT5 (Prop_lut5_I3_O)        0.124     8.772 r  lv1/death/oled_data_corridor[3]_i_2/O
                         net (fo=1, routed)           1.389    10.161    lv1/death/oled_data_corridor[3]_i_2_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.285 r  lv1/death/oled_data_corridor[3]_i_1/O
                         net (fo=1, routed)           0.000    10.285    lv1/death_n_2
    SLICE_X52Y53         FDRE                                         r  lv1/oled_data_corridor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.442    14.783    lv1/CLOCK_IBUF_BUFG
    SLICE_X52Y53         FDRE                                         r  lv1/oled_data_corridor_reg[3]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.079    15.006    lv1/oled_data_corridor_reg[3]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 lv1/background/color_data_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/oled_data_corridor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 2.702ns (54.100%)  route 2.292ns (45.900%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.605     5.126    lv1/background/CLOCK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  lv1/background/color_data_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.580 r  lv1/background/color_data_reg_2/DOADO[1]
                         net (fo=1, routed)           1.211     8.791    lv1/death/color_data_reg_3_1[1]
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.124     8.915 r  lv1/death/oled_data_corridor[9]_i_2/O
                         net (fo=1, routed)           1.081     9.996    lv1/death/oled_data_corridor[9]_i_2_n_0
    SLICE_X51Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.120 r  lv1/death/oled_data_corridor[9]_i_1/O
                         net (fo=1, routed)           0.000    10.120    lv1/death_n_1
    SLICE_X51Y52         FDRE                                         r  lv1/oled_data_corridor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         1.443    14.784    lv1/CLOCK_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  lv1/oled_data_corridor_reg[9]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)        0.032    14.960    lv1/oled_data_corridor_reg[9]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 peakvsmic/seg_no_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peakvsmic/fourth_seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.589     1.472    peakvsmic/CLOCK_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  peakvsmic/seg_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     1.636 f  peakvsmic/seg_no_reg[0]/Q
                         net (fo=13, routed)          0.117     1.754    peakvsmic/seg_no[0]
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.049     1.803 r  peakvsmic/g0_b4/O
                         net (fo=1, routed)           0.000     1.803    peakvsmic/g0_b4_n_0
    SLICE_X7Y35          FDRE                                         r  peakvsmic/fourth_seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.859     1.986    peakvsmic/CLOCK_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  peakvsmic/fourth_seg_reg[4]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.107     1.592    peakvsmic/fourth_seg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 peakvsmic/seg_no_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peakvsmic/fourth_seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.192ns (56.043%)  route 0.151ns (43.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.589     1.472    peakvsmic/CLOCK_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  peakvsmic/seg_no_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  peakvsmic/seg_no_reg[2]/Q
                         net (fo=14, routed)          0.151     1.764    peakvsmic/seg_no[2]
    SLICE_X7Y35          LUT5 (Prop_lut5_I2_O)        0.051     1.815 r  peakvsmic/g0_b6/O
                         net (fo=1, routed)           0.000     1.815    peakvsmic/g0_b6_n_0
    SLICE_X7Y35          FDRE                                         r  peakvsmic/fourth_seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.859     1.986    peakvsmic/CLOCK_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  peakvsmic/fourth_seg_reg[6]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.107     1.594    peakvsmic/fourth_seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 peakvsmic/seg_no_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peakvsmic/fourth_seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.589     1.472    peakvsmic/CLOCK_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  peakvsmic/seg_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  peakvsmic/seg_no_reg[0]/Q
                         net (fo=13, routed)          0.117     1.754    peakvsmic/seg_no[0]
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.045     1.799 r  peakvsmic/g0_b3/O
                         net (fo=1, routed)           0.000     1.799    peakvsmic/g0_b3_n_0
    SLICE_X7Y35          FDRE                                         r  peakvsmic/fourth_seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.859     1.986    peakvsmic/CLOCK_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  peakvsmic/fourth_seg_reg[3]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.092     1.577    peakvsmic/fourth_seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 peakvsmic/seg_no_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peakvsmic/fourth_seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.260%)  route 0.151ns (44.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.589     1.472    peakvsmic/CLOCK_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  peakvsmic/seg_no_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  peakvsmic/seg_no_reg[2]/Q
                         net (fo=14, routed)          0.151     1.764    peakvsmic/seg_no[2]
    SLICE_X7Y35          LUT5 (Prop_lut5_I2_O)        0.045     1.809 r  peakvsmic/g0_b5/O
                         net (fo=1, routed)           0.000     1.809    peakvsmic/g0_b5_n_0
    SLICE_X7Y35          FDRE                                         r  peakvsmic/fourth_seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.859     1.986    peakvsmic/CLOCK_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  peakvsmic/fourth_seg_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.092     1.579    peakvsmic/fourth_seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 lv1/randomname/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/randomname/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.556     1.439    lv1/randomname/CLOCK_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  lv1/randomname/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  lv1/randomname/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.697    lv1/randomname/count_reg[11]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  lv1/randomname/count_reg[8]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.805    lv1/randomname/count_reg[8]_i_1__5_n_4
    SLICE_X35Y32         FDRE                                         r  lv1/randomname/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.823     1.950    lv1/randomname/CLOCK_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  lv1/randomname/count_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.105     1.544    lv1/randomname/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 lv1/randomname/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/randomname/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.559     1.442    lv1/randomname/CLOCK_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  lv1/randomname/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lv1/randomname/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.700    lv1/randomname/count_reg[31]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  lv1/randomname/count_reg[28]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.808    lv1/randomname/count_reg[28]_i_1__4_n_4
    SLICE_X35Y37         FDRE                                         r  lv1/randomname/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.827     1.954    lv1/randomname/CLOCK_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  lv1/randomname/count_reg[31]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    lv1/randomname/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 lv1/randomname/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/randomname/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.558     1.441    lv1/randomname/CLOCK_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  lv1/randomname/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  lv1/randomname/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.699    lv1/randomname/count_reg[23]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  lv1/randomname/count_reg[20]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.807    lv1/randomname/count_reg[20]_i_1__4_n_4
    SLICE_X35Y35         FDRE                                         r  lv1/randomname/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.826     1.953    lv1/randomname/CLOCK_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  lv1/randomname/count_reg[23]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.105     1.546    lv1/randomname/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 lv1/traveltotrapdoor/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/traveltotrapdoor/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.562     1.445    lv1/traveltotrapdoor/CLOCK_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  lv1/traveltotrapdoor/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lv1/traveltotrapdoor/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.703    lv1/traveltotrapdoor/count_reg[31]
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  lv1/traveltotrapdoor/count_reg[28]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.811    lv1/traveltotrapdoor/count_reg[28]_i_1__6_n_4
    SLICE_X55Y60         FDRE                                         r  lv1/traveltotrapdoor/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.832     1.960    lv1/traveltotrapdoor/CLOCK_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  lv1/traveltotrapdoor/count_reg[31]/C
                         clock pessimism             -0.515     1.445    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.105     1.550    lv1/traveltotrapdoor/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 peakvsmic/thirtykhz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            peakvsmic/thirtykhz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.591     1.474    peakvsmic/thirtykhz/CLOCK_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  peakvsmic/thirtykhz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  peakvsmic/thirtykhz/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.732    peakvsmic/thirtykhz/count_reg[31]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  peakvsmic/thirtykhz/count_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.840    peakvsmic/thirtykhz/count_reg[28]_i_1__2_n_4
    SLICE_X1Y60          FDRE                                         r  peakvsmic/thirtykhz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.861     1.989    peakvsmic/thirtykhz/CLOCK_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  peakvsmic/thirtykhz/count_reg[31]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.105     1.579    peakvsmic/thirtykhz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 lv1/traveltotrapdoor/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lv1/traveltotrapdoor/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.564     1.447    lv1/traveltotrapdoor/CLOCK_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  lv1/traveltotrapdoor/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  lv1/traveltotrapdoor/count_reg[11]/Q
                         net (fo=3, routed)           0.118     1.706    lv1/traveltotrapdoor/count_reg[11]
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  lv1/traveltotrapdoor/count_reg[8]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.814    lv1/traveltotrapdoor/count_reg[8]_i_1__7_n_4
    SLICE_X55Y55         FDRE                                         r  lv1/traveltotrapdoor/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=488, routed)         0.834     1.962    lv1/traveltotrapdoor/CLOCK_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  lv1/traveltotrapdoor/count_reg[11]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.105     1.552    lv1/traveltotrapdoor/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   lv1/background/color_data_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   lv1/fall/color_data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   lv2/glassstanding/color_data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   lv1/fall/color_data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   lv2/glassstanding/color_data_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   lv1/death/color_data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   lv2/glasiscracked/color_data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   lv2/glassstanding/color_data_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  lv1/death/color_data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   lv1/fall/color_data_reg_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y85   a/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y85   a/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y85   a/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y85   a/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y86   a/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y86   a/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y86   a/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y86   a/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y87   a/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y87   a/count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y80   a/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y80   a/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y35   peakvsmic/seg_no_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y35   peakvsmic/seg_no_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y36   peakvsmic/seg_no_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y36   peakvsmic/seg_no_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y35   peakvsmic/seg_no_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y80   a/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y80   a/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y81   a/count_reg[4]/C



