v 20201216 2
C 16300 49100 1 0 0 vdd-1.sym
C 16400 47800 1 0 0 gnd-1.sym
N 15300 47200 17700 47200 4
N 15300 47200 15300 49000 4
C 17200 47900 1 0 0 gnd-1.sym
N 14900 49000 15900 49000 4
C 14300 48700 1 0 0 in-1.sym
{
T 14300 49200 5 10 0 0 0 0 1
footprint=anchor
T 14300 49000 5 10 0 0 0 0 1
device=INPUT
T 14300 48800 5 10 1 1 0 7 1
refdes=A
}
C 16900 49400 1 270 0 in-1.sym
{
T 17400 49400 5 10 0 0 270 0 1
footprint=anchor
T 17200 49400 5 10 0 0 270 0 1
device=INPUT
T 16850 49200 5 10 1 1 0 3 1
refdes=C#
}
C 16300 47300 1 0 1 in-1.sym
{
T 16300 47800 5 10 0 0 0 6 1
footprint=anchor
T 16300 47600 5 10 0 0 0 6 1
device=INPUT
T 16300 47400 5 10 1 1 0 1 1
refdes=GND
}
C 17900 49100 1 0 1 in-1.sym
{
T 17900 49600 5 10 0 0 0 6 1
footprint=anchor
T 17900 49400 5 10 0 0 0 6 1
device=INPUT
T 17900 49200 5 10 1 1 0 1 1
refdes=Vdd
}
C 17800 48600 1 0 0 out-1.sym
{
T 17800 49100 5 10 0 0 0 0 1
footprint=anchor
T 17800 48900 5 10 0 0 0 0 1
device=OUTPUT
T 18400 48700 5 10 1 1 0 1 1
refdes=Q
}
C 18700 46900 1 0 0 out-1.sym
{
T 18700 47400 5 10 0 0 0 0 1
footprint=anchor
T 18700 47200 5 10 0 0 0 0 1
device=OUTPUT
T 18800 47050 5 10 1 1 0 0 1
refdes=Co#
}
N 14900 48800 15900 48800 4
N 17600 48500 17600 46800 4
N 17600 46800 17900 46800 4
C 14300 48900 1 0 0 in-1.sym
{
T 14300 49400 5 10 0 0 0 0 1
footprint=anchor
T 14300 49200 5 10 0 0 0 0 1
device=INPUT
T 14300 49000 5 10 1 1 0 7 1
refdes=B
}
C 15500 48400 1 0 0 vdd-1.sym
C 15600 47100 1 0 0 gnd-1.sym
C 14300 48500 1 0 0 in-1.sym
{
T 14300 49000 5 10 0 0 0 0 1
footprint=anchor
T 14300 48800 5 10 0 0 0 0 1
device=INPUT
T 14300 48600 5 10 1 1 0 7 1
refdes=AND
}
C 14300 48000 1 0 0 in-1.sym
{
T 14300 48500 5 10 0 0 0 0 1
footprint=anchor
T 14300 48300 5 10 0 0 0 0 1
device=INPUT
T 14300 48100 5 10 1 1 0 7 1
refdes=OR#
}
N 14900 48600 15900 48600 4
N 14900 48100 15400 48100 4
C 18900 47400 1 0 1 in-1.sym
{
T 18900 47900 5 10 0 0 0 6 1
footprint=anchor
T 18900 47700 5 10 0 0 0 6 1
device=INPUT
T 18800 47550 5 10 1 1 0 6 1
refdes=CS#
}
C 17700 46400 1 0 0 in-1.sym
{
T 17700 46900 5 10 0 0 0 0 1
footprint=anchor
T 17700 46700 5 10 0 0 0 0 1
device=INPUT
T 17800 46350 5 10 1 1 0 0 1
refdes=CR
}
N 15200 47100 17700 47100 4
N 17700 47300 17700 47200 4
C 15900 48100 1 0 0 nand1or3.sym
{
T 16650 48600 5 10 1 1 0 4 1
refdes=X
}
C 15400 47400 1 0 0 nand3.sym
{
T 15800 47900 5 10 1 1 0 4 1
refdes=D
}
N 15200 48800 15200 47100 4
N 15200 47700 15400 47700 4
N 15300 47900 15400 47900 4
N 16200 47900 16200 48400 4
N 16200 48400 16400 48400 4
C 17700 46500 1 0 0 nor1and.sym
{
T 18350 47000 5 10 1 1 0 4 1
refdes=P
}
C 17100 49200 1 0 0 vdd-1.sym
C 16400 47800 1 180 1 in-1.sym
{
T 16400 47300 5 10 0 0 180 6 1
footprint=anchor
T 16400 47500 5 10 0 0 180 6 1
device=INPUT
T 16400 47700 5 10 1 1 180 1 1
refdes=QE
}
C 17000 48200 1 0 0 xor2g.sym
{
T 17200 48800 5 10 1 1 0 0 1
refdes=E
}
C 17000 47400 1 0 0 2n7002.sym
{
T 17225 47700 5 10 1 1 0 1 1
refdes=M
T 17100 48200 5 10 0 1 0 0 1
value=2N7002P
T 17500 48000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 18500 48000 5 10 0 1 0 0 1
device=NMOS
}
N 17400 48200 17400 47900 4
C 17300 47200 1 0 0 gnd-1.sym
