strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8cba44e4d0>",
		fillcolor=turquoise,
		label="21:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8cba4b1390>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_13:AL"];
	"21:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f8cba456810>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8cba456750>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8cba44ee90>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:IF" -> "21:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8cba4a3e10>",
		fillcolor=turquoise,
		label="16:BL
present_state <= 1'b0;
next_state <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8cba4a3610>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f8cba44e290>]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"Leaf_13:AL" -> "13:AL";
	"25:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f8cba4a6ad0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="25:AS
out = ((present_state == 1'b1) && (in == 1'b1))? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in']"];
	"Leaf_13:AL" -> "25:AS";
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
}
