#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Aug 19 18:18:40 2016
# Process ID: 3755
# Current directory: /home/micron/OriginalStreamLoopback128
# Command line: vivado
# Log file: /home/micron/OriginalStreamLoopback128/vivado.log
# Journal file: /home/micron/OriginalStreamLoopback128/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.xpr
INFO: [Project 1-313] Project file moved from '/mnt/monster/jenkins-jobs/build_Ubuntu_package_with_Vivado_2014.2/workspace/pico_build/pico-stage-5.5.0.0/ubuntu_pkg/src/samples/StreamLoopback128/firmware/M510_KU060_StreamLoopback128' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'M510_KU060_StreamLoopback128.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'pcie3_ultrascale_0' is locked:
* IP definition 'UltraScale FPGA Gen3 Integrated Block for PCI Express (4.0)' for IP 'pcie3_ultrascale_0' has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'coregen_fifo_32x128' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'coregen_fifo_32x128' has a newer major version in the IP Catalog.
* IP definition 'FIFO Generator (12.0)' for IP 'coregen_fifo_32x128' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP '/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci' in run pcie3_ultrascale_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP '/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci' in run pcie3_ultrascale_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Fri Aug 19 18:20:25 2016] Launched pcie3_ultrascale_0_synth_1...
Run output will be captured here: /home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/pcie3_ultrascale_0_synth_1/runme.log
[Fri Aug 19 18:20:25 2016] Launched synth_1...
Run output will be captured here: /home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/runme.log
export_ip_user_files -of_objects [get_ips  coregen_fifo_32x128] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:ip:fifo_generator:13.1 [get_ips  coregen_fifo_32x128] -log ip_upgrade.log
Upgrading 'coregen_fifo_32x128'
INFO: [IP_Flow 19-1972] Upgraded coregen_fifo_32x128 from FIFO Generator 12.0 to FIFO Generator 13.1
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'coregen_fifo_32x128'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips  pcie3_ultrascale_0] -no_script -reset -quiet
upgrade_ip -srcset pcie3_ultrascale_0 -vlnv xilinx.com:ip:pcie3_ultrascale:4.2 [get_ips  pcie3_ultrascale_0] -log ip_upgrade.log
Upgrading 'pcie3_ultrascale_0'
INFO: [Project 1-386] Moving file '/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci' from fileset 'pcie3_ultrascale_0' to fileset 'sources_1'.
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'select_quad' from 'GTH_Quad_225' to 'GTH_Quad_224' has been ignored for IP 'pcie3_ultrascale_0'
WARNING: [IP_Flow 19-3501] Upgraded pcie3_ultrascale_0 from UltraScale FPGA Gen3 Integrated Block for PCI Express 4.0 to UltraScale FPGA Gen3 Integrated Block for PCI Express 4.2, with warnings. Please review the message log.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie3_ultrascale_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP pcie3_ultrascale_0' has identified issues that may require user intervention. Please review the upgrade log '/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 6402.398 ; gain = 393.953 ; free physical = 26628 ; free virtual = 35969
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'coregen_fifo_32x128'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie3_ultrascale_0'...
[Fri Aug 19 18:23:24 2016] Launched coregen_fifo_32x128_synth_1, pcie3_ultrascale_0_synth_1...
Run output will be captured here:
coregen_fifo_32x128_synth_1: /home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/coregen_fifo_32x128_synth_1/runme.log
pcie3_ultrascale_0_synth_1: /home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/pcie3_ultrascale_0_synth_1/runme.log
[Fri Aug 19 18:23:24 2016] Launched synth_1...
Run output will be captured here: /home/micron/OriginalStreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6434.984 ; gain = 4.000 ; free physical = 26536 ; free virtual = 35915
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 19 18:26:54 2016...
