// Seed: 2749299293
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input tri id_2,
    output tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    input tri1 id_6
);
  assign id_0 = id_5;
  wire id_8, id_9;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1
);
  assign id_1 = 1'b0;
  wire id_3;
  assign id_1 = 1;
  reg   id_4 = 1;
  uwire id_5;
  module_0(
      id_1, id_0, id_0, id_1, id_0, id_0, id_0
  );
  wire id_6;
  wire id_7;
  reg  id_8;
  assign id_4 = 1 - id_5;
  always @(posedge id_8 or posedge 1'b0) begin
    id_8 <= 1'h0;
    id_4 <= 1;
  end
endmodule
