2019.07.15.13:30:25 Info: Doing: <b>qsys-script --script=system_qsys_script.tcl</b>
2019.07.15.13:30:36 Info: set_module_property NAME system_bd
2019.07.15.13:30:36 Info: set_project_property DEVICE_FAMILY Arria 10
2019.07.15.13:30:36 Info: Info: The device and speed grade changed to the defaults of the device_family Arria 10.
2019.07.15.13:30:36 Info: set_project_property DEVICE 10AS066N3F40E2SG
2019.07.15.13:30:36 Info: add_instance sys_clk clock_source 
2019.07.15.13:30:37 Info: add_interface sys_clk clock sink
2019.07.15.13:30:37 Info: set_interface_property sys_clk EXPORT_OF sys_clk.clk_in
2019.07.15.13:30:37 Info: add_interface sys_rstn reset sink
2019.07.15.13:30:37 Info: set_interface_property sys_rstn EXPORT_OF sys_clk.clk_in_reset
2019.07.15.13:30:37 Info: set_instance_parameter_value sys_clk clockFrequency 100000000.0
2019.07.15.13:30:37 Info: set_instance_parameter_value sys_clk clockFrequencyKnown 1
2019.07.15.13:30:37 Info: set_instance_parameter_value sys_clk resetSynchronousEdges NONE
2019.07.15.13:30:37 Info: add_instance sys_hps altera_arria10_hps 
2019.07.15.13:30:49 Info: set_instance_parameter_value sys_hps MPU_EVENTS_Enable 0
2019.07.15.13:30:50 Info: set_instance_parameter_value sys_hps F2S_Width 0
2019.07.15.13:30:51 Info: set_instance_parameter_value sys_hps S2F_Width 0
2019.07.15.13:30:51 Info: set_instance_parameter_value sys_hps LWH2F_Enable 1
2019.07.15.13:30:52 Info: set_instance_parameter_value sys_hps F2SDRAM_PORT_CONFIG 6
2019.07.15.13:30:53 Info: set_instance_parameter_value sys_hps F2SDRAM0_ENABLED 1
2019.07.15.13:30:55 Info: set_instance_parameter_value sys_hps F2SINTERRUPT_Enable 1
2019.07.15.13:30:56 Info: set_instance_parameter_value sys_hps HPS_IO_Enable SDMMC:D0 SDMMC:CMD SDMMC:CCLK SDMMC:D1 SDMMC:D2 SDMMC:D3 NONE NONE SDMMC:D4 SDMMC:D5 SDMMC:D6 SDMMC:D7 UART1:TX UART1:RX USB0:CLK USB0:STP USB0:DIR USB0:DATA0 USB0:DATA1 USB0:NXT USB0:DATA2 USB0:DATA3 USB0:DATA4 USB0:DATA5 USB0:DATA6 USB0:DATA7 EMAC0:TX_CLK EMAC0:TX_CTL EMAC0:RX_CLK EMAC0:RX_CTL EMAC0:TXD0 EMAC0:TXD1 EMAC0:RXD0 EMAC0:RXD1 EMAC0:TXD2 EMAC0:TXD3 EMAC0:RXD2 EMAC0:RXD3 NONE NONE NONE NONE NONE GPIO NONE NONE NONE NONE MDIO0:MDIO MDIO0:MDC I2C1:SDA I2C1:SCL GPIO NONE GPIO GPIO NONE NONE NONE NONE NONE NONE
2019.07.15.13:30:57 Info: set_instance_parameter_value sys_hps SDMMC_PinMuxing IO
2019.07.15.13:31:00 Info: set_instance_parameter_value sys_hps SDMMC_Mode 8-bit
2019.07.15.13:31:01 Info: set_instance_parameter_value sys_hps USB0_PinMuxing IO
2019.07.15.13:31:03 Info: set_instance_parameter_value sys_hps USB0_Mode default
2019.07.15.13:31:04 Info: set_instance_parameter_value sys_hps EMAC0_PinMuxing IO
2019.07.15.13:31:06 Info: set_instance_parameter_value sys_hps EMAC0_Mode RGMII_with_MDIO
2019.07.15.13:31:08 Info: set_instance_parameter_value sys_hps UART1_PinMuxing IO
2019.07.15.13:31:09 Info: set_instance_parameter_value sys_hps UART1_Mode No_flow_control
2019.07.15.13:31:10 Info: set_instance_parameter_value sys_hps I2C1_PinMuxing IO
2019.07.15.13:31:12 Info: set_instance_parameter_value sys_hps I2C1_Mode default
2019.07.15.13:31:13 Info: set_instance_parameter_value sys_hps F2H_COLD_RST_Enable 1
2019.07.15.13:31:14 Info: set_instance_parameter_value sys_hps H2F_USER0_CLK_Enable 1
2019.07.15.13:31:16 Info: set_instance_parameter_value sys_hps H2F_USER0_CLK_FREQ 175
2019.07.15.13:31:18 Info: set_instance_parameter_value sys_hps CLK_SDMMC_SOURCE 1
2019.07.15.13:31:20 Info: add_interface sys_hps_rstn reset sink
2019.07.15.13:31:20 Info: set_interface_property sys_hps_rstn EXPORT_OF sys_hps.f2h_cold_reset_req
2019.07.15.13:31:20 Info: add_interface sys_hps_out_rstn reset source
2019.07.15.13:31:20 Info: set_interface_property sys_hps_out_rstn EXPORT_OF sys_hps.h2f_reset
2019.07.15.13:31:20 Info: add_connection sys_clk.clk sys_hps.h2f_lw_axi_clock
2019.07.15.13:31:21 Info: add_connection sys_clk.clk_reset sys_hps.h2f_lw_axi_reset
2019.07.15.13:31:21 Info: add_interface sys_hps_io conduit end
2019.07.15.13:31:21 Info: set_interface_property sys_hps_io EXPORT_OF sys_hps.hps_io
2019.07.15.13:31:21 Info: add_instance sys_dma_clk clock_source 
2019.07.15.13:31:21 Info: add_connection sys_clk.clk_reset sys_dma_clk.clk_in_reset
2019.07.15.13:31:21 Info: add_connection sys_hps.h2f_user0_clock sys_dma_clk.clk_in
2019.07.15.13:31:21 Info: add_connection sys_dma_clk.clk sys_hps.f2sdram0_clock
2019.07.15.13:31:21 Info: add_connection sys_dma_clk.clk_reset sys_hps.f2sdram0_reset
2019.07.15.13:31:21 Info: add_instance sys_hps_ddr4_cntrl altera_emif_a10_hps 
2019.07.15.13:31:31 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PROTOCOL_ENUM PROTOCOL_DDR4
2019.07.15.13:31:34 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_MEM_CLK_FREQ_MHZ 1066.667
2019.07.15.13:31:35 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_DEFAULT_REF_CLK_FREQ 0
2019.07.15.13:31:35 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_REF_CLK_FREQ_MHZ 133.333
2019.07.15.13:31:36 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_BANK_GROUP_WIDTH 1
2019.07.15.13:31:37 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_ALERT_N_PLACEMENT_ENUM DDR4_ALERT_N_PLACEMENT_DATA_LANES
2019.07.15.13:31:37 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_ALERT_N_DQS_GROUP 3
2019.07.15.13:31:38 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_READ_DBI 1
2019.07.15.13:31:38 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TCL 20
2019.07.15.13:31:38 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_WTCL 18
2019.07.15.13:31:39 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_RTT_NOM_ENUM DDR4_RTT_NOM_RZQ_6
2019.07.15.13:31:40 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_DEFAULT_IO 0
2019.07.15.13:31:41 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_AC_IO_STD_ENUM IO_STD_SSTL_12
2019.07.15.13:31:42 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_AC_MODE_ENUM OUT_OCT_40_CAL
2019.07.15.13:31:42 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_CK_IO_STD_ENUM IO_STD_SSTL_12
2019.07.15.13:31:43 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_CK_MODE_ENUM OUT_OCT_40_CAL
2019.07.15.13:31:43 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_DATA_IO_STD_ENUM IO_STD_POD_12
2019.07.15.13:31:44 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_DATA_OUT_MODE_ENUM OUT_OCT_34_CAL
2019.07.15.13:31:45 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_DATA_IN_MODE_ENUM IN_OCT_60_CAL
2019.07.15.13:31:46 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM IO_STD_LVDS_NO_OCT
2019.07.15.13:31:48 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_RZQ_IO_STD_ENUM IO_STD_CMOS_12
2019.07.15.13:31:49 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_SPEEDBIN_ENUM DDR4_SPEEDBIN_2666
2019.07.15.13:31:50 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TRCD_NS 14.25
2019.07.15.13:31:50 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TRP_NS 14.25
2019.07.15.13:31:51 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TRRD_S_CYC 7
2019.07.15.13:31:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TRRD_L_CYC 8
2019.07.15.13:31:53 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TFAW_NS 30.0
2019.07.15.13:31:54 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TWTR_S_CYC 4
2019.07.15.13:31:55 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TWTR_L_CYC 10
2019.07.15.13:31:56 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_LRDIMM_VREFDQ_VALUE 1D
2019.07.15.13:31:57 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_SKIP_CA_LEVEL 1
2019.07.15.13:31:57 Info: set_instance_parameter_value sys_hps_ddr4_cntrl SHORT_QSYS_INTERFACE_NAMES 0
2019.07.15.13:31:57 Info: add_interface sys_hps_ddr_rstn reset sink
2019.07.15.13:31:57 Info: set_interface_property sys_hps_ddr_rstn EXPORT_OF sys_hps_ddr4_cntrl.global_reset_reset_sink
2019.07.15.13:31:57 Info: add_connection sys_hps_ddr4_cntrl.hps_emif_conduit_end sys_hps.emif
2019.07.15.13:31:57 Info: add_interface sys_hps_ddr conduit end
2019.07.15.13:31:57 Info: set_interface_property sys_hps_ddr EXPORT_OF sys_hps_ddr4_cntrl.mem_conduit_end
2019.07.15.13:31:57 Info: add_interface sys_hps_ddr_oct conduit end
2019.07.15.13:31:57 Info: set_interface_property sys_hps_ddr_oct EXPORT_OF sys_hps_ddr4_cntrl.oct_conduit_end
2019.07.15.13:31:57 Info: add_interface sys_hps_ddr_ref_clk clock sink
2019.07.15.13:31:57 Info: set_interface_property sys_hps_ddr_ref_clk EXPORT_OF sys_hps_ddr4_cntrl.pll_ref_clk_clock_sink
2019.07.15.13:31:57 Info: add_instance sys_gpio_bd altera_avalon_pio 
2019.07.15.13:31:57 Info: set_instance_parameter_value sys_gpio_bd direction InOut
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_gpio_bd generateIRQ 1
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_gpio_bd width 32
2019.07.15.13:31:58 Info: add_connection sys_clk.clk_reset sys_gpio_bd.reset
2019.07.15.13:31:58 Info: add_connection sys_clk.clk sys_gpio_bd.clk
2019.07.15.13:31:58 Info: add_interface sys_gpio_bd conduit end
2019.07.15.13:31:58 Info: set_interface_property sys_gpio_bd EXPORT_OF sys_gpio_bd.external_connection
2019.07.15.13:31:58 Info: add_instance sys_gpio_in altera_avalon_pio 
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_gpio_in direction Input
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_gpio_in generateIRQ 1
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_gpio_in width 32
2019.07.15.13:31:58 Info: add_connection sys_clk.clk_reset sys_gpio_in.reset
2019.07.15.13:31:58 Info: add_connection sys_clk.clk sys_gpio_in.clk
2019.07.15.13:31:58 Info: add_interface sys_gpio_in conduit end
2019.07.15.13:31:58 Info: set_interface_property sys_gpio_in EXPORT_OF sys_gpio_in.external_connection
2019.07.15.13:31:58 Info: add_instance sys_gpio_out altera_avalon_pio 
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_gpio_out direction Output
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_gpio_out generateIRQ 0
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_gpio_out width 32
2019.07.15.13:31:58 Info: add_connection sys_clk.clk_reset sys_gpio_out.reset
2019.07.15.13:31:58 Info: add_connection sys_clk.clk sys_gpio_out.clk
2019.07.15.13:31:58 Info: add_interface sys_gpio_out conduit end
2019.07.15.13:31:58 Info: set_interface_property sys_gpio_out EXPORT_OF sys_gpio_out.external_connection
2019.07.15.13:31:58 Info: add_instance sys_spi altera_avalon_spi 
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_spi clockPhase 0
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_spi clockPolarity 0
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_spi dataWidth 8
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_spi masterSPI 1
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_spi numberOfSlaves 8
2019.07.15.13:31:58 Info: set_instance_parameter_value sys_spi targetClockRate 128000.0
2019.07.15.13:31:58 Info: add_connection sys_clk.clk_reset sys_spi.reset
2019.07.15.13:31:58 Info: add_connection sys_clk.clk sys_spi.clk
2019.07.15.13:31:58 Info: add_interface sys_spi conduit end
2019.07.15.13:31:58 Info: set_interface_property sys_spi EXPORT_OF sys_spi.external
2019.07.15.13:31:58 Info: add_connection sys_hps.h2f_lw_axi_master sys_gpio_bd.s1
2019.07.15.13:31:58 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/sys_gpio_bd.s1 baseAddress 0x000000d0
2019.07.15.13:31:58 Info: add_connection sys_hps.h2f_lw_axi_master sys_gpio_in.s1
2019.07.15.13:31:58 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/sys_gpio_in.s1 baseAddress 0x00000000
2019.07.15.13:31:58 Info: add_connection sys_hps.h2f_lw_axi_master sys_gpio_out.s1
2019.07.15.13:31:58 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/sys_gpio_out.s1 baseAddress 0x00000020
2019.07.15.13:31:58 Info: add_connection sys_hps.h2f_lw_axi_master sys_spi.spi_control_port
2019.07.15.13:31:58 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/sys_spi.spi_control_port baseAddress 0x00000040
2019.07.15.13:31:58 Info: add_connection sys_hps.f2h_irq0 sys_gpio_in.irq
2019.07.15.13:31:58 Info: set_connection_parameter_value sys_hps.f2h_irq0/sys_gpio_in.irq irqNumber 5
2019.07.15.13:31:58 Info: add_connection sys_hps.f2h_irq0 sys_gpio_bd.irq
2019.07.15.13:31:58 Info: set_connection_parameter_value sys_hps.f2h_irq0/sys_gpio_bd.irq irqNumber 6
2019.07.15.13:31:58 Info: add_connection sys_hps.f2h_irq0 sys_spi.irq
2019.07.15.13:31:58 Info: set_connection_parameter_value sys_hps.f2h_irq0/sys_spi.irq irqNumber 7
2019.07.15.13:31:58 Info: add_instance sys_ddr4_cntrl altera_emif 
2019.07.15.13:32:06 Info: set_instance_parameter_value sys_ddr4_cntrl PROTOCOL_ENUM PROTOCOL_DDR4
2019.07.15.13:32:09 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_MEM_CLK_FREQ_MHZ 1066.667
2019.07.15.13:32:11 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_DEFAULT_REF_CLK_FREQ 0
2019.07.15.13:32:11 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_USER_REF_CLK_FREQ_MHZ 133.333
2019.07.15.13:32:12 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_RATE_ENUM RATE_QUARTER
2019.07.15.13:32:12 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_FORMAT_ENUM MEM_FORMAT_UDIMM
2019.07.15.13:32:12 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_DQ_WIDTH 64
2019.07.15.13:32:14 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_DQ_PER_DQS 8
2019.07.15.13:32:14 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_ROW_ADDR_WIDTH 15
2019.07.15.13:32:14 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_COL_ADDR_WIDTH 10
2019.07.15.13:32:14 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_BANK_ADDR_WIDTH 2
2019.07.15.13:32:14 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_BANK_GROUP_WIDTH 1
2019.07.15.13:32:16 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_DM_EN 1
2019.07.15.13:32:16 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_ALERT_N_PLACEMENT_ENUM DDR4_ALERT_N_PLACEMENT_AC_LANES
2019.07.15.13:32:17 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_ALERT_N_AC_LANE 3
2019.07.15.13:32:18 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_ALERT_N_AC_PIN 0
2019.07.15.13:32:18 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TCL 18
2019.07.15.13:32:18 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_WTCL 14
2019.07.15.13:32:20 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_RTT_NOM_ENUM DDR4_RTT_NOM_RZQ_4
2019.07.15.13:32:20 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_IO_VOLTAGE 1.2
2019.07.15.13:32:20 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_DEFAULT_IO 0
2019.07.15.13:32:22 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_USER_AC_IO_STD_ENUM IO_STD_SSTL_12
2019.07.15.13:32:22 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_USER_AC_MODE_ENUM OUT_OCT_40_CAL
2019.07.15.13:32:23 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_USER_CK_IO_STD_ENUM IO_STD_SSTL_12
2019.07.15.13:32:24 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_USER_CK_MODE_ENUM OUT_OCT_40_CAL
2019.07.15.13:32:25 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_USER_DATA_IO_STD_ENUM IO_STD_POD_12
2019.07.15.13:32:26 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_USER_DATA_OUT_MODE_ENUM OUT_OCT_48_CAL
2019.07.15.13:32:28 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_USER_DATA_IN_MODE_ENUM IN_OCT_60_CAL
2019.07.15.13:32:30 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM IO_STD_LVDS
2019.07.15.13:32:31 Info: set_instance_parameter_value sys_ddr4_cntrl PHY_DDR4_USER_RZQ_IO_STD_ENUM IO_STD_CMOS_12
2019.07.15.13:32:32 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_SPEEDBIN_ENUM DDR4_SPEEDBIN_2400
2019.07.15.13:32:32 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TDQSQ_UI 0.16
2019.07.15.13:32:32 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TDQSCK_PS 165
2019.07.15.13:32:32 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TWLS_PS 108.0
2019.07.15.13:32:32 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TWLH_PS 108.0
2019.07.15.13:32:32 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TINIT_US 500
2019.07.15.13:32:32 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TRAS_NS 32.0
2019.07.15.13:32:32 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TRCD_NS 15.0
2019.07.15.13:32:32 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TRP_NS 15.0
2019.07.15.13:32:32 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TWR_NS 15.0
2019.07.15.13:32:32 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TRRD_S_CYC 7
2019.07.15.13:32:33 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TRRD_L_CYC 8
2019.07.15.13:32:34 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TFAW_NS 30.0
2019.07.15.13:32:36 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TCCD_S_CYC 4
2019.07.15.13:32:36 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TCCD_L_CYC 6
2019.07.15.13:32:36 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TWTR_S_CYC 3
2019.07.15.13:32:36 Info: set_instance_parameter_value sys_ddr4_cntrl MEM_DDR4_TWTR_L_CYC 9
2019.07.15.13:32:36 Info: set_instance_parameter_value sys_ddr4_cntrl CTRL_DDR4_ECC_EN 0
2019.07.15.13:32:36 Info: add_interface sys_ddr_ref_clk clock sink
2019.07.15.13:32:36 Info: set_interface_property sys_ddr_ref_clk EXPORT_OF sys_ddr4_cntrl.pll_ref_clk_clock_sink
2019.07.15.13:32:36 Info: add_interface sys_ddr_oct conduit end
2019.07.15.13:32:36 Info: set_interface_property sys_ddr_oct EXPORT_OF sys_ddr4_cntrl.oct_conduit_end
2019.07.15.13:32:36 Info: add_interface sys_ddr_mem conduit end
2019.07.15.13:32:36 Info: set_interface_property sys_ddr_mem EXPORT_OF sys_ddr4_cntrl.mem_conduit_end
2019.07.15.13:32:36 Info: add_interface sys_ddr_status conduit end
2019.07.15.13:32:36 Info: set_interface_property sys_ddr_status EXPORT_OF sys_ddr4_cntrl.status_conduit_end
2019.07.15.13:32:36 Info: add_instance avl_ad9144_fifo avl_dacfifo 
2019.07.15.13:32:36 Info: set_instance_parameter_value avl_ad9144_fifo DAC_DATA_WIDTH 128
2019.07.15.13:32:36 Info: set_instance_parameter_value avl_ad9144_fifo DMA_DATA_WIDTH 128
2019.07.15.13:32:36 Info: set_instance_parameter_value avl_ad9144_fifo AVL_DATA_WIDTH 512
2019.07.15.13:32:36 Info: set_instance_parameter_value avl_ad9144_fifo AVL_ADDRESS_WIDTH 25
2019.07.15.13:32:36 Info: set_instance_parameter_value avl_ad9144_fifo AVL_BASE_ADDRESS 0
2019.07.15.13:32:36 Info: set_instance_parameter_value avl_ad9144_fifo AVL_ADDRESS_LIMIT 0x8fffffff
2019.07.15.13:32:36 Info: set_instance_parameter_value avl_ad9144_fifo DAC_MEM_ADDRESS_WIDTH 12
2019.07.15.13:32:36 Info: set_instance_parameter_value avl_ad9144_fifo DMA_MEM_ADDRESS_WIDTH 12
2019.07.15.13:32:36 Info: set_instance_parameter_value avl_ad9144_fifo AVL_BURST_LENGTH 64
2019.07.15.13:32:36 Info: add_connection sys_clk.clk_reset sys_ddr4_cntrl.global_reset_reset_sink
2019.07.15.13:32:36 Info: add_connection sys_ddr4_cntrl.emif_usr_reset_reset_source avl_ad9144_fifo.avl_reset
2019.07.15.13:32:36 Info: add_connection sys_ddr4_cntrl.emif_usr_clk_clock_source avl_ad9144_fifo.avl_clock
2019.07.15.13:32:36 Info: add_connection avl_ad9144_fifo.amm_ddr sys_ddr4_cntrl.ctrl_amm_avalon_slave_0
2019.07.15.13:32:36 Info: set_connection_parameter_value avl_ad9144_fifo.amm_ddr/sys_ddr4_cntrl.ctrl_amm_avalon_slave_0 baseAddress 0x0
2019.07.15.13:32:36 Info: add_instance ad9144_jesd204 adi_jesd204 
2019.07.15.13:32:53 Info: set_instance_parameter_value ad9144_jesd204 ID 0
2019.07.15.13:32:53 Info: set_instance_parameter_value ad9144_jesd204 TX_OR_RX_N 1
2019.07.15.13:33:00 Info: set_instance_parameter_value ad9144_jesd204 LANE_RATE 10000
2019.07.15.13:33:00 Info: set_instance_parameter_value ad9144_jesd204 REFCLK_FREQUENCY 333.333333
2019.07.15.13:33:05 Info: set_instance_parameter_value ad9144_jesd204 LANE_MAP 0 3 1 2
2019.07.15.13:33:11 Info: set_instance_parameter_value ad9144_jesd204 SOFT_PCS true
2019.07.15.13:33:11 Info: add_connection sys_clk.clk ad9144_jesd204.sys_clk
2019.07.15.13:33:11 Info: add_connection sys_clk.clk_reset ad9144_jesd204.sys_resetn
2019.07.15.13:33:11 Info: add_interface tx_ref_clk clock sink
2019.07.15.13:33:11 Info: set_interface_property tx_ref_clk EXPORT_OF ad9144_jesd204.ref_clk
2019.07.15.13:33:11 Info: add_interface tx_serial_data conduit end
2019.07.15.13:33:11 Info: set_interface_property tx_serial_data EXPORT_OF ad9144_jesd204.serial_data
2019.07.15.13:33:11 Info: add_interface tx_sysref conduit end
2019.07.15.13:33:11 Info: set_interface_property tx_sysref EXPORT_OF ad9144_jesd204.sysref
2019.07.15.13:33:11 Info: add_interface tx_sync conduit end
2019.07.15.13:33:11 Info: set_interface_property tx_sync EXPORT_OF ad9144_jesd204.sync
2019.07.15.13:33:11 Info: add_instance axi_ad9144_core axi_ad9144 
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_core QUAD_OR_DUAL_N 0
2019.07.15.13:33:11 Info: add_connection ad9144_jesd204.link_clk axi_ad9144_core.if_tx_clk
2019.07.15.13:33:11 Info: add_connection axi_ad9144_core.if_tx_data ad9144_jesd204.link_data
2019.07.15.13:33:11 Info: add_connection sys_clk.clk_reset axi_ad9144_core.s_axi_reset
2019.07.15.13:33:11 Info: add_connection sys_clk.clk axi_ad9144_core.s_axi_clock
2019.07.15.13:33:11 Info: add_instance util_ad9144_upack util_upack 
2019.07.15.13:33:11 Info: set_instance_parameter_value util_ad9144_upack CHANNEL_DATA_WIDTH 64
2019.07.15.13:33:11 Info: set_instance_parameter_value util_ad9144_upack NUM_OF_CHANNELS 2
2019.07.15.13:33:11 Info: add_connection ad9144_jesd204.link_clk util_ad9144_upack.if_dac_clk
2019.07.15.13:33:11 Info: add_connection axi_ad9144_core.dac_ch_0 util_ad9144_upack.dac_ch_0
2019.07.15.13:33:11 Info: add_connection axi_ad9144_core.dac_ch_1 util_ad9144_upack.dac_ch_1
2019.07.15.13:33:11 Info: add_interface tx_fifo_bypass conduit end
2019.07.15.13:33:11 Info: set_interface_property tx_fifo_bypass EXPORT_OF avl_ad9144_fifo.if_bypass
2019.07.15.13:33:11 Info: add_connection ad9144_jesd204.link_clk avl_ad9144_fifo.if_dac_clk
2019.07.15.13:33:11 Info: add_connection ad9144_jesd204.link_reset avl_ad9144_fifo.if_dac_rst
2019.07.15.13:33:11 Info: add_connection util_ad9144_upack.if_dac_valid avl_ad9144_fifo.if_dac_valid
2019.07.15.13:33:11 Info: add_connection avl_ad9144_fifo.if_dac_data util_ad9144_upack.if_dac_data
2019.07.15.13:33:11 Info: add_connection avl_ad9144_fifo.if_dac_dunf axi_ad9144_core.if_dac_dunf
2019.07.15.13:33:11 Info: add_instance axi_ad9144_dma axi_dmac 
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_dma DMA_DATA_WIDTH_SRC 128
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_dma DMA_DATA_WIDTH_DEST 128
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_dma DMA_2D_TRANSFER 0
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_dma DMA_LENGTH_WIDTH 24
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_dma AXI_SLICE_DEST 0
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_dma AXI_SLICE_SRC 0
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_dma SYNC_TRANSFER_START 0
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_dma CYCLIC 0
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_dma DMA_TYPE_DEST 1
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_dma DMA_TYPE_SRC 0
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_dma FIFO_SIZE 16
2019.07.15.13:33:11 Info: set_instance_parameter_value axi_ad9144_dma USE_TLAST_DEST 1
2019.07.15.13:33:11 Info: add_connection sys_dma_clk.clk avl_ad9144_fifo.if_dma_clk
2019.07.15.13:33:11 Info: add_connection sys_dma_clk.clk_reset avl_ad9144_fifo.if_dma_rst
2019.07.15.13:33:11 Info: add_connection sys_dma_clk.clk axi_ad9144_dma.if_m_axis_aclk
2019.07.15.13:33:11 Info: add_connection axi_ad9144_dma.if_m_axis_valid avl_ad9144_fifo.if_dma_valid
2019.07.15.13:33:11 Info: add_connection axi_ad9144_dma.if_m_axis_data avl_ad9144_fifo.if_dma_data
2019.07.15.13:33:11 Info: add_connection axi_ad9144_dma.if_m_axis_last avl_ad9144_fifo.if_dma_xfer_last
2019.07.15.13:33:11 Info: add_connection axi_ad9144_dma.if_m_axis_xfer_req avl_ad9144_fifo.if_dma_xfer_req
2019.07.15.13:33:11 Info: add_connection avl_ad9144_fifo.if_dma_ready axi_ad9144_dma.if_m_axis_ready
2019.07.15.13:33:11 Info: add_connection sys_clk.clk_reset axi_ad9144_dma.s_axi_reset
2019.07.15.13:33:11 Info: add_connection sys_clk.clk axi_ad9144_dma.s_axi_clock
2019.07.15.13:33:11 Info: add_connection sys_dma_clk.clk_reset axi_ad9144_dma.m_src_axi_reset
2019.07.15.13:33:11 Info: add_connection sys_dma_clk.clk axi_ad9144_dma.m_src_axi_clock
2019.07.15.13:33:11 Info: add_instance ad9680_jesd204 adi_jesd204 
2019.07.15.13:33:22 Info: set_instance_parameter_value ad9680_jesd204 ID 1
2019.07.15.13:33:28 Info: set_instance_parameter_value ad9680_jesd204 TX_OR_RX_N 0
2019.07.15.13:33:28 Info: set_instance_parameter_value ad9680_jesd204 LANE_RATE 10000.0
2019.07.15.13:33:28 Info: set_instance_parameter_value ad9680_jesd204 REFCLK_FREQUENCY 333.333333
2019.07.15.13:33:33 Info: set_instance_parameter_value ad9680_jesd204 NUM_OF_LANES 4
2019.07.15.13:33:33 Info: set_instance_parameter_value ad9680_jesd204 SOFT_PCS true
2019.07.15.13:33:33 Info: add_connection sys_clk.clk ad9680_jesd204.sys_clk
2019.07.15.13:33:33 Info: add_connection sys_clk.clk_reset ad9680_jesd204.sys_resetn
2019.07.15.13:33:33 Info: add_interface rx_ref_clk clock sink
2019.07.15.13:33:33 Info: set_interface_property rx_ref_clk EXPORT_OF ad9680_jesd204.ref_clk
2019.07.15.13:33:33 Info: add_interface rx_serial_data conduit end
2019.07.15.13:33:33 Info: set_interface_property rx_serial_data EXPORT_OF ad9680_jesd204.serial_data
2019.07.15.13:33:33 Info: add_interface rx_sysref conduit end
2019.07.15.13:33:33 Info: set_interface_property rx_sysref EXPORT_OF ad9680_jesd204.sysref
2019.07.15.13:33:33 Info: add_interface rx_sync conduit end
2019.07.15.13:33:33 Info: set_interface_property rx_sync EXPORT_OF ad9680_jesd204.sync
2019.07.15.13:33:33 Info: add_instance axi_ad9680_core axi_ad9680 
2019.07.15.13:33:33 Info: add_connection ad9680_jesd204.link_clk axi_ad9680_core.if_rx_clk
2019.07.15.13:33:33 Info: add_connection ad9680_jesd204.link_sof axi_ad9680_core.if_rx_sof
2019.07.15.13:33:33 Info: add_connection ad9680_jesd204.link_data axi_ad9680_core.if_rx_data
2019.07.15.13:33:33 Info: add_connection sys_clk.clk_reset axi_ad9680_core.s_axi_reset
2019.07.15.13:33:33 Info: add_connection sys_clk.clk axi_ad9680_core.s_axi_clock
2019.07.15.13:33:33 Info: add_instance util_ad9680_cpack util_cpack 
2019.07.15.13:33:33 Info: set_instance_parameter_value util_ad9680_cpack CHANNEL_DATA_WIDTH 64
2019.07.15.13:33:33 Info: set_instance_parameter_value util_ad9680_cpack NUM_OF_CHANNELS 2
2019.07.15.13:33:33 Info: add_connection sys_clk.clk_reset util_ad9680_cpack.if_adc_rst
2019.07.15.13:33:33 Info: add_connection ad9680_jesd204.link_clk util_ad9680_cpack.if_adc_clk
2019.07.15.13:33:33 Info: add_connection axi_ad9680_core.adc_ch_0 util_ad9680_cpack.adc_ch_0
2019.07.15.13:33:33 Info: add_connection axi_ad9680_core.adc_ch_1 util_ad9680_cpack.adc_ch_1
2019.07.15.13:33:33 Info: add_instance ad9680_adcfifo util_adcfifo 
2019.07.15.13:33:33 Info: set_instance_parameter_value ad9680_adcfifo ADC_DATA_WIDTH 128
2019.07.15.13:33:33 Info: set_instance_parameter_value ad9680_adcfifo DMA_DATA_WIDTH 128
2019.07.15.13:33:33 Info: set_instance_parameter_value ad9680_adcfifo DMA_ADDRESS_WIDTH 16
2019.07.15.13:33:33 Info: add_connection sys_clk.clk_reset ad9680_adcfifo.if_adc_rst
2019.07.15.13:33:33 Info: add_connection ad9680_jesd204.link_clk ad9680_adcfifo.if_adc_clk
2019.07.15.13:33:33 Info: add_connection util_ad9680_cpack.if_adc_valid ad9680_adcfifo.if_adc_wr
2019.07.15.13:33:33 Info: add_connection util_ad9680_cpack.if_adc_data ad9680_adcfifo.if_adc_wdata
2019.07.15.13:33:33 Info: add_connection sys_dma_clk.clk ad9680_adcfifo.if_dma_clk
2019.07.15.13:33:33 Info: add_connection sys_dma_clk.clk_reset ad9680_adcfifo.if_adc_rst
2019.07.15.13:33:33 Info: add_instance axi_ad9680_dma axi_dmac 
2019.07.15.13:33:33 Info: set_instance_parameter_value axi_ad9680_dma DMA_DATA_WIDTH_SRC 128
2019.07.15.13:33:33 Info: set_instance_parameter_value axi_ad9680_dma DMA_DATA_WIDTH_DEST 128
2019.07.15.13:33:33 Info: set_instance_parameter_value axi_ad9680_dma DMA_LENGTH_WIDTH 24
2019.07.15.13:33:33 Info: set_instance_parameter_value axi_ad9680_dma DMA_2D_TRANSFER 0
2019.07.15.13:33:33 Info: set_instance_parameter_value axi_ad9680_dma SYNC_TRANSFER_START 0
2019.07.15.13:33:33 Info: set_instance_parameter_value axi_ad9680_dma CYCLIC 0
2019.07.15.13:33:33 Info: set_instance_parameter_value axi_ad9680_dma DMA_TYPE_DEST 0
2019.07.15.13:33:33 Info: set_instance_parameter_value axi_ad9680_dma DMA_TYPE_SRC 1
2019.07.15.13:33:33 Info: add_connection sys_dma_clk.clk axi_ad9680_dma.if_s_axis_aclk
2019.07.15.13:33:33 Info: add_connection ad9680_adcfifo.if_dma_wr axi_ad9680_dma.if_s_axis_valid
2019.07.15.13:33:33 Info: add_connection ad9680_adcfifo.if_dma_wdata axi_ad9680_dma.if_s_axis_data
2019.07.15.13:33:33 Info: add_connection ad9680_adcfifo.if_dma_wready axi_ad9680_dma.if_s_axis_ready
2019.07.15.13:33:33 Info: add_connection ad9680_adcfifo.if_dma_xfer_req axi_ad9680_dma.if_s_axis_xfer_req
2019.07.15.13:33:33 Info: add_connection ad9680_adcfifo.if_adc_wovf axi_ad9680_core.if_adc_dovf
2019.07.15.13:33:33 Info: add_connection sys_clk.clk_reset axi_ad9680_dma.s_axi_reset
2019.07.15.13:33:33 Info: add_connection sys_clk.clk axi_ad9680_dma.s_axi_clock
2019.07.15.13:33:33 Info: add_connection sys_dma_clk.clk_reset axi_ad9680_dma.m_dest_axi_reset
2019.07.15.13:33:33 Info: add_connection sys_dma_clk.clk axi_ad9680_dma.m_dest_axi_clock
2019.07.15.13:33:33 Info: add_instance avl_adxcfg_0 avl_adxcfg 
2019.07.15.13:33:33 Info: add_connection sys_clk.clk avl_adxcfg_0.rcfg_clk
2019.07.15.13:33:33 Info: add_connection sys_clk.clk_reset avl_adxcfg_0.rcfg_reset_n
2019.07.15.13:33:33 Info: add_connection avl_adxcfg_0.rcfg_m0 ad9144_jesd204.phy_reconfig_0
2019.07.15.13:33:33 Info: add_connection avl_adxcfg_0.rcfg_m1 ad9680_jesd204.phy_reconfig_0
2019.07.15.13:33:33 Info: add_instance avl_adxcfg_1 avl_adxcfg 
2019.07.15.13:33:33 Info: add_connection sys_clk.clk avl_adxcfg_1.rcfg_clk
2019.07.15.13:33:33 Info: add_connection sys_clk.clk_reset avl_adxcfg_1.rcfg_reset_n
2019.07.15.13:33:33 Info: add_connection avl_adxcfg_1.rcfg_m0 ad9144_jesd204.phy_reconfig_1
2019.07.15.13:33:33 Info: add_connection avl_adxcfg_1.rcfg_m1 ad9680_jesd204.phy_reconfig_1
2019.07.15.13:33:33 Info: add_instance avl_adxcfg_2 avl_adxcfg 
2019.07.15.13:33:33 Info: add_connection sys_clk.clk avl_adxcfg_2.rcfg_clk
2019.07.15.13:33:33 Info: add_connection sys_clk.clk_reset avl_adxcfg_2.rcfg_reset_n
2019.07.15.13:33:34 Info: add_connection avl_adxcfg_2.rcfg_m0 ad9144_jesd204.phy_reconfig_2
2019.07.15.13:33:34 Info: add_connection avl_adxcfg_2.rcfg_m1 ad9680_jesd204.phy_reconfig_2
2019.07.15.13:33:34 Info: add_instance avl_adxcfg_3 avl_adxcfg 
2019.07.15.13:33:34 Info: add_connection sys_clk.clk avl_adxcfg_3.rcfg_clk
2019.07.15.13:33:34 Info: add_connection sys_clk.clk_reset avl_adxcfg_3.rcfg_reset_n
2019.07.15.13:33:34 Info: add_connection avl_adxcfg_3.rcfg_m0 ad9144_jesd204.phy_reconfig_3
2019.07.15.13:33:34 Info: add_connection avl_adxcfg_3.rcfg_m1 ad9680_jesd204.phy_reconfig_3
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master ad9144_jesd204.link_reconfig
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9144_jesd204.link_reconfig baseAddress 0x00020000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master ad9144_jesd204.link_management
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9144_jesd204.link_management baseAddress 0x00024000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master ad9144_jesd204.link_pll_reconfig
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9144_jesd204.link_pll_reconfig baseAddress 0x00025000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master ad9144_jesd204.lane_pll_reconfig
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9144_jesd204.lane_pll_reconfig baseAddress 0x00026000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_0.rcfg_s0
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_0.rcfg_s0 baseAddress 0x00028000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_1.rcfg_s0
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_1.rcfg_s0 baseAddress 0x00029000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_2.rcfg_s0
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_2.rcfg_s0 baseAddress 0x0002a000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_3.rcfg_s0
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_3.rcfg_s0 baseAddress 0x0002b000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master axi_ad9144_dma.s_axi
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/axi_ad9144_dma.s_axi baseAddress 0x0002c000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master axi_ad9144_core.s_axi
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/axi_ad9144_core.s_axi baseAddress 0x00030000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master ad9680_jesd204.link_reconfig
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9680_jesd204.link_reconfig baseAddress 0x00040000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master ad9680_jesd204.link_management
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9680_jesd204.link_management baseAddress 0x00044000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master ad9680_jesd204.link_pll_reconfig
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9680_jesd204.link_pll_reconfig baseAddress 0x00045000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_0.rcfg_s1
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_0.rcfg_s1 baseAddress 0x00048000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_1.rcfg_s1
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_1.rcfg_s1 baseAddress 0x00049000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_2.rcfg_s1
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_2.rcfg_s1 baseAddress 0x0004a000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_3.rcfg_s1
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_3.rcfg_s1 baseAddress 0x0004b000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master axi_ad9680_dma.s_axi
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/axi_ad9680_dma.s_axi baseAddress 0x0004c000
2019.07.15.13:33:34 Info: add_connection sys_hps.h2f_lw_axi_master axi_ad9680_core.s_axi
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/axi_ad9680_core.s_axi baseAddress 0x00050000
2019.07.15.13:33:34 Info: add_connection axi_ad9144_dma.m_src_axi sys_hps.f2sdram0_data
2019.07.15.13:33:34 Info: set_connection_parameter_value axi_ad9144_dma.m_src_axi/sys_hps.f2sdram0_data baseAddress 0x0
2019.07.15.13:33:34 Info: add_connection axi_ad9680_dma.m_dest_axi sys_hps.f2sdram0_data
2019.07.15.13:33:34 Info: set_connection_parameter_value axi_ad9680_dma.m_dest_axi/sys_hps.f2sdram0_data baseAddress 0x0
2019.07.15.13:33:34 Info: add_connection sys_hps.f2h_irq0 ad9680_jesd204.interrupt
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.f2h_irq0/ad9680_jesd204.interrupt irqNumber 8
2019.07.15.13:33:34 Info: add_connection sys_hps.f2h_irq0 ad9144_jesd204.interrupt
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.f2h_irq0/ad9144_jesd204.interrupt irqNumber 9
2019.07.15.13:33:34 Info: add_connection sys_hps.f2h_irq0 axi_ad9680_dma.interrupt_sender
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.f2h_irq0/axi_ad9680_dma.interrupt_sender irqNumber 10
2019.07.15.13:33:34 Info: add_connection sys_hps.f2h_irq0 axi_ad9144_dma.interrupt_sender
2019.07.15.13:33:34 Info: set_connection_parameter_value sys_hps.f2h_irq0/axi_ad9144_dma.interrupt_sender irqNumber 11
2019.07.15.13:33:34 Info: set_interconnect_requirement $system qsys_mm.clockCrossingAdapter AUTO
2019.07.15.13:33:34 Info: set_interconnect_requirement $system qsys_mm.burstAdapterImplementation PER_BURST_TYPE_CONVERTER
2019.07.15.13:33:34 Info: set_interconnect_requirement $system qsys_mm.maxAdditionalLatency 4
2019.07.15.13:33:34 Info: save_system system_bd.qsys
2019.07.15.13:34:19 Info: Saving generation log to C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/system_bd_generation.rpt
2019.07.15.13:34:19 Info: Starting: <b>Create HDL design files for synthesis</b>
2019.07.15.13:34:19 Info: qsys-generate C:\Git\AnalogDevice\projects\daq2\a10soc\system_bd.qsys --synthesis=VERILOG --output-directory=C:\Git\AnalogDevice\projects\daq2\a10soc\system_bd --family="Arria 10" --part=10AS066N3F40E2SG
2019.07.15.13:34:19 Info: Loading a10soc/system_bd.qsys
2019.07.15.13:34:19 Info: Reading input file
2019.07.15.13:34:19 Info: Adding ad9144_jesd204 [adi_jesd204 1.0]
2019.07.15.13:34:19 Info: Parameterizing module ad9144_jesd204
2019.07.15.13:34:19 Info: Adding ad9680_adcfifo [util_adcfifo 1.0]
2019.07.15.13:34:19 Info: Parameterizing module ad9680_adcfifo
2019.07.15.13:34:19 Info: Adding ad9680_jesd204 [adi_jesd204 1.0]
2019.07.15.13:34:19 Info: Parameterizing module ad9680_jesd204
2019.07.15.13:34:19 Info: Adding avl_ad9144_fifo [avl_dacfifo 1.0]
2019.07.15.13:34:19 Info: Parameterizing module avl_ad9144_fifo
2019.07.15.13:34:19 Info: Adding avl_adxcfg_0 [avl_adxcfg 1.0]
2019.07.15.13:34:19 Info: Parameterizing module avl_adxcfg_0
2019.07.15.13:34:19 Info: Adding avl_adxcfg_1 [avl_adxcfg 1.0]
2019.07.15.13:34:19 Info: Parameterizing module avl_adxcfg_1
2019.07.15.13:34:19 Info: Adding avl_adxcfg_2 [avl_adxcfg 1.0]
2019.07.15.13:34:19 Info: Parameterizing module avl_adxcfg_2
2019.07.15.13:34:19 Info: Adding avl_adxcfg_3 [avl_adxcfg 1.0]
2019.07.15.13:34:19 Info: Parameterizing module avl_adxcfg_3
2019.07.15.13:34:19 Info: Adding axi_ad9144_core [axi_ad9144 1.0]
2019.07.15.13:34:19 Info: Parameterizing module axi_ad9144_core
2019.07.15.13:34:19 Info: Adding axi_ad9144_dma [axi_dmac 1.0]
2019.07.15.13:34:19 Info: Parameterizing module axi_ad9144_dma
2019.07.15.13:34:19 Info: Adding axi_ad9680_core [axi_ad9680 1.0]
2019.07.15.13:34:19 Info: Parameterizing module axi_ad9680_core
2019.07.15.13:34:19 Info: Adding axi_ad9680_dma [axi_dmac 1.0]
2019.07.15.13:34:19 Info: Parameterizing module axi_ad9680_dma
2019.07.15.13:34:19 Info: Adding sys_clk [clock_source 18.1]
2019.07.15.13:34:19 Info: Parameterizing module sys_clk
2019.07.15.13:34:19 Info: Adding sys_ddr4_cntrl [altera_emif 18.1]
2019.07.15.13:34:19 Info: Parameterizing module sys_ddr4_cntrl
2019.07.15.13:34:19 Info: Adding sys_dma_clk [clock_source 18.1]
2019.07.15.13:34:19 Info: Parameterizing module sys_dma_clk
2019.07.15.13:34:19 Info: Adding sys_gpio_bd [altera_avalon_pio 18.1]
2019.07.15.13:34:19 Info: Parameterizing module sys_gpio_bd
2019.07.15.13:34:19 Info: Adding sys_gpio_in [altera_avalon_pio 18.1]
2019.07.15.13:34:19 Info: Parameterizing module sys_gpio_in
2019.07.15.13:34:19 Info: Adding sys_gpio_out [altera_avalon_pio 18.1]
2019.07.15.13:34:19 Info: Parameterizing module sys_gpio_out
2019.07.15.13:34:19 Info: Adding sys_hps [altera_arria10_hps 18.1]
2019.07.15.13:34:19 Info: Parameterizing module sys_hps
2019.07.15.13:34:19 Info: Adding sys_hps_ddr4_cntrl [altera_emif_a10_hps 18.1]
2019.07.15.13:34:19 Info: Parameterizing module sys_hps_ddr4_cntrl
2019.07.15.13:34:19 Info: Adding sys_spi [altera_avalon_spi 18.1]
2019.07.15.13:34:19 Info: Parameterizing module sys_spi
2019.07.15.13:34:19 Info: Adding util_ad9144_upack [util_upack 1.0]
2019.07.15.13:34:19 Info: Parameterizing module util_ad9144_upack
2019.07.15.13:34:19 Info: Adding util_ad9680_cpack [util_cpack 1.0]
2019.07.15.13:34:19 Info: Parameterizing module util_ad9680_cpack
2019.07.15.13:34:19 Info: Building connections
2019.07.15.13:34:19 Info: Parameterizing connections
2019.07.15.13:34:19 Info: Validating
2019.07.15.13:34:38 Info: Done reading input file
2019.07.15.13:34:57 Warning: system_bd.axi_ad9144_core.if_tx_data: Interface must have an associated reset
2019.07.15.13:34:57 Warning: system_bd.axi_ad9680_core.if_rx_data: Interface must have an associated reset
2019.07.15.13:34:57 Info: system_bd.sys_ddr4_cntrl.arch: Periodic OCT re-calibration is disabled because the interface uses calibrated IO standards for either Address, Command or Clock signals.
2019.07.15.13:34:57 Info: system_bd.sys_ddr4_cntrl.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
2019.07.15.13:34:57 Info: system_bd.sys_ddr4_cntrl.arch: Placement of address/command pins must follow "DDR4 Scheme 3: Component/SODIMM/UDIMM/RDIMM".
2019.07.15.13:34:57 Info: system_bd.sys_ddr4_cntrl.arch: Interface estimated to require 3 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
2019.07.15.13:34:57 Info: system_bd.sys_ddr4_cntrl.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.6600000000001
2019.07.15.13:34:57 Info: system_bd.sys_ddr4_cntrl.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
2019.07.15.13:34:57 Info: system_bd.sys_gpio_bd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2019.07.15.13:34:57 Info: system_bd.sys_gpio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2019.07.15.13:34:57 Warning: system_bd.sys_hps: Cannot meet requested frequency of 175 MHz for User 0 clk (C7). We can acheive 166.66666666666666 MHz (PLL counter set to 11.0 )
2019.07.15.13:34:57 Info: system_bd.sys_hps_ddr4_cntrl: Debug features for HPS are currently not supported.
2019.07.15.13:34:57 Info: system_bd.sys_hps_ddr4_cntrl.arch: Placement of address/command pins must follow "DDR4 Scheme 4: Component/UDIMM/RDIMM".
2019.07.15.13:34:57 Info: system_bd.sys_hps_ddr4_cntrl.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
2019.07.15.13:34:57 Info: system_bd.sys_hps_ddr4_cntrl.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1333.3299999999999, 1066.6600000000001, 800.0
2019.07.15.13:34:57 Info: system_bd.sys_hps_ddr4_cntrl.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
2019.07.15.13:34:57 Info: system_bd.ad9680_jesd204.link_data/axi_ad9680_core.if_rx_data: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
2019.07.15.13:34:57 Warning: system_bd.axi_ad9144_core.dac_ch_0/util_ad9144_upack.dac_ch_0: <b>dac_ch_0</b> has a <b>data_valid</b> signal, but <b>dac_ch_0</b> does not.
2019.07.15.13:34:57 Warning: system_bd.axi_ad9144_core.dac_ch_1/util_ad9144_upack.dac_ch_1: <b>dac_ch_1</b> has a <b>data_valid</b> signal, but <b>dac_ch_1</b> does not.
2019.07.15.13:34:57 Warning: system_bd.ad9680_adcfifo: <b>ad9680_adcfifo.if_dma_xfer_status</b> must be exported, or connected to a matching conduit.
2019.07.15.13:34:57 Warning: system_bd.avl_ad9144_fifo: <b>avl_ad9144_fifo.if_dac_xfer_out</b> must be exported, or connected to a matching conduit.
2019.07.15.13:34:57 Warning: system_bd.util_ad9144_upack: <b>util_ad9144_upack.if_dac_sync</b> must be exported, or connected to a matching conduit.
2019.07.15.13:34:57 Warning: system_bd.util_ad9680_cpack: <b>util_ad9680_cpack.if_adc_sync</b> must be exported, or connected to a matching conduit.
2019.07.15.13:34:57 Warning: system_bd.axi_ad9144_core.if_tx_data: <b>axi_ad9144_core.if_tx_data</b> does not have an associated reset
2019.07.15.13:34:57 Warning: system_bd.axi_ad9680_core.if_rx_data: <b>axi_ad9680_core.if_rx_data</b> does not have an associated reset
2019.07.15.13:35:02 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: Targeting device family: Arria 10.
2019.07.15.13:35:02 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
2019.07.15.13:35:02 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
2019.07.15.13:35:02 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
2019.07.15.13:35:02 Info: avl_ad9144_fifo.alt_mem_asym_wr.alt_mem: Targeting device family: Arria 10.
2019.07.15.13:35:02 Info: avl_ad9144_fifo.alt_mem_asym_wr.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
2019.07.15.13:35:02 Info: avl_ad9144_fifo.alt_mem_asym_wr.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
2019.07.15.13:35:02 Info: avl_ad9144_fifo.alt_mem_asym_wr.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
2019.07.15.13:35:02 Info: avl_ad9144_fifo.alt_mem_asym_rd.alt_mem: Targeting device family: Arria 10.
2019.07.15.13:35:02 Info: avl_ad9144_fifo.alt_mem_asym_rd.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
2019.07.15.13:35:02 Info: avl_ad9144_fifo.alt_mem_asym_rd.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
2019.07.15.13:35:02 Info: avl_ad9144_fifo.alt_mem_asym_rd.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
2019.07.15.13:35:02 Info: avl_ad9144_fifo.alt_mem_asym_bypass.alt_mem: Targeting device family: Arria 10.
2019.07.15.13:35:02 Info: avl_ad9144_fifo.alt_mem_asym_bypass.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
2019.07.15.13:35:02 Info: avl_ad9144_fifo.alt_mem_asym_bypass.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
2019.07.15.13:35:02 Info: avl_ad9144_fifo.alt_mem_asym_bypass.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
2019.07.15.13:35:02 Info: system_bd: "Transforming system: system_bd"
2019.07.15.13:35:02 Info: system_bd: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: system_bd: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: ad9144_jesd204: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: ad9144_jesd204: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: ad9680_jesd204: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: ad9680_jesd204: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: avl_adxcfg_0: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: avl_adxcfg_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: avl_adxcfg_1: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: avl_adxcfg_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: avl_adxcfg_2: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: avl_adxcfg_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: avl_adxcfg_3: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: avl_adxcfg_3: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: axi_ad9144_core: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: axi_ad9144_core: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: axi_ad9144_dma: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: axi_ad9144_dma: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: axi_ad9680_core: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: axi_ad9680_core: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: axi_ad9680_dma: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: axi_ad9680_dma: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: sys_ddr4_cntrl: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: sys_ddr4_cntrl: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: sys_gpio_bd: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: sys_gpio_bd: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: sys_gpio_in: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: sys_gpio_in: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: sys_gpio_out: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:02 Info: sys_gpio_out: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:02 Info: sys_hps: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Warning: sys_hps: Cannot meet requested frequency of 175 MHz for User 0 clk (C7). We can acheive 166.66666666666666 MHz (PLL counter set to 11.0 )
2019.07.15.13:35:03 Info: sys_hps: Running transform <b>generation_view_transform</b> took 0.891s
2019.07.15.13:35:03 Info: sys_hps_ddr4_cntrl: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: sys_hps_ddr4_cntrl: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: sys_spi: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: sys_spi: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: util_ad9144_upack: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: util_ad9144_upack: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: util_ad9680_cpack: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: util_ad9680_cpack: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: ref_clock: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: ref_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: link_pll: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: link_pll: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: link_clock: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: link_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: link_reset: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: link_reset: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: axi_xcvr: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: axi_xcvr: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: phy_reset_control: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: phy_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: phy: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: lane_pll: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: lane_pll: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: axi_jesd204_tx: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: axi_jesd204_tx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: jesd204_tx: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: jesd204_tx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: ref_clock: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: ref_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: link_pll: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: link_pll: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: link_clock: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: link_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: link_reset: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: link_reset: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: axi_xcvr: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: axi_xcvr: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: phy_reset_control: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: phy_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: phy: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: axi_jesd204_rx: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: axi_jesd204_rx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: jesd204_rx: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: jesd204_rx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: arch: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: arch: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: cal_slave_component: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: cal_slave_component: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: fpga_interfaces: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: fpga_interfaces: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: hps_io: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: hps_io: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: arch: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: arch: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: native_phy: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: native_phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: phy_glue: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: phy_glue: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: soft_pcs_0: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: soft_pcs_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: soft_pcs_1: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: soft_pcs_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: soft_pcs_2: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: soft_pcs_2: Running transform <b>generation_view_transform</b> took 0.001s
2019.07.15.13:35:03 Info: soft_pcs_3: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: soft_pcs_3: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: alt_mem_asym: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: alt_mem_asym: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: native_phy: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: native_phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: phy_glue: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: phy_glue: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: soft_pcs_0: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: soft_pcs_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: soft_pcs_1: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: soft_pcs_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: soft_pcs_2: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: soft_pcs_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: soft_pcs_3: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: soft_pcs_3: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: alt_mem_asym_wr: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: alt_mem_asym_wr: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: alt_mem_asym_rd: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: alt_mem_asym_rd: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: alt_mem_asym_bypass: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: alt_mem_asym_bypass: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: clk_bridge: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: clk_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: rst_bridge: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: rst_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: ioaux_master_bridge: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: ioaux_master_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: ioaux_soft_ram: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: ioaux_soft_ram: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: border: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: border: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: alt_mem: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: alt_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: alt_mem: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: alt_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: alt_mem: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: alt_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: alt_mem: Running transform <b>generation_view_transform</b>
2019.07.15.13:35:03 Info: alt_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.13:35:03 Info: system_bd: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:12 Warning: sys_hps.f2h_irq0: Cannot connect clock for <b>irq_mapper.sender</b>
2019.07.15.13:35:12 Warning: sys_hps.f2h_irq0: Cannot connect reset for <b>irq_mapper.sender</b>
2019.07.15.13:35:12 Warning: sys_hps.f2h_irq1: Cannot connect clock for <b>irq_mapper_001.sender</b>
2019.07.15.13:35:12 Warning: sys_hps.f2h_irq1: Cannot connect reset for <b>irq_mapper_001.sender</b>
2019.07.15.13:35:12 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
2019.07.15.13:35:12 Info: system_bd: Running transform <b>merlin_avalon_transform</b> took 9.041s
2019.07.15.13:35:12 Info: ad9144_jesd204: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:12 Info: ad9144_jesd204: Running transform <b>merlin_avalon_transform</b> took 0.019s
2019.07.15.13:35:12 Info: ad9680_jesd204: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:12 Info: ad9680_jesd204: Running transform <b>merlin_avalon_transform</b> took 0.021s
2019.07.15.13:35:12 Info: sys_ddr4_cntrl: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:12 Info: sys_ddr4_cntrl: Running transform <b>merlin_avalon_transform</b> took 0.289s
2019.07.15.13:35:12 Info: sys_hps: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:12 Info: sys_hps: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.13:35:12 Info: sys_hps_ddr4_cntrl: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:12 Info: sys_hps_ddr4_cntrl: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.13:35:12 Info: mm_interconnect_1: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:17 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:17 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:18 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:18 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:18 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:19 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:19 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:19 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:20 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:20 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:20 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:21 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:21 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:21 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
2019.07.15.13:35:21 Info: mm_interconnect_1: Running transform <b>merlin_avalon_transform</b> took 8.824s
2019.07.15.13:35:21 Info: mm_interconnect_2: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:21 Info: mm_interconnect_2: Running transform <b>merlin_avalon_transform</b> took 0.010s
2019.07.15.13:35:21 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:21 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.13:35:21 Info: phy: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:21 Info: phy: Running transform <b>merlin_avalon_transform</b> took 0.013s
2019.07.15.13:35:21 Info: phy: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:21 Info: phy: Running transform <b>merlin_avalon_transform</b> took 0.012s
2019.07.15.13:35:21 Info: cal_slave_component: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.13:35:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.13:35:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.13:35:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
2019.07.15.13:35:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.13:35:22 Info: cal_slave_component: Running transform <b>merlin_avalon_transform</b> took 0.630s
2019.07.15.13:35:22 Info: hps_io: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: hps_io: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.13:35:22 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.13:35:22 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.13:35:22 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.13:35:22 Info: avalon_st_adapter_003: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_003: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.13:35:22 Info: avalon_st_adapter_004: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_004: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.13:35:22 Info: avalon_st_adapter_005: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_005: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.13:35:22 Info: avalon_st_adapter_006: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_006: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.13:35:22 Info: avalon_st_adapter_007: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_007: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.13:35:22 Info: avalon_st_adapter_008: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_008: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.13:35:22 Info: avalon_st_adapter_009: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_009: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.13:35:22 Info: avalon_st_adapter_010: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_010: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.13:35:22 Info: avalon_st_adapter_011: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_011: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.13:35:22 Info: avalon_st_adapter_012: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_012: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.13:35:22 Info: avalon_st_adapter_013: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_013: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.13:35:22 Info: avalon_st_adapter_014: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: avalon_st_adapter_014: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.13:35:22 Info: alt_mem_asym: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: alt_mem_asym: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.13:35:22 Info: alt_mem_asym_wr: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: alt_mem_asym_wr: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.13:35:22 Info: alt_mem_asym_rd: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: alt_mem_asym_rd: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.13:35:22 Info: alt_mem_asym_bypass: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: alt_mem_asym_bypass: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.13:35:22 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b>
2019.07.15.13:35:22 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b> took 0.287s
2019.07.15.13:35:22 Info: system_bd: "Naming system components in system: system_bd"
2019.07.15.13:35:22 Info: system_bd: "Processing generation queue"
2019.07.15.13:35:22 Info: system_bd: "Generating: system_bd"
2019.07.15.13:35:22 Warning: system_bd: "No matching role found for util_ad9144_upack:dac_ch_0:dac_valid_out_0 (data_valid)"
2019.07.15.13:35:22 Warning: system_bd: "No matching role found for util_ad9144_upack:dac_ch_1:dac_valid_out_1 (data_valid)"
2019.07.15.13:35:23 Info: system_bd: "Generating: system_bd_adi_jesd204_10_z5wjnwa"
2019.07.15.13:35:23 Info: system_bd: "Generating: util_adcfifo"
2019.07.15.13:35:23 Info: alt_mem_asym: "Generating: alt_mem_asym"
2019.07.15.13:35:23 Info: system_bd: "Generating: system_bd_adi_jesd204_10_ihqiogy"
2019.07.15.13:35:23 Info: system_bd: "Generating: avl_dacfifo"
2019.07.15.13:35:23 Info: alt_mem_asym_wr: "Generating: alt_mem_asym_wr"
2019.07.15.13:35:23 Info: alt_mem_asym_rd: "Generating: alt_mem_asym_rd"
2019.07.15.13:35:23 Info: alt_mem_asym_bypass: "Generating: alt_mem_asym_bypass"
2019.07.15.13:35:23 Info: system_bd: "Generating: avl_adxcfg"
2019.07.15.13:35:23 Info: system_bd: "Generating: axi_ad9144"
2019.07.15.13:35:23 Info: system_bd: "Generating: axi_dmac"
2019.07.15.13:35:23 Info: system_bd: "Generating: axi_ad9680"
2019.07.15.13:35:23 Info: system_bd: "Generating: system_bd_altera_emif_181_i6g4tza"
2019.07.15.13:35:24 Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_sesqgfy"
2019.07.15.13:35:24 Info: sys_gpio_bd: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'
2019.07.15.13:35:24 Info: sys_gpio_bd:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_sesqgfy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0008_sys_gpio_bd_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0008_sys_gpio_bd_gen//system_bd_altera_avalon_pio_181_sesqgfy_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.13:35:24 Info: sys_gpio_bd: Done RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'
2019.07.15.13:35:24 Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_wvvmw7a"
2019.07.15.13:35:24 Info: sys_gpio_in: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'
2019.07.15.13:35:24 Info: sys_gpio_in:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_wvvmw7a --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0009_sys_gpio_in_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0009_sys_gpio_in_gen//system_bd_altera_avalon_pio_181_wvvmw7a_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.13:35:24 Info: sys_gpio_in: Done RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'
2019.07.15.13:35:24 Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_o6mwuyy"
2019.07.15.13:35:24 Info: sys_gpio_out: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'
2019.07.15.13:35:24 Info: sys_gpio_out:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_o6mwuyy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0010_sys_gpio_out_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0010_sys_gpio_out_gen//system_bd_altera_avalon_pio_181_o6mwuyy_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.13:35:25 Info: sys_gpio_out: Done RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'
2019.07.15.13:35:25 Info: system_bd: "Generating: system_bd_altera_arria10_hps_181_o76rqqy"
2019.07.15.13:35:25 Info: system_bd: "Generating: system_bd_altera_emif_a10_hps_181_fyxkrly"
2019.07.15.13:35:25 Info: system_bd: "Generating: system_bd_altera_avalon_spi_181_gh3z34i"
2019.07.15.13:35:25 Info: sys_spi: Starting RTL generation for module 'system_bd_altera_avalon_spi_181_gh3z34i'
2019.07.15.13:35:25 Info: sys_spi:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_bd_altera_avalon_spi_181_gh3z34i --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0011_sys_spi_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0011_sys_spi_gen//system_bd_altera_avalon_spi_181_gh3z34i_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.13:35:25 Info: sys_spi: Done RTL generation for module 'system_bd_altera_avalon_spi_181_gh3z34i'
2019.07.15.13:35:25 Info: system_bd: "Generating: util_upack"
2019.07.15.13:35:25 Info: system_bd: "Generating: util_cpack"
2019.07.15.13:35:25 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_lokqtjy"
2019.07.15.13:35:26 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_zikmthi"
2019.07.15.13:35:26 Info: system_bd: "Generating: system_bd_altera_irq_mapper_181_2ftwj2y"
2019.07.15.13:35:26 Info: system_bd: "Generating: system_bd_altera_irq_mapper_181_acw3b6a"
2019.07.15.13:35:26 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_33ynmea"
2019.07.15.13:35:26 Info: system_bd: "Generating: altera_reset_controller"
2019.07.15.13:35:26 Info: system_bd: "Generating: altera_xcvr_fpll_a10"
2019.07.15.13:35:26 Info: link_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.15.13:35:26 Info: link_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.13:35:26 Info: link_pll: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
2019.07.15.13:35:26 Info: link_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
2019.07.15.13:35:26 Info: link_pll: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
2019.07.15.13:35:26 Info: link_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
2019.07.15.13:35:26 Info: link_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
2019.07.15.13:35:26 Info: system_bd: "Generating: axi_adxcvr"
2019.07.15.13:35:26 Info: system_bd: "Generating: altera_xcvr_reset_control"
2019.07.15.13:35:26 Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
2019.07.15.13:35:26 Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.13:35:26 Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
2019.07.15.13:35:26 Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
2019.07.15.13:35:26 Info: system_bd: "Generating: system_bd_jesd204_phy_10_acll4ya"
2019.07.15.13:35:26 Info: system_bd: "Generating: system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a"
2019.07.15.13:35:26 Info: lane_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.15.13:35:26 Info: lane_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.13:35:26 Info: lane_pll: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.15.13:35:26 Info: lane_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
2019.07.15.13:35:27 Info: lane_pll: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
2019.07.15.13:35:27 Info: lane_pll: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
2019.07.15.13:35:27 Info: lane_pll: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
2019.07.15.13:35:27 Info: lane_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
2019.07.15.13:35:27 Info: lane_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
2019.07.15.13:35:27 Info: system_bd: "Generating: axi_jesd204_tx"
2019.07.15.13:35:27 Info: system_bd: "Generating: jesd204_tx"
2019.07.15.13:35:27 Info: system_bd: "Generating: alt_mem_asym"
2019.07.15.13:35:27 Info: system_bd: "Generating: system_bd_jesd204_phy_10_2atbkja"
2019.07.15.13:35:27 Info: system_bd: "Generating: axi_jesd204_rx"
2019.07.15.13:35:27 Info: system_bd: "Generating: jesd204_rx"
2019.07.15.13:35:27 Info: system_bd: "Generating: alt_mem_asym_wr"
2019.07.15.13:35:27 Info: system_bd: "Generating: alt_mem_asym_rd"
2019.07.15.13:35:27 Info: system_bd: "Generating: alt_mem_asym_bypass"
2019.07.15.13:35:27 Info: system_bd: "Generating: system_bd_altera_emif_arch_nf_181_yepuh6a"
2019.07.15.13:35:29 Info: system_bd: "Generating: system_bd_altera_emif_cal_slave_nf_181_fflgvsa"
2019.07.15.13:35:29 Info: system_bd: "Generating: system_bd_altera_arria10_interface_generator_140_aeld3ta"
2019.07.15.13:35:29 Info: system_bd: "Generating: system_bd_altera_arria10_hps_io_181_fbqmexy"
2019.07.15.13:35:29 Info: system_bd: "Generating: system_bd_altera_emif_arch_nf_181_gsbdrhy"
2019.07.15.13:35:31 Info: system_bd: "Generating: altera_merlin_slave_translator"
2019.07.15.13:35:31 Info: system_bd: "Generating: altera_merlin_axi_master_ni"
2019.07.15.13:35:31 Info: system_bd: "Generating: altera_merlin_axi_slave_ni"
2019.07.15.13:35:31 Info: system_bd: "Generating: altera_merlin_slave_agent"
2019.07.15.13:35:31 Info: system_bd: "Generating: altera_avalon_sc_fifo"
2019.07.15.13:35:31 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_7r73xsq"
2019.07.15.13:35:31 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_5jv4g3i"
2019.07.15.13:35:31 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_vid2ffq"
2019.07.15.13:35:31 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_is25pci"
2019.07.15.13:35:31 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_bwzjejy"
2019.07.15.13:35:31 Info: system_bd: "Generating: altera_merlin_traffic_limiter"
2019.07.15.13:35:31 Info: system_bd: "Generating: altera_merlin_burst_adapter"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_cex433a"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_gzx6zvy"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_fd5j6cy"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_ujpdosq"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_bamevga"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_icq7jyi"
2019.07.15.13:35:32 Info: system_bd: "Generating: altera_avalon_st_pipeline_stage"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_yil4cga"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_u6yp66a"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_a3opjsa"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_vd7rmzq"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_se6h4cq"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_xc6jyli"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_54dmmfa"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_m5jixwa"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_6j3q3si"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_timing_adapter_181_4ceyadi"
2019.07.15.13:35:32 Info: system_bd: "Generating: system_bd_altera_xcvr_native_a10_181_a4siy7a"
2019.07.15.13:35:32 Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.13:35:32 Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.15.13:35:32 Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
2019.07.15.13:35:33 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
2019.07.15.13:35:33 Info: native_phy: Building configuration data for reconfiguration profile 0
2019.07.15.13:35:34 Info: system_bd: "Generating: jesd204_glue"
2019.07.15.13:35:34 Info: system_bd: "Generating: jesd204_soft_pcs_tx"
2019.07.15.13:35:34 Info: system_bd: "Generating: system_bd_alt_mem_asym_10_vay5xwy"
2019.07.15.13:35:34 Info: system_bd: "Generating: system_bd_altera_xcvr_native_a10_181_v6p7utq"
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
2019.07.15.13:35:34 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
2019.07.15.13:35:34 Info: native_phy: Building configuration data for reconfiguration profile 0
2019.07.15.13:35:35 Info: system_bd: "Generating: jesd204_soft_pcs_rx"
2019.07.15.13:35:35 Info: system_bd: "Generating: system_bd_alt_mem_asym_10_7c4hvii"
2019.07.15.13:35:35 Info: system_bd: "Generating: system_bd_alt_mem_asym_10_ommashy"
2019.07.15.13:35:35 Info: system_bd: "Generating: system_bd_alt_mem_asym_10_wryanuq"
2019.07.15.13:35:35 Info: system_bd: "Generating: altera_avalon_mm_bridge"
2019.07.15.13:35:35 Info: system_bd: "Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"
2019.07.15.13:35:35 Info: ioaux_soft_ram: Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'
2019.07.15.13:35:35 Info: ioaux_soft_ram:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0062_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0062_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.13:35:35 Info: ioaux_soft_ram: Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'
2019.07.15.13:35:35 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_aa7z3hi"
2019.07.15.13:35:35 Info: system_bd: "Generating: system_bd_altera_arria10_interface_generator_140_nuexhka"
2019.07.15.13:35:35 Info: system_bd: "Generating: system_bd_error_adapter_181_6bjmpii"
2019.07.15.13:35:35 Info: system_bd: "Generating: system_bd_ram_2port_181_tvjdyoy"
2019.07.15.13:35:35 Info: system_bd: "Generating: system_bd_ram_2port_181_yqcukcq"
2019.07.15.13:35:35 Info: system_bd: "Generating: system_bd_ram_2port_181_3tckbay"
2019.07.15.13:35:35 Info: system_bd: "Generating: system_bd_ram_2port_181_sebxbea"
2019.07.15.13:35:35 Info: system_bd: "Generating: altera_merlin_master_translator"
2019.07.15.13:35:35 Info: system_bd: Done "<b>system_bd</b>" with 91 modules, 444 files
2019.07.15.13:35:36 Info: qsys-generate succeeded.
2019.07.15.13:35:36 Info: Finished: <b>Create HDL design files for synthesis</b>
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Jul 15 13:30:05 2019
Info: Command: quartus_sh --64bit -t system_project.tcl
Critical Warning: quartus version mismatch; expected 18.0.0, got 18.1.0.
Info (125061): Changed top-level design entity name to "system_top"
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 15 13:35:39 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off daq2_a10soc -c daq2_a10soc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synth/system_bd.v
    Info (12023): Found entity 1: system_bd File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/synth/system_bd_cfg.v
    Info (12022): Found design unit 1: system_bd_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_upack_10/synth/util_upack_dmx.v
    Info (12023): Found entity 1: util_upack_dmx File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack_dmx.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_upack_10/synth/util_upack_dsf.v
    Info (12023): Found entity 1: util_upack_dsf File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_upack_10/synth/util_upack.v
    Info (12023): Found entity 1: util_upack File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_sesqgfy.v
    Info (12023): Found entity 1: system_bd_altera_avalon_pio_181_sesqgfy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_sesqgfy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_arria10_hps_181/synth/system_bd_altera_arria10_hps_181_o76rqqy.v
    Info (12023): Found entity 1: system_bd_altera_arria10_hps_181_o76rqqy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_hps_181/synth/system_bd_altera_arria10_hps_181_o76rqqy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_arria10_hps_181/synth/system_bd_altera_arria10_hps_181_o76rqqy_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_arria10_hps_181_o76rqqy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_hps_181/synth/system_bd_altera_arria10_hps_181_o76rqqy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_arria10_hps_io_181/synth/system_bd_altera_arria10_hps_io_181_fbqmexy.v
    Info (12023): Found entity 1: system_bd_altera_arria10_hps_io_181_fbqmexy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_hps_io_181/synth/system_bd_altera_arria10_hps_io_181_fbqmexy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_arria10_hps_io_181/synth/system_bd_altera_arria10_hps_io_181_fbqmexy_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_arria10_hps_io_181_fbqmexy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_hps_io_181/synth/system_bd_altera_arria10_hps_io_181_fbqmexy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_nuexhka.sv
    Info (12023): Found entity 1: system_bd_altera_arria10_interface_generator_140_nuexhka File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_nuexhka.sv Line: 14
Info (12021): Found 16 design units, including 16 entities, in source file system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v
    Info (12023): Found entity 1: hps_emif_interface_to_ddr File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 20
    Info (12023): Found entity 2: a10_hps_emif_interface File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 898
    Info (12023): Found entity 3: twentynm_hps_rl_interface_fpga2hps File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 969
    Info (12023): Found entity 4: twentynm_hps_rl_interface_hps2fpga File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1248
    Info (12023): Found entity 5: twentynm_hps_rl_interface_hps2fpga_light_weight File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1503
    Info (12023): Found entity 6: twentynm_hps_rl_mode0_fpga2sdram File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1748
    Info (12023): Found entity 7: twentynm_hps_rl_mode1_fpga2sdram File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 2583
    Info (12023): Found entity 8: twentynm_hps_rl_mode2_fpga2sdram File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 3421
    Info (12023): Found entity 9: twentynm_hps_rl_mode3_fpga2sdram File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 4016
    Info (12023): Found entity 10: s2f_rl_adp File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 4855
    Info (12023): Found entity 11: f2s_rl_adp File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5242
    Info (12023): Found entity 12: full_reg_slice File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5632
    Info (12023): Found entity 13: twentynm_hps_rl_mode0es_fpga2sdram File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5726
    Info (12023): Found entity 14: twentynm_hps_rl_mode1es_fpga2sdram File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 6327
    Info (12023): Found entity 15: f2s_rl_delay_adp File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 6936
    Info (12023): Found entity 16: alentar File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7207
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_aeld3ta.sv
    Info (12023): Found entity 1: system_bd_altera_arria10_interface_generator_140_aeld3ta File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_aeld3ta.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_o6mwuyy.v
    Info (12023): Found entity 1: system_bd_altera_avalon_pio_181_o6mwuyy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_o6mwuyy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_181/synth/system_bd_altera_emif_181_i6g4tza.v
    Info (12023): Found entity 1: system_bd_altera_emif_181_i6g4tza File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_181/synth/system_bd_altera_emif_181_i6g4tza.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_emif_181/synth/system_bd_altera_emif_181_i6g4tza_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_emif_181_i6g4tza_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_181/synth/system_bd_altera_emif_181_i6g4tza_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_yepuh6a_top File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_yepuh6a File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_bufs File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_i.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_se_i File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_i.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_o.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_se_o File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_o.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_i.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_df_i File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_i.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_o.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_df_o File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_o.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_cp_i.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_cp_i File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_cp_i.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_df.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_bdir_df File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_df.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_se.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_bdir_se File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_se.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_unused.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_unused File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_unused.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_pll File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_fast_sim.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_pll_fast_sim File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_fast_sim.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_extra_clks.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_pll_extra_clks File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_extra_clks.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_oct.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_oct File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_oct.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_core_clks_rsts.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_core_clks_rsts File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_core_clks_rsts.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hps_clks_rsts.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hps_clks_rsts File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hps_clks_rsts.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_io_tiles_wrap File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_io_tiles File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles.sv Line: 448
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_abphy.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_io_tiles_abphy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_abphy.sv Line: 344
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_abphy_mux.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_abphy_mux File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_abphy_mux.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_avl_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_avl_if File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_avl_if.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_sideband_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_sideband_if File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_sideband_if.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_mmr_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_mmr_if File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_mmr_if.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_amm_data_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_amm_data_if File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_amm_data_if.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_ast_data_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_ast_data_if File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_ast_data_if.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_afi_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_afi_if File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_afi_if.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_seq_if File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_regs.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_regs File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_regs.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_oct.sv
    Info (12023): Found entity 1: altera_oct File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_oct.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_oct_um_fsm.sv
    Info (12023): Found entity 1: altera_oct_um_fsm File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_oct_um_fsm.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_fflgvsa.v
    Info (12023): Found entity 1: system_bd_altera_emif_cal_slave_nf_181_fflgvsa File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_fflgvsa.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_fflgvsa_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_emif_cal_slave_nf_181_fflgvsa_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_fflgvsa_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_aa7z3hi.v
    Info (12023): Found entity 1: system_bd_altera_mm_interconnect_181_aa7z3hi File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_aa7z3hi.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_aa7z3hi_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_mm_interconnect_181_aa7z3hi_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_aa7z3hi_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_master_translator_181/synth/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_master_translator_181/synth/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_slave_translator_181/synth/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_slave_translator_181/synth/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_reset_controller_181/synth/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_reset_controller_181/synth/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_reset_controller_181/synth/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_reset_controller_181/synth/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v
    Info (12023): Found entity 1: system_bd_altera_avalon_onchip_memory2_181_76knrqa File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_mm_bridge_181/synth/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_mm_bridge_181/synth/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_rst.v
    Info (12023): Found entity 1: ad_rst File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_rst.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_pnmon.v
    Info (12023): Found entity 1: ad_pnmon File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_pnmon.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_datafmt.v
    Info (12023): Found entity 1: ad_datafmt File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_datafmt.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_xfer_cntrl.v
    Info (12023): Found entity 1: up_xfer_cntrl File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_xfer_cntrl.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_xfer_status.v
    Info (12023): Found entity 1: up_xfer_status File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_xfer_status.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_adc_common.v
    Info (12023): Found entity 1: up_adc_common File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_adc_channel.v
    Info (12023): Found entity 1: up_adc_channel File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_adc_channel.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_xcvr_rx_if.v
    Info (12023): Found entity 1: ad_xcvr_rx_if File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_xcvr_rx_if.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_pnmon.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_pnmon File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_pnmon.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_channel.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_channel File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_channel.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_core.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_core File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_core.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_deframer.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_deframer File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_deframer.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_regmap File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/axi_ad9680.v
    Info (12023): Found entity 1: axi_ad9680 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/axi_ad9680.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_irq_mapper_181/synth/system_bd_altera_irq_mapper_181_acw3b6a.sv
    Info (12023): Found entity 1: system_bd_altera_irq_mapper_181_acw3b6a File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_irq_mapper_181/synth/system_bd_altera_irq_mapper_181_acw3b6a.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_wvvmw7a.v
    Info (12023): Found entity 1: system_bd_altera_avalon_pio_181_wvvmw7a File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_wvvmw7a.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_adcfifo_10/synth/ad_rst.v
    Info (12023): Found entity 1: ad_rst File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_adcfifo_10/synth/ad_rst.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_adcfifo_10/synth/ad_axis_inf_rx.v
    Info (12023): Found entity 1: ad_axis_inf_rx File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_adcfifo_10/synth/ad_axis_inf_rx.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_adcfifo_10/synth/util_adcfifo.v
    Info (12023): Found entity 1: util_adcfifo File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_adcfifo_10/synth/util_adcfifo.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_adcfifo_10/synth/alt_mem_asym.v
    Info (12023): Found entity 1: alt_mem_asym File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_adcfifo_10/synth/alt_mem_asym.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/util_adcfifo_10/synth/alt_mem_asym_cfg.v
    Info (12022): Found design unit 1: alt_mem_asym_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_adcfifo_10/synth/alt_mem_asym_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy.v
    Info (12023): Found entity 1: system_bd_alt_mem_asym_10_vay5xwy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy_cfg.v
    Info (12022): Found design unit 1: system_bd_alt_mem_asym_10_vay5xwy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v
    Info (12023): Found entity 1: system_bd_ram_2port_181_tvjdyoy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa.v
    Info (12023): Found entity 1: system_bd_adi_jesd204_10_z5wjnwa File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa_cfg.v
    Info (12022): Found design unit 1: system_bd_adi_jesd204_10_z5wjnwa_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/twentynm_xcvr_avmm.sv
    Info (12023): Found entity 1: twentynm_xcvr_avmm File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/twentynm_xcvr_avmm.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_resync.sv Line: 44
Info (12021): Found 3 design units, including 3 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv
    Info (12023): Found entity 1: altera_xcvr_fpll_a10 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 27
    Info (12023): Found entity 2: dps_pulse_ctrl File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 1225
    Info (12023): Found entity 3: dps_reset_gen File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 1286
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/a10_avmm_h.sv
    Info (12022): Found design unit 1: a10_avmm_h (SystemVerilog) (system_bd_altera_xcvr_fpll_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/a10_avmm_h.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_native_avmm_nf.sv
    Info (12023): Found entity 1: alt_xcvr_native_avmm_nf File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_native_avmm_nf.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv
    Info (12023): Found entity 1: alt_xcvr_pll_embedded_debug File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv
    Info (12023): Found entity 1: alt_xcvr_pll_avmm_csr File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v
    Info (12023): Found entity 1: axi_jesd204_tx File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/jesd204_up_tx.v
    Info (12023): Found entity 1: jesd204_up_tx File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/jesd204_up_tx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/jesd204_up_common.v
    Info (12023): Found entity 1: jesd204_up_common File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/jesd204_up_common.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/jesd204_up_sysref.v
    Info (12023): Found entity 1: jesd204_up_sysref File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/jesd204_up_sysref.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/sync_data.v
    Info (12023): Found entity 1: sync_data File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/sync_data.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/sync_event.v
    Info (12023): Found entity 1: sync_event File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/sync_event.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_adxcvr_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_adxcvr_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_adxcvr_10/synth/axi_adxcvr_up.v
    Info (12023): Found entity 1: axi_adxcvr_up File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_adxcvr_10/synth/axi_adxcvr_up.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_adxcvr_10/synth/axi_adxcvr.v
    Info (12023): Found entity 1: axi_adxcvr File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_adxcvr_10/synth/axi_adxcvr.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_acll4ya.v
    Info (12023): Found entity 1: system_bd_jesd204_phy_10_acll4ya File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_acll4ya.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_acll4ya_cfg.v
    Info (12022): Found design unit 1: system_bd_jesd204_phy_10_acll4ya_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_acll4ya_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_phy_glue_10/synth/jesd204_phy_glue.v
    Info (12023): Found entity 1: jesd204_glue File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_phy_glue_10/synth/jesd204_phy_glue.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_arbiter.sv Line: 26
Info (12021): Found 8 design units, including 8 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv
    Info (12023): Found entity 1: twentynm_pcs_rev_20nm1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 25
    Info (12023): Found entity 2: twentynm_pcs_rev_20nm2 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 4625
    Info (12023): Found entity 3: twentynm_pcs_rev_20nm3 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 9225
    Info (12023): Found entity 4: twentynm_pcs_rev_20nm4 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 13825
    Info (12023): Found entity 5: twentynm_pcs_rev_20nm5 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 18425
    Info (12023): Found entity 6: twentynm_pcs_rev_20nm5es File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 23025
    Info (12023): Found entity 7: twentynm_pcs_rev_20nm5es2 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 27625
    Info (12023): Found entity 8: twentynm_pcs_rev_20nm4es File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 32225
Info (12021): Found 8 design units, including 8 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv
    Info (12023): Found entity 1: twentynm_pma_rev_20nm1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 25
    Info (12023): Found entity 2: twentynm_pma_rev_20nm2 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 1610
    Info (12023): Found entity 3: twentynm_pma_rev_20nm3 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 3195
    Info (12023): Found entity 4: twentynm_pma_rev_20nm4 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 4780
    Info (12023): Found entity 5: twentynm_pma_rev_20nm5 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 6365
    Info (12023): Found entity 6: twentynm_pma_rev_20nm5es File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 7950
    Info (12023): Found entity 7: twentynm_pma_rev_20nm5es2 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 9537
    Info (12023): Found entity 8: twentynm_pma_rev_20nm4es File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 11122
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_avmm.sv
    Info (12023): Found entity 1: twentynm_xcvr_avmm File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_avmm.sv Line: 17
Info (12021): Found 9 design units, including 9 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv
    Info (12023): Found entity 1: twentynm_xcvr_native File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 25
    Info (12023): Found entity 2: twentynm_xcvr_native_rev_20nm1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 7523
    Info (12023): Found entity 3: twentynm_xcvr_native_rev_20nm2 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 9956
    Info (12023): Found entity 4: twentynm_xcvr_native_rev_20nm3 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 12389
    Info (12023): Found entity 5: twentynm_xcvr_native_rev_20nm4 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 14822
    Info (12023): Found entity 6: twentynm_xcvr_native_rev_20nm5 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 17255
    Info (12023): Found entity 7: twentynm_xcvr_native_rev_20nm5es File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 19688
    Info (12023): Found entity 8: twentynm_xcvr_native_rev_20nm5es2 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 22121
    Info (12023): Found entity 9: twentynm_xcvr_native_rev_20nm4es File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 24554
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_functions_h.sv
    Info (12022): Found design unit 1: altera_xcvr_native_a10_functions_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_functions_h.sv Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/a10_avmm_h.sv
    Info (12022): Found design unit 1: a10_avmm_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/a10_avmm_h.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_pipe_retry.sv
    Info (12023): Found entity 1: alt_xcvr_native_pipe_retry File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_pipe_retry.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_avmm_csr.sv
    Info (12023): Found entity 1: alt_xcvr_native_avmm_csr File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_avmm_csr.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_prbs_accum.sv
    Info (12023): Found entity 1: alt_xcvr_native_prbs_accum File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_prbs_accum.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_odi_accel.sv
    Info (12023): Found entity 1: alt_xcvr_native_odi_accel File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_odi_accel.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_arb.sv
    Info (12023): Found entity 1: alt_xcvr_native_rcfg_arb File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_arb.sv Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_params_h.sv
    Info (12022): Found design unit 1: altera_xcvr_native_pcie_dfe_params_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_params_h.sv Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_commands_h.sv
    Info (12022): Found design unit 1: pcie_mgmt_commands_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_commands_h.sv Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_functions_h.sv
    Info (12022): Found design unit 1: pcie_mgmt_functions_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_functions_h.sv Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_program.sv
    Info (12022): Found design unit 1: pcie_mgmt_program (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_program.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_cpu.sv
    Info (12023): Found entity 1: pcie_mgmt_cpu File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_cpu.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_master.sv
    Info (12023): Found entity 1: pcie_mgmt_master File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_master.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_ip.sv
    Info (12023): Found entity 1: altera_xcvr_native_pcie_dfe_ip File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_ip.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_a4siy7a.sv
    Info (12023): Found entity 1: system_bd_altera_xcvr_native_a10_181_a4siy7a File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_a4siy7a.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_a4siy7a.sv
    Info (12023): Found entity 1: alt_xcvr_native_rcfg_opt_logic_a4siy7a File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_a4siy7a.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_soft_pcs_tx.v
    Info (12023): Found entity 1: jesd204_soft_pcs_tx File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_soft_pcs_tx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_8b10b_encoder.v
    Info (12023): Found entity 1: jesd204_8b10b_encoder File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_8b10b_encoder.v Line: 47
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (system_bd_altera_xcvr_reset_control_181) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_reset_control_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_reset_control_181/synth/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv
    Info (12023): Found entity 1: altera_xcvr_reset_control File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_reset_control_181/synth/alt_xcvr_reset_counter.sv
    Info (12023): Found entity 1: alt_xcvr_reset_counter File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_reset_control_181/synth/alt_xcvr_reset_counter.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_tx.v
    Info (12023): Found entity 1: jesd204_tx File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_tx_ctrl.v
    Info (12023): Found entity 1: jesd204_tx_ctrl File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/jesd204_tx_ctrl.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_tx_lane.v
    Info (12023): Found entity 1: jesd204_tx_lane File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/jesd204_tx_lane.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_eof_generator.v
    Info (12023): Found entity 1: jesd204_eof_generator File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/jesd204_eof_generator.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_lmfc.v
    Info (12023): Found entity 1: jesd204_lmfc File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/jesd204_lmfc.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_scrambler.v
    Info (12023): Found entity 1: jesd204_scrambler File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/jesd204_scrambler.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/twentynm_xcvr_avmm.sv
    Info (12023): Found entity 1: twentynm_xcvr_avmm File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/twentynm_xcvr_avmm.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_arbiter.sv Line: 26
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/a10_avmm_h.sv
    Info (12022): Found design unit 1: a10_avmm_h (SystemVerilog) (system_bd_altera_xcvr_atx_pll_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/a10_avmm_h.sv Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/altera_xcvr_native_a10_functions_h.sv
    Info (12022): Found design unit 1: altera_xcvr_native_a10_functions_h (SystemVerilog) (system_bd_altera_xcvr_atx_pll_a10_181) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/altera_xcvr_native_a10_functions_h.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_arb.sv
    Info (12023): Found entity 1: alt_xcvr_atx_pll_rcfg_arb File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_arb.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/a10_xcvr_atx_pll.sv
    Info (12023): Found entity 1: a10_xcvr_atx_pll File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/a10_xcvr_atx_pll.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv
    Info (12023): Found entity 1: alt_xcvr_pll_embedded_debug File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv
    Info (12023): Found entity 1: alt_xcvr_pll_avmm_csr File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a.sv
    Info (12023): Found entity 1: system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_opt_logic_zs7in6a.sv
    Info (12023): Found entity 1: alt_xcvr_atx_pll_rcfg_opt_logic_zs7in6a File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_opt_logic_zs7in6a.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v
    Info (12023): Found entity 1: system_bd_altera_mm_interconnect_181_zikmthi File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_mm_interconnect_181_zikmthi_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_slave_ni_181/synth/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_xc6jyli.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_xc6jyli File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_xc6jyli.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_se6h4cq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_se6h4cq_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_se6h4cq.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_se6h4cq File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_se6h4cq.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_u6yp66a.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_u6yp66a_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_u6yp66a.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_u6yp66a File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_u6yp66a.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_6j3q3si.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_6j3q3si File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_6j3q3si.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_m5jixwa.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_m5jixwa File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_m5jixwa.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vd7rmzq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_vd7rmzq_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vd7rmzq.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_vd7rmzq File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vd7rmzq.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_54dmmfa.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_54dmmfa File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_54dmmfa.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_a3opjsa.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_a3opjsa_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_a3opjsa.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_a3opjsa File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_a3opjsa.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/sync_event.v
    Info (12023): Found entity 1: sync_event File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/sync_event.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/util_axis_fifo.v
    Info (12023): Found entity 1: util_axis_fifo File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/util_axis_fifo.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/address_sync.v
    Info (12023): Found entity 1: fifo_address_sync File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/address_sync.v Line: 38
Warning (10335): Unrecognized synthesis attribute "ram_style" at system_bd/axi_dmac_10/synth/ad_mem.v(53) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/ad_mem.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/ad_mem.v
    Info (12023): Found entity 1: ad_mem File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/ad_mem.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v
    Info (12023): Found entity 1: axi_dmac_burst_memory File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_regmap.v
    Info (12023): Found entity 1: axi_dmac_regmap File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_regmap_request.v
    Info (12023): Found entity 1: axi_dmac_regmap_request File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_regmap_request.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_reset_manager.v
    Info (12023): Found entity 1: axi_dmac_reset_manager File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_reset_manager.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_resize_dest.v
    Info (12023): Found entity 1: axi_dmac_resize_dest File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_resize_dest.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_resize_src.v
    Info (12023): Found entity 1: axi_dmac_resize_src File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_resize_src.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v
    Info (12023): Found entity 1: axi_dmac_response_manager File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_transfer.v
    Info (12023): Found entity 1: axi_dmac_transfer File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_transfer.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/address_generator.v
    Info (12023): Found entity 1: dmac_address_generator File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/address_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/data_mover.v
    Info (12023): Found entity 1: dmac_data_mover File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/data_mover.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/request_arb.v
    Info (12023): Found entity 1: dmac_request_arb File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/request_generator.v
    Info (12023): Found entity 1: dmac_request_generator File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/response_handler.v
    Info (12023): Found entity 1: dmac_response_handler File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/response_handler.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_register_slice.v
    Info (12023): Found entity 1: axi_register_slice File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_register_slice.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/2d_transfer.v
    Info (12023): Found entity 1: dmac_2d_transfer File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/2d_transfer.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/dest_axi_mm.v
    Info (12023): Found entity 1: dmac_dest_mm_axi File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/dest_axi_mm.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/dest_axi_stream.v
    Info (12023): Found entity 1: dmac_dest_axi_stream File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/dest_axi_stream.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/dest_fifo_inf.v
    Info (12023): Found entity 1: dmac_dest_fifo_inf File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/dest_fifo_inf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/src_axi_mm.v
    Info (12023): Found entity 1: dmac_src_mm_axi File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/src_axi_mm.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/src_axi_stream.v
    Info (12023): Found entity 1: dmac_src_axi_stream File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/src_axi_stream.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/src_fifo_inf.v
    Info (12023): Found entity 1: dmac_src_fifo_inf File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/src_fifo_inf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/splitter.v
    Info (12023): Found entity 1: splitter File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/splitter.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/response_generator.v
    Info (12023): Found entity 1: dmac_response_generator File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/response_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac.v
    Info (12023): Found entity 1: axi_dmac File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_adxcfg_10/synth/avl_adxcfg.v
    Info (12023): Found entity 1: avl_adxcfg File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_adxcfg_10/synth/avl_adxcfg.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_33ynmea.v
    Info (12023): Found entity 1: system_bd_altera_avalon_st_adapter_181_33ynmea File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_33ynmea.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_33ynmea_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_avalon_st_adapter_181_33ynmea_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_33ynmea_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_4ceyadi.sv
    Info (12023): Found entity 1: system_bd_timing_adapter_181_4ceyadi File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_4ceyadi.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ihqiogy.v
    Info (12023): Found entity 1: system_bd_adi_jesd204_10_ihqiogy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ihqiogy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ihqiogy_cfg.v
    Info (12022): Found design unit 1: system_bd_adi_jesd204_10_ihqiogy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ihqiogy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v
    Info (12023): Found entity 1: axi_jesd204_rx File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v
    Info (12023): Found entity 1: jesd204_up_rx File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx_lane.v
    Info (12023): Found entity 1: jesd204_up_rx_lane File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx_lane.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_ilas_mem.v
    Info (12023): Found entity 1: jesd204_up_ilas_mem File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/jesd204_up_ilas_mem.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_common.v
    Info (12023): Found entity 1: jesd204_up_common File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/jesd204_up_common.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_sysref.v
    Info (12023): Found entity 1: jesd204_up_sysref File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/jesd204_up_sysref.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/sync_data.v
    Info (12023): Found entity 1: sync_data File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/sync_data.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/sync_event.v
    Info (12023): Found entity 1: sync_event File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/sync_event.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_rx.v
    Info (12023): Found entity 1: jesd204_rx File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/align_mux.v
    Info (12023): Found entity 1: align_mux File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/align_mux.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/elastic_buffer.v
    Info (12023): Found entity 1: elastic_buffer File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/elastic_buffer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_ilas_monitor.v
    Info (12023): Found entity 1: jesd204_ilas_monitor File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_ilas_monitor.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_lane_latency_monitor.v
    Info (12023): Found entity 1: jesd204_lane_latency_monitor File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_lane_latency_monitor.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_rx_cgs.v
    Info (12023): Found entity 1: jesd204_rx_cgs File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_cgs.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_rx_ctrl.v
    Info (12023): Found entity 1: jesd204_rx_ctrl File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_ctrl.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v
    Info (12023): Found entity 1: jesd204_rx_lane File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_eof_generator.v
    Info (12023): Found entity 1: jesd204_eof_generator File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_eof_generator.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_lmfc.v
    Info (12023): Found entity 1: jesd204_lmfc File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_lmfc.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_scrambler.v
    Info (12023): Found entity 1: jesd204_scrambler File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_scrambler.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/pipeline_stage.v
    Info (12023): Found entity 1: pipeline_stage File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/pipeline_stage.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_2atbkja.v
    Info (12023): Found entity 1: system_bd_jesd204_phy_10_2atbkja File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_2atbkja.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_2atbkja_cfg.v
    Info (12022): Found design unit 1: system_bd_jesd204_phy_10_2atbkja_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_2atbkja_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_v6p7utq.sv
    Info (12023): Found entity 1: system_bd_altera_xcvr_native_a10_181_v6p7utq File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_v6p7utq.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_v6p7utq.sv
    Info (12023): Found entity 1: alt_xcvr_native_rcfg_opt_logic_v6p7utq File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_v6p7utq.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_soft_pcs_rx.v
    Info (12023): Found entity 1: jesd204_soft_pcs_rx File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_soft_pcs_rx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_pattern_align.v
    Info (12023): Found entity 1: jesd204_pattern_align File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_pattern_align.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v
    Info (12023): Found entity 1: jesd204_8b10b_decoder File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v
    Info (12023): Found entity 1: system_bd_altera_mm_interconnect_181_lokqtjy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_mm_interconnect_181_lokqtjy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_icq7jyi.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_icq7jyi File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_icq7jyi.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_sc_fifo_181/synth/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_sc_fifo_181/synth/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_traffic_limiter_181/synth/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_traffic_limiter_181/synth/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_traffic_limiter_181/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_traffic_limiter_181/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_cex433a.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_cex433a File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_cex433a.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_is25pci.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_is25pci_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_is25pci.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_is25pci File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_is25pci.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_fd5j6cy.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_fd5j6cy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_fd5j6cy.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_bamevga.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_bamevga File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_bamevga.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_gzx6zvy.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_gzx6zvy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_gzx6zvy.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_bwzjejy.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_bwzjejy_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_bwzjejy.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_bwzjejy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_bwzjejy.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vid2ffq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_vid2ffq_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vid2ffq.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_vid2ffq File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vid2ffq.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_5jv4g3i.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_5jv4g3i_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_5jv4g3i.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_5jv4g3i File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_5jv4g3i.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_ujpdosq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_ujpdosq File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_ujpdosq.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_yil4cga.v
    Info (12023): Found entity 1: system_bd_altera_avalon_st_adapter_181_yil4cga File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_yil4cga.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_yil4cga_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_avalon_st_adapter_181_yil4cga_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_yil4cga_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/error_adapter_181/synth/system_bd_error_adapter_181_6bjmpii.sv
    Info (12023): Found entity 1: system_bd_error_adapter_181_6bjmpii File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/error_adapter_181/synth/system_bd_error_adapter_181_6bjmpii.sv Line: 66
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_7r73xsq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_7r73xsq_default_decode File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_7r73xsq.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_7r73xsq File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_7r73xsq.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/util_delay.v
    Info (12023): Found entity 1: util_delay File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/util_delay.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/ad_b2g.v
    Info (12023): Found entity 1: ad_b2g File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/ad_b2g.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/ad_g2b.v
    Info (12023): Found entity 1: ad_g2b File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/ad_g2b.v Line: 38
Warning (10335): Unrecognized synthesis attribute "ram_style" at system_bd/avl_dacfifo_10/synth/ad_mem.v(53) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/ad_mem.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/ad_mem.v
    Info (12023): Found entity 1: ad_mem File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/ad_mem.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v
    Info (12023): Found entity 1: util_dacfifo_bypass File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v
    Info (12023): Found entity 1: avl_dacfifo_wr File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v
    Info (12023): Found entity 1: avl_dacfifo_rd File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/avl_dacfifo.v
    Info (12023): Found entity 1: avl_dacfifo File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/alt_mem_asym_rd.v
    Info (12023): Found entity 1: alt_mem_asym_rd File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/alt_mem_asym_rd.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/avl_dacfifo_10/synth/alt_mem_asym_rd_cfg.v
    Info (12022): Found design unit 1: alt_mem_asym_rd_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/alt_mem_asym_rd_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_ommashy.v
    Info (12023): Found entity 1: system_bd_alt_mem_asym_10_ommashy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_ommashy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_ommashy_cfg.v
    Info (12022): Found design unit 1: system_bd_alt_mem_asym_10_ommashy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_ommashy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/ram_2port_181/synth/system_bd_ram_2port_181_3tckbay.v
    Info (12023): Found entity 1: system_bd_ram_2port_181_3tckbay File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_3tckbay.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/alt_mem_asym_bypass.v
    Info (12023): Found entity 1: alt_mem_asym_bypass File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/alt_mem_asym_bypass.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/avl_dacfifo_10/synth/alt_mem_asym_bypass_cfg.v
    Info (12022): Found design unit 1: alt_mem_asym_bypass_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/alt_mem_asym_bypass_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_wryanuq.v
    Info (12023): Found entity 1: system_bd_alt_mem_asym_10_wryanuq File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_wryanuq.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_wryanuq_cfg.v
    Info (12022): Found design unit 1: system_bd_alt_mem_asym_10_wryanuq_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_wryanuq_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/ram_2port_181/synth/system_bd_ram_2port_181_sebxbea.v
    Info (12023): Found entity 1: system_bd_ram_2port_181_sebxbea File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_sebxbea.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/alt_mem_asym_wr.v
    Info (12023): Found entity 1: alt_mem_asym_wr File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/alt_mem_asym_wr.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/avl_dacfifo_10/synth/alt_mem_asym_wr_cfg.v
    Info (12022): Found design unit 1: alt_mem_asym_wr_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/alt_mem_asym_wr_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_7c4hvii.v
    Info (12023): Found entity 1: system_bd_alt_mem_asym_10_7c4hvii File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_7c4hvii.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_7c4hvii_cfg.v
    Info (12022): Found design unit 1: system_bd_alt_mem_asym_10_7c4hvii_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_7c4hvii_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/ram_2port_181/synth/system_bd_ram_2port_181_yqcukcq.v
    Info (12023): Found entity 1: system_bd_ram_2port_181_yqcukcq File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_yqcukcq.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_irq_mapper_181/synth/system_bd_altera_irq_mapper_181_2ftwj2y.sv
    Info (12023): Found entity 1: system_bd_altera_irq_mapper_181_2ftwj2y File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_irq_mapper_181/synth/system_bd_altera_irq_mapper_181_2ftwj2y.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_a10_hps_181/synth/system_bd_altera_emif_a10_hps_181_fyxkrly.v
    Info (12023): Found entity 1: system_bd_altera_emif_a10_hps_181_fyxkrly File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_a10_hps_181/synth/system_bd_altera_emif_a10_hps_181_fyxkrly.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_emif_a10_hps_181/synth/system_bd_altera_emif_a10_hps_181_fyxkrly_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_emif_a10_hps_181_fyxkrly_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_a10_hps_181/synth/system_bd_altera_emif_a10_hps_181_fyxkrly_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_top.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_gsbdrhy_top File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_top.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_io_aux.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_gsbdrhy_io_aux File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_io_aux.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_gsbdrhy File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_spi_181/synth/system_bd_altera_avalon_spi_181_gh3z34i.v
    Info (12023): Found entity 1: system_bd_altera_avalon_spi_181_gh3z34i File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_spi_181/synth/system_bd_altera_avalon_spi_181_gh3z34i.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_cpack_10/synth/util_cpack_mux.v
    Info (12023): Found entity 1: util_cpack_mux File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_mux.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_cpack_10/synth/util_cpack_dsf.v
    Info (12023): Found entity 1: util_cpack_dsf File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_cpack_10/synth/util_cpack.v
    Info (12023): Found entity 1: util_cpack File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_mul.v
    Info (12023): Found entity 1: ad_mul File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_mul.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_cordic_pipe.v
    Info (12023): Found entity 1: ad_dds_cordic_pipe File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_cordic_pipe.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v
    Info (12023): Found entity 1: ad_dds_sine_cordic File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_sine.v
    Info (12023): Found entity 1: ad_dds_sine File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_2.v
    Info (12023): Found entity 1: ad_dds_2 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_2.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_1.v
    Info (12023): Found entity 1: ad_dds_1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_1.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds.v
    Info (12023): Found entity 1: ad_dds File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_perfect_shuffle.v
    Info (12023): Found entity 1: ad_perfect_shuffle File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_perfect_shuffle.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_rst.v
    Info (12023): Found entity 1: ad_rst File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_rst.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_xfer_cntrl.v
    Info (12023): Found entity 1: up_xfer_cntrl File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_xfer_cntrl.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_xfer_status.v
    Info (12023): Found entity 1: up_xfer_status File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_xfer_status.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_dac_common.v
    Info (12023): Found entity 1: up_dac_common File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_dac_channel.v
    Info (12023): Found entity 1: up_dac_channel File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_dac_channel.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_channel.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_channel File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_channel.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_core File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_framer.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_framer File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_framer.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_pn.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_pn File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_pn.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_regmap File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/axi_ad9144.v
    Info (12023): Found entity 1: axi_ad9144 File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/axi_ad9144.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_top.v
    Info (12023): Found entity 1: system_top File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /git/analogdevice/projects/daq2/common/daq2_spi.v
    Info (12023): Found entity 1: daq2_spi File: C:/Git/AnalogDevice/projects/daq2/common/daq2_spi.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at axi_dmac_response_manager.v(134): created implicit net for "response_dest_partial" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 134
Warning (10236): Verilog HDL Implicit Net warning at request_arb.v(1049): created implicit net for "src_req_spltr_valid" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 1049
Warning (10236): Verilog HDL Implicit Net warning at request_arb.v(1050): created implicit net for "src_req_spltr_ready" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 1050
Warning (10236): Verilog HDL Implicit Net warning at util_dacfifo_bypass.v(190): created implicit net for "dac_address_diff_s" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 190
Warning (10037): Verilog HDL or VHDL warning at system_bd_altera_avalon_spi_181_gh3z34i.v(402): conditional expression evaluates to a constant File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_spi_181/synth/system_bd_altera_avalon_spi_181_gh3z34i.v Line: 402
Info (12127): Elaborating entity "system_top" for the top level hierarchy
Info (12128): Elaborating entity "daq2_spi" for hierarchy "daq2_spi:i_daq2_spi" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 189
Info (12128): Elaborating entity "system_bd" for hierarchy "system_bd:i_system_bd" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 332
Info (12128): Elaborating entity "system_bd_adi_jesd204_10_z5wjnwa" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 706
Info (12128): Elaborating entity "altera_xcvr_fpll_a10" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa.v Line: 417
Warning (10036): Verilog HDL or VHDL warning at altera_xcvr_fpll_a10.sv(521): object "mcgb_rst_input" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 521
Info (12128): Elaborating entity "alt_xcvr_native_avmm_nf" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|alt_xcvr_native_avmm_nf:altera_xcvr_pll_avmm_nf_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 656
Info (12128): Elaborating entity "alt_xcvr_pll_embedded_debug" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|alt_xcvr_pll_embedded_debug:en_embedded_debug.pll_embedded_debug" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 701
Info (12128): Elaborating entity "alt_xcvr_pll_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|alt_xcvr_pll_embedded_debug:en_embedded_debug.pll_embedded_debug|alt_xcvr_pll_avmm_csr:embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv Line: 73
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|alt_xcvr_pll_embedded_debug:en_embedded_debug.pll_embedded_debug|alt_xcvr_pll_avmm_csr:embedded_debug_soft_csr|alt_xcvr_resync:en_stat_reg.rx_is_locked_sync" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv Line: 143
Info (12128): Elaborating entity "twentynm_xcvr_avmm" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 814
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/twentynm_xcvr_avmm.sv Line: 270
Info (12128): Elaborating entity "dps_pulse_ctrl" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|dps_pulse_ctrl:phase_en_pulse" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 879
Info (12128): Elaborating entity "dps_reset_gen" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|dps_reset_gen:dps_reset_gen_1" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 890
Info (12128): Elaborating entity "axi_adxcvr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa.v Line: 448
Info (12128): Elaborating entity "axi_adxcvr_up" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_adxcvr_10/synth/axi_adxcvr.v Line: 111
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_adxcvr_10/synth/axi_adxcvr.v Line: 143
Info (12128): Elaborating entity "altera_xcvr_reset_control" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:link_pll_reset_control" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa.v Line: 489
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:link_pll_reset_control|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 163
Info (12128): Elaborating entity "altera_xcvr_reset_control" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa.v Line: 530
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 227
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 273
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 307
Info (12128): Elaborating entity "system_bd_jesd204_phy_10_acll4ya" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa.v Line: 574
Info (12128): Elaborating entity "system_bd_altera_xcvr_native_a10_181_a4siy7a" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_acll4ya.v Line: 980
Info (12128): Elaborating entity "alt_xcvr_native_rcfg_opt_logic_a4siy7a" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_a4siy7a.sv Line: 1235
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_a4siy7a.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|alt_xcvr_resync:g_status_reg_en.rx_is_locked_sync" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_avmm_csr.sv Line: 251
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_a4siy7a.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_a4siy7a.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_a4siy7a.sv Line: 639
Info (12128): Elaborating entity "altera_transceiver_reset_endpoint" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_a4siy7a.sv Line: 1359
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_a4siy7a.sv Line: 1359
Info (12128): Elaborating entity "altera_a10_xcvr_reset_endpoint" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_transceiver_reset_endpoint.v Line: 39
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_transceiver_reset_endpoint.v Line: 39
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd Line: 180
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd Line: 180
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_a4siy7a.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 4285
Info (12128): Elaborating entity "twentynm_pma_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm4:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 16266
Info (12128): Elaborating entity "twentynm_pcs_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 17145
Info (12128): Elaborating entity "twentynm_xcvr_avmm" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 17253
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_avmm.sv Line: 270
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_a4siy7a.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 4285
Info (12128): Elaborating entity "twentynm_pma_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm4:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 16266
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_a4siy7a.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 4285
Info (12128): Elaborating entity "twentynm_pma_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm4:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 16266
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_a4siy7a.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 4285
Info (12128): Elaborating entity "twentynm_pma_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm4:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 16266
Info (12128): Elaborating entity "jesd204_glue" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_glue:phy_glue" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_acll4ya.v Line: 992
Info (12128): Elaborating entity "jesd204_soft_pcs_tx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_acll4ya.v Line: 1002
Info (12128): Elaborating entity "jesd204_8b10b_encoder" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|jesd204_8b10b_encoder:gen_lane[0].gen_dpw[0].i_enc" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_soft_pcs_tx.v Line: 94
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|altera_reset_controller:rst_controller" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_acll4ya.v Line: 1095
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_reset_controller_181/synth/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_reset_controller_181/synth/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa.v Line: 718
Info (12128): Elaborating entity "alt_xcvr_atx_pll_rcfg_opt_logic_zs7in6a" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|alt_xcvr_atx_pll_rcfg_opt_logic_zs7in6a:alt_xcvr_atx_pll_optional_rcfg_logic" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a.sv Line: 428
Info (12128): Elaborating entity "alt_xcvr_pll_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|alt_xcvr_atx_pll_rcfg_opt_logic_zs7in6a:alt_xcvr_atx_pll_optional_rcfg_logic|alt_xcvr_pll_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_opt_logic_zs7in6a.sv Line: 434
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|alt_xcvr_atx_pll_rcfg_opt_logic_zs7in6a:alt_xcvr_atx_pll_optional_rcfg_logic|alt_xcvr_pll_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|alt_xcvr_resync:en_stat_reg.rx_is_locked_sync" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv Line: 143
Info (12128): Elaborating entity "a10_xcvr_atx_pll" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a.sv Line: 584
Info (12128): Elaborating entity "twentynm_xcvr_avmm" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a.sv Line: 699
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_atx_pll_a10_181/synth/twentynm_xcvr_avmm.sv Line: 270
Info (12128): Elaborating entity "axi_jesd204_tx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa.v Line: 771
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 170
Info (12128): Elaborating entity "jesd204_up_common" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_common:i_up_common" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 231
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_common:i_up_common|up_clock_mon:i_clock_mon" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/jesd204_up_common.v Line: 324
Info (12128): Elaborating entity "jesd204_up_sysref" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_sysref:i_up_sysref" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 253
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_sysref:i_up_sysref|sync_event:i_cdc_sysref_event" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/jesd204_up_sysref.v Line: 84
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_sysref:i_up_sysref|sync_event:i_cdc_sysref_event|sync_bits:i_sync_out" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/sync_event.v Line: 62
Info (12128): Elaborating entity "jesd204_up_tx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_tx:i_up_tx" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 284
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "up_cfg_ilas_data" into its bus
Info (12128): Elaborating entity "sync_data" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_tx:i_up_tx|sync_data:i_cdc_status" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/jesd204_up_tx.v Line: 100
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_tx:i_up_tx|sync_event:i_cdc_manual_sync_request" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_tx_10/synth/jesd204_up_tx.v Line: 110
Info (12128): Elaborating entity "jesd204_tx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|jesd204_tx:jesd204_tx" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa.v Line: 809
Info (12128): Elaborating entity "jesd204_lmfc" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_lmfc:i_lmfc" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 141
Info (12128): Elaborating entity "jesd204_tx_ctrl" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 178
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|sync_bits:i_cdc_sync" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/jesd204_tx_ctrl.v Line: 105
Info (12128): Elaborating entity "jesd204_eof_generator" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_eof_generator:i_eof_gen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 194
Info (12128): Elaborating entity "jesd204_tx_lane" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_lane:gen_lane[0].i_lane" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 225
Info (12128): Elaborating entity "jesd204_scrambler" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_lane:gen_lane[0].i_lane|jesd204_scrambler:i_scrambler" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_tx_10/synth/jesd204_tx_lane.v Line: 82
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_reset_controller:rst_controller" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_z5wjnwa.v Line: 872
Info (12128): Elaborating entity "util_adcfifo" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 726
Info (12128): Elaborating entity "ad_rst" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|ad_rst:i_adc_rst_sync" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_adcfifo_10/synth/util_adcfifo.v Line: 108
Info (12128): Elaborating entity "alt_mem_asym" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_adcfifo_10/synth/util_adcfifo.v Line: 211
Info (12128): Elaborating entity "system_bd_alt_mem_asym_10_vay5xwy" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_adcfifo_10/synth/alt_mem_asym.v Line: 78
Info (12128): Elaborating entity "system_bd_ram_2port_181_tvjdyoy" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy.v Line: 76
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v Line: 74
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v Line: 74
Info (12133): Instantiated megafunction "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v Line: 74
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M20K"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_ck02.tdf
    Info (12023): Found entity 1: altera_syncram_ck02 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altera_syncram_ck02.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_ck02" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6d94.tdf
    Info (12023): Found entity 1: altsyncram_6d94 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_6d94.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_6d94" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1" File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altera_syncram_ck02.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lda.tdf
    Info (12023): Found entity 1: decode_lda File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/decode_lda.tdf Line: 22
Info (12128): Elaborating entity "decode_lda" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|decode_lda:decode3" File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_6d94.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ep9.tdf
    Info (12023): Found entity 1: decode_ep9 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/decode_ep9.tdf Line: 22
Info (12128): Elaborating entity "decode_ep9" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|decode_ep9:rden_decode_b" File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_6d94.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8bb.tdf
    Info (12023): Found entity 1: mux_8bb File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/mux_8bb.tdf Line: 22
Info (12128): Elaborating entity "mux_8bb" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|mux_8bb:mux4" File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_6d94.tdf Line: 48
Info (12128): Elaborating entity "ad_axis_inf_rx" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|ad_axis_inf_rx:i_axis_inf" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_adcfifo_10/synth/util_adcfifo.v Line: 239
Info (12128): Elaborating entity "system_bd_adi_jesd204_10_ihqiogy" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 809
Info (12128): Elaborating entity "axi_adxcvr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_adxcvr:axi_xcvr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ihqiogy.v Line: 452
Info (12128): Elaborating entity "axi_adxcvr_up" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_adxcvr_10/synth/axi_adxcvr.v Line: 111
Info (12128): Elaborating entity "altera_xcvr_reset_control" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_reset_control:phy_reset_control" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ihqiogy.v Line: 534
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 359
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 393
Info (12128): Elaborating entity "system_bd_jesd204_phy_10_2atbkja" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ihqiogy.v Line: 591
Info (12128): Elaborating entity "system_bd_altera_xcvr_native_a10_181_v6p7utq" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_2atbkja.v Line: 991
Info (12128): Elaborating entity "alt_xcvr_native_rcfg_opt_logic_v6p7utq" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|alt_xcvr_native_rcfg_opt_logic_v6p7utq:alt_xcvr_native_optional_rcfg_logic" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_v6p7utq.sv Line: 1235
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|alt_xcvr_native_rcfg_opt_logic_v6p7utq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_v6p7utq.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|alt_xcvr_native_rcfg_opt_logic_v6p7utq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_v6p7utq.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|alt_xcvr_native_rcfg_opt_logic_v6p7utq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_v6p7utq.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|alt_xcvr_native_rcfg_opt_logic_v6p7utq:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_v6p7utq.sv Line: 639
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_v6p7utq.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 4285
Info (12128): Elaborating entity "twentynm_pma_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm4:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 16266
Info (12128): Elaborating entity "twentynm_pcs_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 17145
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_v6p7utq.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 4285
Info (12128): Elaborating entity "twentynm_pma_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm4:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 16266
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_v6p7utq.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 4285
Info (12128): Elaborating entity "twentynm_pma_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm4:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 16266
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_v6p7utq.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 4285
Info (12128): Elaborating entity "twentynm_pma_rev_20nm4" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm4:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 16266
Info (12128): Elaborating entity "jesd204_glue" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_glue:phy_glue" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_2atbkja.v Line: 1003
Info (12128): Elaborating entity "jesd204_soft_pcs_rx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_0" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_2atbkja.v Line: 1017
Info (12128): Elaborating entity "jesd204_pattern_align" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_pattern_align:gen_lane[0].i_pattern_align" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_soft_pcs_rx.v Line: 116
Info (12128): Elaborating entity "jesd204_8b10b_decoder" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_soft_pcs_rx.v Line: 142
Info (12128): Elaborating entity "axi_jesd204_rx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ihqiogy.v Line: 646
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 171
Info (12128): Elaborating entity "jesd204_up_common" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_common:i_up_common" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 225
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_common:i_up_common|up_clock_mon:i_clock_mon" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/jesd204_up_common.v Line: 324
Info (12128): Elaborating entity "jesd204_up_sysref" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_sysref:i_up_sysref" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 246
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_sysref:i_up_sysref|sync_event:i_cdc_sysref_event" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/jesd204_up_sysref.v Line: 84
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_sysref:i_up_sysref|sync_event:i_cdc_sysref_event|sync_bits:i_sync_out" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/sync_event.v Line: 62
Info (12128): Elaborating entity "jesd204_up_rx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 283
Info (12128): Elaborating entity "sync_data" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_status" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v Line: 107
Info (12128): Elaborating entity "sync_data" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v Line: 122
Info (12128): Elaborating entity "jesd204_up_rx_lane" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[0].i_up_rx_lane" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v Line: 210
Info (12128): Elaborating entity "jesd204_up_ilas_mem" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[0].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx_lane.v Line: 142
Info (12128): Elaborating entity "jesd204_rx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_ihqiogy.v Line: 690
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|pipeline_stage:i_input_pipeline_stage" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 201
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|pipeline_stage:i_output_pipeline_stage" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 216
Info (12128): Elaborating entity "jesd204_lmfc" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 234
Info (12128): Elaborating entity "jesd204_rx_ctrl" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 260
Info (10264): Verilog HDL Case Statement information at jesd204_rx_ctrl.v(114): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_ctrl.v Line: 114
Info (10264): Verilog HDL Case Statement information at jesd204_rx_ctrl.v(175): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_ctrl.v Line: 175
Info (12128): Elaborating entity "jesd204_eof_generator" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_eof_generator:i_eof_gen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 277
Info (12128): Elaborating entity "jesd204_rx_lane" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 326
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|pipeline_stage:i_pipeline_stage0" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 210
Info (12128): Elaborating entity "align_mux" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|align_mux:i_align_mux" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 219
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|pipeline_stage:i_pipeline_stage1" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 238
Info (12128): Elaborating entity "jesd204_scrambler" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|jesd204_scrambler:i_descrambler" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 249
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|pipeline_stage:i_pipeline_stage2" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 264
Info (12128): Elaborating entity "elastic_buffer" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|elastic_buffer:i_elastic_buffer" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 278
Info (12128): Elaborating entity "jesd204_ilas_monitor" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|jesd204_ilas_monitor:i_ilas_monitor" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 293
Warning (10036): Verilog HDL or VHDL warning at jesd204_ilas_monitor.v(73): object "frame_length_error" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_ilas_monitor.v Line: 73
Info (12128): Elaborating entity "jesd204_rx_cgs" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|jesd204_rx_cgs:i_cgs" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 307
Info (10264): Verilog HDL Case Statement information at jesd204_rx_cgs.v(118): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_cgs.v Line: 118
Info (12128): Elaborating entity "jesd204_lane_latency_monitor" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lane_latency_monitor:i_lane_latency_monitor" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 358
Info (12128): Elaborating entity "avl_dacfifo" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 847
Info (12128): Elaborating entity "avl_dacfifo_wr" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo.v Line: 147
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(223): truncated value with size 15 to match size of target (12) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 223
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(378): truncated value with size 12 to match size of target (11) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 378
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(383): truncated value with size 12 to match size of target (10) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 383
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(425): truncated value with size 32 to match size of target (25) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 425
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(428): truncated value with size 32 to match size of target (25) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 428
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(459): truncated value with size 32 to match size of target (7) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 459
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(461): truncated value with size 10 to match size of target (7) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 461
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(464): truncated value with size 32 to match size of target (7) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 464
Info (12128): Elaborating entity "alt_mem_asym_wr" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 157
Info (12128): Elaborating entity "system_bd_alt_mem_asym_10_7c4hvii" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/alt_mem_asym_wr.v Line: 78
Info (12128): Elaborating entity "system_bd_ram_2port_181_yqcukcq" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_7c4hvii.v Line: 76
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_yqcukcq.v Line: 74
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_yqcukcq.v Line: 74
Info (12133): Instantiated megafunction "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_yqcukcq.v Line: 74
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M20K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "width_b" = "512"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_aru1.tdf
    Info (12023): Found entity 1: altera_syncram_aru1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altera_syncram_aru1.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_aru1" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_aru1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1994.tdf
    Info (12023): Found entity 1: altsyncram_1994 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_1994.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1994" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_aru1:auto_generated|altsyncram_1994:altsyncram1" File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altera_syncram_aru1.tdf Line: 35
Info (12128): Elaborating entity "ad_b2g" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|ad_b2g:i_dma_mem_waddr_b2g" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 218
Info (12128): Elaborating entity "ad_g2b" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|ad_g2b:i_dma_mem_rd_address_g2b" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 254
Info (12128): Elaborating entity "ad_g2b" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|ad_g2b:i_avl_mem_waddr_g2b" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 374
Info (12128): Elaborating entity "ad_b2g" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|ad_b2g:i_avl_mem_rd_address_b2g" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 419
Info (12128): Elaborating entity "avl_dacfifo_rd" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo.v Line: 176
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(196): truncated value with size 32 to match size of target (7) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 196
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(211): truncated value with size 32 to match size of target (7) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 211
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(250): truncated value with size 32 to match size of target (1) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 250
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(252): truncated value with size 32 to match size of target (1) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 252
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(258): truncated value with size 32 to match size of target (25) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 258
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(261): truncated value with size 32 to match size of target (25) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 261
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(329): truncated value with size 12 to match size of target (10) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 329
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(336): truncated value with size 15 to match size of target (12) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 336
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(377): truncated value with size 15 to match size of target (12) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 377
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(419): truncated value with size 32 to match size of target (8) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 419
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(420): truncated value with size 32 to match size of target (8) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 420
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(504): truncated value with size 32 to match size of target (12) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 504
Info (12128): Elaborating entity "alt_mem_asym_rd" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 168
Info (12128): Elaborating entity "system_bd_alt_mem_asym_10_ommashy" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/alt_mem_asym_rd.v Line: 78
Info (12128): Elaborating entity "system_bd_ram_2port_181_3tckbay" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_ommashy.v Line: 76
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_3tckbay.v Line: 74
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_3tckbay.v Line: 74
Info (12133): Instantiated megafunction "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_3tckbay.v Line: 74
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M20K"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "512"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_bru1.tdf
    Info (12023): Found entity 1: altera_syncram_bru1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altera_syncram_bru1.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_bru1" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2994.tdf
    Info (12023): Found entity 1: altsyncram_2994 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_2994.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2994" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1" File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altera_syncram_bru1.tdf Line: 35
Info (12128): Elaborating entity "ad_mem" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|ad_mem:i_mem" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 444
Info (12128): Elaborating entity "util_dacfifo_bypass" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo.v Line: 214
Warning (10036): Verilog HDL or VHDL warning at util_dacfifo_bypass.v(190): object "dac_address_diff_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 190
Warning (10036): Verilog HDL or VHDL warning at util_dacfifo_bypass.v(80): object "dac_mem_rea" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at util_dacfifo_bypass.v(91): object "dac_xfer_out" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 91
Warning (10230): Verilog HDL assignment warning at util_dacfifo_bypass.v(180): truncated value with size 13 to match size of target (10) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 180
Warning (10230): Verilog HDL assignment warning at util_dacfifo_bypass.v(190): truncated value with size 11 to match size of target (1) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 190
Warning (10230): Verilog HDL assignment warning at util_dacfifo_bypass.v(191): truncated value with size 13 to match size of target (10) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 191
Info (12128): Elaborating entity "alt_mem_asym_bypass" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 119
Info (12128): Elaborating entity "system_bd_alt_mem_asym_10_wryanuq" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/alt_mem_asym_bypass.v Line: 78
Info (12128): Elaborating entity "system_bd_ram_2port_181_sebxbea" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass|system_bd_ram_2port_181_sebxbea:alt_mem" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_wryanuq.v Line: 76
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass|system_bd_ram_2port_181_sebxbea:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_sebxbea.v Line: 74
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass|system_bd_ram_2port_181_sebxbea:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_sebxbea.v Line: 74
Info (12133): Instantiated megafunction "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass|system_bd_ram_2port_181_sebxbea:alt_mem|altera_syncram:altera_syncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_sebxbea.v Line: 74
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M20K"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_sf02.tdf
    Info (12023): Found entity 1: altera_syncram_sf02 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altera_syncram_sf02.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_sf02" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass|system_bd_ram_2port_181_sebxbea:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_sf02:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m894.tdf
    Info (12023): Found entity 1: altsyncram_m894 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_m894.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m894" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass|system_bd_ram_2port_181_sebxbea:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_sf02:auto_generated|altsyncram_m894:altsyncram1" File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altera_syncram_sf02.tdf Line: 35
Info (12128): Elaborating entity "avl_adxcfg" for hierarchy "system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 876
Info (12128): Elaborating entity "axi_ad9144" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1008
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/axi_ad9144.v Line: 175
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_regmap" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac.v Line: 151
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 139
Info (12128): Elaborating entity "up_dac_common" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 211
Info (12128): Elaborating entity "ad_rst" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_mmcm_rst_reg" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 410
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 436
Info (12128): Elaborating entity "up_xfer_status" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 446
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 474
Info (12128): Elaborating entity "up_dac_channel" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 261
Info (10264): Verilog HDL Case Statement information at up_dac_channel.v(384): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_dac_channel.v Line: 384
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_dac_channel.v Line: 425
Info (12128): Elaborating entity "up_dac_channel" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 261
Info (10264): Verilog HDL Case Statement information at up_dac_channel.v(384): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/up_dac_channel.v Line: 384
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_core" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac.v Line: 191
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_framer" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_framer:i_framer" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v Line: 97
Info (12128): Elaborating entity "ad_perfect_shuffle" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_framer:i_framer|ad_perfect_shuffle:i_channels_to_frames" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_framer.v Line: 127
Info (12128): Elaborating entity "ad_perfect_shuffle" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_framer:i_framer|ad_perfect_shuffle:i_frames_to_lanes" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_framer.v Line: 137
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_pn" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_pn:i_pn_gen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v Line: 109
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_channel" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v Line: 149
Info (12128): Elaborating entity "ad_dds" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_channel.v Line: 137
Warning (10230): Verilog HDL assignment warning at ad_dds.v(92): truncated value with size 32 to match size of target (16) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds.v Line: 92
Warning (10230): Verilog HDL assignment warning at ad_dds.v(93): truncated value with size 32 to match size of target (16) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds.v Line: 93
Info (12128): Elaborating entity "ad_dds_2" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds.v Line: 127
Info (12128): Elaborating entity "ad_dds_1" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_2.v Line: 138
Info (12128): Elaborating entity "ad_dds_sine_cordic" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_1.v Line: 78
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[12].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[13].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[14].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[15].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[16].pipe" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_mul" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_dds_1.v Line: 103
Info (12128): Elaborating entity "lpm_mult" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_mul.v Line: 85
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_mul.v Line: 85
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9144_10/synth/ad_mul.v Line: 85
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_widtha" = "21"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "38"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_pipeline" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_b4n.v
    Info (12023): Found entity 1: mult_b4n File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/mult_b4n.v Line: 28
Info (12128): Elaborating entity "mult_b4n" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_b4n:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "axi_dmac" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1155
Info (12128): Elaborating entity "axi_dmac_regmap" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 445
Info (10264): Verilog HDL Case Statement information at axi_dmac_regmap.v(178): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 178
Info (12128): Elaborating entity "axi_dmac_regmap_request" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 261
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_regmap_request.v Line: 306
Info (12128): Elaborating entity "fifo_address_sync" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|fifo_address_sync:i_address_sync" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/util_axis_fifo.v Line: 209
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 294
Info (12128): Elaborating entity "axi_dmac_transfer" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 573
Info (12128): Elaborating entity "axi_dmac_reset_manager" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_transfer.v Line: 240
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|sync_bits:i_sync_control_dest" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_reset_manager.v Line: 272
Info (12128): Elaborating entity "dmac_request_arb" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_transfer.v Line: 449
Info (12128): Elaborating entity "dmac_dest_axi_stream" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_axi_stream:i_dest_dma_stream" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 527
Info (12128): Elaborating entity "dmac_response_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_axi_stream:i_dest_dma_stream|dmac_response_generator:i_response_generator" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/dest_axi_stream.v Line: 154
Info (12128): Elaborating entity "dmac_src_mm_axi" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_mm_axi:i_src_dma_mm" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 668
Info (12128): Elaborating entity "splitter" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_mm_axi:i_src_dma_mm|splitter:i_req_splitter" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/src_axi_mm.v Line: 128
Info (12128): Elaborating entity "dmac_address_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_mm_axi:i_src_dma_mm|dmac_address_generator:i_addr_gen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/src_axi_mm.v Line: 165
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|sync_bits:i_sync_src_request_id" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 852
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|sync_event:sync_rewind" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 879
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|sync_event:sync_rewind|sync_bits:i_sync_out" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/sync_event.v Line: 62
Info (12128): Elaborating entity "axi_register_slice" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_register_slice:i_src_slice" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 932
Info (12128): Elaborating entity "axi_dmac_burst_memory" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 971
Info (12128): Elaborating entity "axi_dmac_resize_src" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_src:i_resize_src" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 383
Info (12128): Elaborating entity "ad_mem" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 398
Info (12128): Elaborating entity "axi_dmac_resize_dest" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 416
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|sync_bits:i_dest_sync_id" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 426
Info (12128): Elaborating entity "axi_register_slice" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_register_slice:i_dest_slice" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 992
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 1026
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo|sync_bits:i_waddr_sync" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/util_axis_fifo.v Line: 77
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 1059
Info (12128): Elaborating entity "dmac_request_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_request_generator:i_req_gen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 1137
Info (12128): Elaborating entity "axi_dmac_response_manager" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 1168
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(264): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 264
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(273): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 273
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(275): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 275
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 137
Info (12128): Elaborating entity "axi_ad9680" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1194
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/axi_ad9680.v Line: 128
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_regmap" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc.v Line: 133
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 152
Info (12128): Elaborating entity "up_adc_common" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 232
Info (12128): Elaborating entity "ad_rst" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_mmcm_rst_reg" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 406
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 428
Info (12128): Elaborating entity "up_xfer_status" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 440
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 449
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 289
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_adc_channel.v Line: 430
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_adc_channel.v Line: 474
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 289
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/up_adc_channel.v Line: 430
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_core" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc.v Line: 159
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_deframer" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_deframer:i_deframer" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_core.v Line: 69
Info (12128): Elaborating entity "ad_xcvr_rx_if" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_deframer:i_deframer|ad_xcvr_rx_if:g_xcvr_if[0].i_xcvr_if" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_deframer.v Line: 82
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_channel:g_channel[0].i_channel" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_core.v Line: 91
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_pnmon" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_channel:g_channel[0].i_channel|ad_ip_jesd204_tpl_adc_pnmon:i_pnmon" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_channel.v Line: 60
Info (12128): Elaborating entity "ad_pnmon" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_channel:g_channel[0].i_channel|ad_ip_jesd204_tpl_adc_pnmon:i_pnmon|ad_pnmon:i_pnmon" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_pnmon.v Line: 104
Info (12128): Elaborating entity "ad_datafmt" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_channel:g_channel[0].i_channel|ad_datafmt:g_datafmt[0].i_ad_datafmt" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_channel.v Line: 78
Info (12128): Elaborating entity "axi_dmac" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1341
Info (12128): Elaborating entity "axi_dmac_regmap" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 445
Info (10264): Verilog HDL Case Statement information at axi_dmac_regmap.v(178): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 178
Info (12128): Elaborating entity "axi_dmac_regmap_request" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 261
Info (12128): Elaborating entity "axi_dmac_transfer" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 573
Info (12128): Elaborating entity "dmac_request_arb" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_transfer.v Line: 449
Info (12128): Elaborating entity "dmac_dest_mm_axi" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 413
Info (12128): Elaborating entity "dmac_address_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/dest_axi_mm.v Line: 146
Info (12128): Elaborating entity "dmac_response_handler" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_response_handler:i_response_handler" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/dest_axi_mm.v Line: 176
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 434
Info (12128): Elaborating entity "dmac_src_axi_stream" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_axi_stream:i_src_dma_stream" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 745
Info (12128): Elaborating entity "dmac_data_mover" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_axi_stream:i_src_dma_stream|dmac_data_mover:i_data_mover" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/src_axi_stream.v Line: 133
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_rewind_req_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 766
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|sync_bits:i_sync_src_request_id" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 852
Info (12128): Elaborating entity "axi_dmac_burst_memory" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 971
Info (12128): Elaborating entity "ad_mem" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 398
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|sync_bits:i_dest_sync_id" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 426
Info (12128): Elaborating entity "dmac_request_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_request_generator:i_req_gen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 1137
Info (12128): Elaborating entity "system_bd_altera_emif_181_i6g4tza" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1376
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_yepuh6a" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_181/synth/system_bd_altera_emif_181_i6g4tza.v Line: 1841
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_yepuh6a_top" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a.sv Line: 3576
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wl1_l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wl2_l2core_data" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_pll" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 2418
Info (12128): Elaborating entity "altera_emif_arch_nf_pll_extra_clks" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 2429
Info (12128): Elaborating entity "altera_emif_arch_nf_oct" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_oct:oct_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 2444
Info (12128): Elaborating entity "altera_emif_arch_nf_core_clks_rsts" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 2480
Info (12128): Elaborating entity "altera_emif_arch_nf_bufs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 2630
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_unused" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_unused:unused_pin[0].ub" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 241
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_udir_df_o" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 263
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_udir_se_o" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 371
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_udir_se_o" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 580
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_bdir_se" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 963
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_udir_se_i" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 1095
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_bdir_df" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 1134
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 2667
Info (12128): Elaborating entity "altera_emif_arch_nf_io_tiles_wrap" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 2989
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_io_tiles" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 836
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "all_tiles_t2l_phy_clk_phs" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "all_tiles_t2l_phy_clk" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_abphy_mux" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 1201
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_seq_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 3023
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_cal_req_regs" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 83
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 93
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_rlat_regs" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 167
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_cal_success_regs" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 201
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_avl_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 3049
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_sideband_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 3081
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_mmr_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_hmc_mmr_if:hmc_mmr_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 3093
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_amm_data_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_hmc_amm_data_if:hmc.amm.data_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a_top.sv Line: 3317
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (12128): Elaborating entity "system_bd_altera_emif_cal_slave_nf_181_fflgvsa" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_181/synth/system_bd_altera_emif_181_i6g4tza.v Line: 1856
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_fflgvsa.v Line: 76
Info (12128): Elaborating entity "system_bd_altera_avalon_onchip_memory2_181_76knrqa" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_fflgvsa.v Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v Line: 71
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v Line: 71
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "seq_cal_soft_m20k.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gcm1.tdf
    Info (12023): Found entity 1: altsyncram_gcm1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_gcm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gcm1" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_mm_interconnect_181_aa7z3hi" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|system_bd_altera_mm_interconnect_181_aa7z3hi:mm_interconnect_0" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_fflgvsa.v Line: 114
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|system_bd_altera_mm_interconnect_181_aa7z3hi:mm_interconnect_0|altera_merlin_master_translator:ioaux_master_bridge_m0_translator" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_aa7z3hi.v Line: 102
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|system_bd_altera_mm_interconnect_181_aa7z3hi:mm_interconnect_0|altera_merlin_slave_translator:ioaux_soft_ram_s1_translator" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_aa7z3hi.v Line: 166
Info (12128): Elaborating entity "system_bd_altera_avalon_pio_181_sesqgfy" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_pio_181_sesqgfy:sys_gpio_bd" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1389
Info (12128): Elaborating entity "system_bd_altera_avalon_pio_181_wvvmw7a" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_pio_181_wvvmw7a:sys_gpio_in" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1401
Info (12128): Elaborating entity "system_bd_altera_avalon_pio_181_o6mwuyy" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_pio_181_o6mwuyy:sys_gpio_out" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1412
Info (12128): Elaborating entity "system_bd_altera_arria10_hps_181_o76rqqy" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1551
Info (12128): Elaborating entity "system_bd_altera_arria10_interface_generator_140_aeld3ta" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_hps_181/synth/system_bd_altera_arria10_hps_181_o76rqqy.v Line: 264
Warning (10034): Output port "emif_gp_to_emif" at system_bd_altera_arria10_interface_generator_140_aeld3ta.sv(27) has no driver File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_aeld3ta.sv Line: 27
Info (12128): Elaborating entity "a10_hps_emif_interface" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|a10_hps_emif_interface:emif_interface" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_aeld3ta.sv Line: 193
Info (12128): Elaborating entity "hps_emif_interface_to_ddr" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|a10_hps_emif_interface:emif_interface|hps_emif_interface_to_ddr:inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 960
Info (12128): Elaborating entity "twentynm_hps_rl_interface_fpga2hps" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_aeld3ta.sv Line: 209
Info (12128): Elaborating entity "f2s_rl_adp" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1144
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5394
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5428
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5445
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5462
Info (12128): Elaborating entity "twentynm_hps_rl_interface_hps2fpga_light_weight" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_aeld3ta.sv Line: 354
Info (12128): Elaborating entity "s2f_rl_adp" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1677
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5008
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5042
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5059
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_b" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5076
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1684
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1685
Info (12128): Elaborating entity "twentynm_hps_rl_interface_hps2fpga" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_aeld3ta.sv Line: 371
Info (12128): Elaborating entity "s2f_rl_adp" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1422
Info (12128): Elaborating entity "twentynm_hps_rl_mode2_fpga2sdram" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_aeld3ta.sv Line: 615
Info (12128): Elaborating entity "f2s_rl_delay_adp" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 3838
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7051
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7052
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7054
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7057
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7064
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7068
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7073
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7079
Info (12128): Elaborating entity "f2s_rl_adp" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7199
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5428
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5445
Info (12128): Elaborating entity "f2s_rl_delay_adp" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 3922
Info (12128): Elaborating entity "system_bd_altera_arria10_hps_io_181_fbqmexy" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_hps_io_181_fbqmexy:hps_io" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_hps_181/synth/system_bd_altera_arria10_hps_181_o76rqqy.v Line: 311
Info (12128): Elaborating entity "system_bd_altera_arria10_interface_generator_140_nuexhka" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_hps_io_181_fbqmexy:hps_io|system_bd_altera_arria10_interface_generator_140_nuexhka:border" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_hps_io_181/synth/system_bd_altera_arria10_hps_io_181_fbqmexy.v Line: 101
Info (12128): Elaborating entity "system_bd_altera_emif_a10_hps_181_fyxkrly" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1577
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_gsbdrhy" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_a10_hps_181/synth/system_bd_altera_emif_a10_hps_181_fyxkrly.v Line: 1819
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_gsbdrhy_top" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy.sv Line: 3576
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wl1_l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wl2_l2core_data" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_pll" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_top.sv Line: 2418
Info (12128): Elaborating entity "altera_emif_arch_nf_oct" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_oct:oct_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_top.sv Line: 2444
Info (12128): Elaborating entity "altera_emif_arch_nf_hps_clks_rsts" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_hps_clks_rsts:hps.hps_clks_rsts_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_top.sv Line: 2462
Info (12128): Elaborating entity "altera_emif_arch_nf_bufs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_top.sv Line: 2630
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_gsbdrhy_io_aux" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|system_bd_altera_emif_arch_nf_181_gsbdrhy_io_aux:io_aux_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_top.sv Line: 2667
Info (12128): Elaborating entity "altera_emif_arch_nf_io_tiles_wrap" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_top.sv Line: 2989
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_io_tiles" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 836
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "all_tiles_t2l_phy_clk_phs" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "all_tiles_t2l_phy_clk" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_abphy_mux" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 1201
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_seq_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_top.sv Line: 3023
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_cal_req_regs" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 83
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 93
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_rlat_regs" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 167
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_avl_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_top.sv Line: 3049
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_sideband_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_top.sv Line: 3081
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_ast_data_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_hmc_ast_data_if:hmc.hmc_ast.data_if_inst" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy_top.sv Line: 3339
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (12128): Elaborating entity "system_bd_altera_avalon_spi_181_gh3z34i" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1593
Info (12128): Elaborating entity "util_upack" for hierarchy "system_bd:i_system_bd|util_upack:util_ad9144_upack" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1635
Info (12128): Elaborating entity "util_upack_dsf" for hierarchy "system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack.v Line: 182
Warning (10230): Verilog HDL assignment warning at util_upack_dsf.v(148): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 148
Warning (10230): Verilog HDL assignment warning at util_upack_dsf.v(210): truncated value with size 576 to match size of target (512) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 210
Info (12128): Elaborating entity "util_upack_dsf" for hierarchy "system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[1].i_dsf" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack.v Line: 182
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(78): object "dac_samples_i_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(79): object "dac_samples_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(80): object "dac_data_d2_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(81): object "dac_data_i_d2_0_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(82): object "dac_data_i_d2_1_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 82
Info (12128): Elaborating entity "util_upack_dmx" for hierarchy "system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dmx:g_dmx[0].i_dmx" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack.v Line: 204
Info (10264): Verilog HDL Case Statement information at util_upack_dmx.v(504): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_upack_10/synth/util_upack_dmx.v Line: 504
Info (12128): Elaborating entity "util_cpack" for hierarchy "system_bd:i_system_bd|util_cpack:util_ad9680_cpack" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1670
Info (12128): Elaborating entity "util_cpack_mux" for hierarchy "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[0].i_mux" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack.v Line: 198
Info (10264): Verilog HDL Case Statement information at util_cpack_mux.v(153): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_mux.v Line: 153
Info (12128): Elaborating entity "util_cpack_dsf" for hierarchy "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_dsf:g_dsf[0].i_dsf" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack.v Line: 248
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(107): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 107
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(109): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 109
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(136): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 136
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(138): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 138
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(140): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 140
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(142): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 142
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(144): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 144
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(146): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 146
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(148): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 148
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(150): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 150
Info (12128): Elaborating entity "util_cpack_dsf" for hierarchy "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_dsf:g_dsf[1].i_dsf" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack.v Line: 248
Warning (10036): Verilog HDL or VHDL warning at util_cpack_dsf.v(66): object "adc_samples_int" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at util_cpack_dsf.v(67): object "adc_data_int" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at util_cpack_dsf.v(70): object "adc_data_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 70
Info (12128): Elaborating entity "system_bd_altera_mm_interconnect_181_lokqtjy" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 1952
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_slave_translator:ad9144_jesd204_lane_pll_reconfig_translator" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 3059
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 3763
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 3955
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 4083
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_management_agent" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 4183
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_management_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_management_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_management_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_reconfig_agent" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 4383
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_reconfig_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_reconfig_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 4683
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_slave_agent:ad9144_jesd204_lane_pll_reconfig_agent" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 4967
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_slave_agent:ad9144_jesd204_lane_pll_reconfig_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_sc_fifo:ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 5008
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_sc_fifo:ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 5049
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_7r73xsq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_router_181_7r73xsq:router" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 7389
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_7r73xsq_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_router_181_7r73xsq:router|system_bd_altera_merlin_router_181_7r73xsq_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_7r73xsq.sv Line: 206
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_5jv4g3i" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_router_181_5jv4g3i:router_001" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 7405
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_5jv4g3i_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_router_181_5jv4g3i:router_001|system_bd_altera_merlin_router_181_5jv4g3i_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_5jv4g3i.sv Line: 206
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_vid2ffq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_router_181_vid2ffq:router_002" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 7421
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_vid2ffq_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_router_181_vid2ffq:router_002|system_bd_altera_merlin_router_181_vid2ffq_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vid2ffq.sv Line: 178
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_is25pci" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_router_181_is25pci:router_003" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 7437
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_is25pci_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_router_181_is25pci:router_003|system_bd_altera_merlin_router_181_is25pci_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_is25pci.sv Line: 178
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_bwzjejy" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_router_181_bwzjejy:router_018" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 7677
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_bwzjejy_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_router_181_bwzjejy:router_018|system_bd_altera_merlin_router_181_bwzjejy_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_bwzjejy.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 7951
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:ad9144_jesd204_link_management_wr_burst_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 8051
Info (12128): Elaborating entity "altera_merlin_burst_adapter_new" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:ad9144_jesd204_link_management_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter.sv Line: 237
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:ad9144_jesd204_link_management_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:ad9144_jesd204_link_management_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 344
Info (12128): Elaborating entity "altera_default_burst_converter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:ad9144_jesd204_link_management_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 1423
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_cex433a" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_demultiplexer_181_cex433a:cmd_demux" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 9700
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_gzx6zvy" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_gzx6zvy:cmd_mux" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 9866
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_fd5j6cy" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_fd5j6cy:cmd_mux_016" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 10144
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_fd5j6cy:cmd_mux_016|altera_merlin_arbitrator:arb" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_fd5j6cy.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_fd5j6cy:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_ujpdosq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_demultiplexer_181_ujpdosq:rsp_demux" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 10483
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_bamevga" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_demultiplexer_181_bamevga:rsp_demux_016" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 10761
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_icq7jyi" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_icq7jyi:rsp_mux" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 11232
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_icq7jyi:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_icq7jyi.sv Line: 646
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_icq7jyi:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 11412
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 11598
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "system_bd_altera_avalon_st_adapter_181_yil4cga" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_avalon_st_adapter_181_yil4cga:avalon_st_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_lokqtjy.v Line: 16308
Info (12128): Elaborating entity "system_bd_error_adapter_181_6bjmpii" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|system_bd_altera_avalon_st_adapter_181_yil4cga:avalon_st_adapter|system_bd_error_adapter_181_6bjmpii:error_adapter_0" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_yil4cga.v Line: 200
Info (12128): Elaborating entity "system_bd_altera_mm_interconnect_181_zikmthi" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 2067
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_merlin_axi_master_ni:axi_ad9680_dma_m_dest_axi_agent" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 471
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_merlin_axi_master_ni:axi_ad9680_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_merlin_axi_master_ni:axi_ad9144_dma_m_src_axi_agent" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 599
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2sdram0_data_agent" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 718
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2sdram0_data_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2sdram0_data_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_u6yp66a" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|system_bd_altera_merlin_router_181_u6yp66a:router" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 734
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_u6yp66a_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|system_bd_altera_merlin_router_181_u6yp66a:router|system_bd_altera_merlin_router_181_u6yp66a_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_u6yp66a.sv Line: 179
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_a3opjsa" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|system_bd_altera_merlin_router_181_a3opjsa:router_001" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 750
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_a3opjsa_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|system_bd_altera_merlin_router_181_a3opjsa:router_001|system_bd_altera_merlin_router_181_a3opjsa_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_a3opjsa.sv Line: 179
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_vd7rmzq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|system_bd_altera_merlin_router_181_vd7rmzq:router_004" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 798
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_vd7rmzq_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|system_bd_altera_merlin_router_181_vd7rmzq:router_004|system_bd_altera_merlin_router_181_vd7rmzq_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vd7rmzq.sv Line: 178
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_se6h4cq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|system_bd_altera_merlin_router_181_se6h4cq:router_005" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 814
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_se6h4cq_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|system_bd_altera_merlin_router_181_se6h4cq:router_005|system_bd_altera_merlin_router_181_se6h4cq_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_se6h4cq.sv Line: 178
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_xc6jyli" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|system_bd_altera_merlin_demultiplexer_181_xc6jyli:cmd_demux" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 831
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_54dmmfa" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|system_bd_altera_merlin_multiplexer_181_54dmmfa:cmd_mux" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 905
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_m5jixwa" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|system_bd_altera_merlin_demultiplexer_181_m5jixwa:rsp_demux" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 951
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_6j3q3si" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|system_bd_altera_merlin_multiplexer_181_6j3q3si:rsp_mux" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 991
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 1073
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_zikmthi.v Line: 1135
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "system_bd_altera_irq_mapper_181_2ftwj2y" for hierarchy "system_bd:i_system_bd|system_bd_altera_irq_mapper_181_2ftwj2y:irq_mapper" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 2080
Info (12128): Elaborating entity "system_bd_altera_irq_mapper_181_acw3b6a" for hierarchy "system_bd:i_system_bd|system_bd_altera_irq_mapper_181_acw3b6a:irq_mapper_001" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 2086
Info (12128): Elaborating entity "system_bd_altera_avalon_st_adapter_181_33ynmea" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_33ynmea:avalon_st_adapter" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 2113
Info (12128): Elaborating entity "system_bd_timing_adapter_181_4ceyadi" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_33ynmea:avalon_st_adapter|system_bd_timing_adapter_181_4ceyadi:timing_adapter_0" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_33ynmea.v Line: 196
Warning (10036): Verilog HDL or VHDL warning at system_bd_timing_adapter_181_4ceyadi.sv(82): object "in_ready" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_4ceyadi.sv Line: 82
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|altera_reset_controller:rst_controller_001" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/synth/system_bd.v Line: 2239
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.07.15.13:39:35 Progress: Loading sld265e23b5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab: "Transforming system: alt_sld_fab"
Info (11172): Alt_sld_fab: Running transform generation_view_transform
Info (11172): Alt_sld_fab: Running transform generation_view_transform took 0.001s
Info (11172): Alt_sld_fab: Running transform generation_view_transform
Info (11172): Alt_sld_fab: Running transform generation_view_transform took 0.000s
Info (11172): Presplit: Running transform generation_view_transform
Info (11172): Presplit: Running transform generation_view_transform took 0.000s
Info (11172): Splitter: Running transform generation_view_transform
Info (11172): Splitter: Running transform generation_view_transform took 0.000s
Info (11172): A10xcvrfabric: Running transform generation_view_transform
Info (11172): A10xcvrfabric: Running transform generation_view_transform took 0.000s
Info (11172): Alt_sld_fab: Running transform merlin_avalon_transform
Info (11172): Alt_sld_fab: Running transform merlin_avalon_transform took 0.064s
Info (11172): Alt_sld_fab: Running transform merlin_avalon_transform
Info (11172): Alt_sld_fab: Running transform merlin_avalon_transform took 0.007s
Info (11172): Alt_sld_fab: "Naming system components in system: alt_sld_fab"
Info (11172): Alt_sld_fab: "Processing generation queue"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_alt_sld_fab_181_6nw3lty"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_altera_super_splitter_181_2uutyii"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_altera_sld_splitter_181_czbpdla"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 9 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/alt_sld_fab_181/synth/alt_sld_fab_alt_sld_fab_181_6nw3lty.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_181_6nw3lty File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/ip/sld265e23b5/alt_sld_fab_181/synth/alt_sld_fab_alt_sld_fab_181_6nw3lty.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/sld265e23b5/alt_sld_fab_181/synth/alt_sld_fab_alt_sld_fab_181_6nw3lty_cfg.v
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_181_6nw3lty_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/ip/sld265e23b5/alt_sld_fab_181/synth/alt_sld_fab_alt_sld_fab_181_6nw3lty_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/altera_a10_xcvr_reset_sequencer_181/synth/alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy.v
    Info (12023): Found entity 1: alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/ip/sld265e23b5/altera_a10_xcvr_reset_sequencer_181/synth/alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/altera_a10_xcvr_reset_sequencer_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/ip/sld265e23b5/altera_a10_xcvr_reset_sequencer_181/synth/alt_xcvr_resync.sv Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/altera_a10_xcvr_reset_sequencer_181/synth/altera_xcvr_reset_sequencer.sv
    Info (12023): Found entity 1: altera_xcvr_reset_sequencer File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/ip/sld265e23b5/altera_a10_xcvr_reset_sequencer_181/synth/altera_xcvr_reset_sequencer.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/altera_sld_splitter_181/synth/alt_sld_fab_altera_sld_splitter_181_czbpdla.sv
    Info (12023): Found entity 1: alt_sld_fab_altera_sld_splitter_181_czbpdla File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/ip/sld265e23b5/altera_sld_splitter_181/synth/alt_sld_fab_altera_sld_splitter_181_czbpdla.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/altera_super_splitter_181/synth/alt_sld_fab_altera_super_splitter_181_2uutyii.sv
    Info (12023): Found entity 1: alt_sld_fab_altera_super_splitter_181_2uutyii File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/ip/sld265e23b5/altera_super_splitter_181/synth/alt_sld_fab_altera_super_splitter_181_2uutyii.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/synth/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/ip/sld265e23b5/synth/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/sld265e23b5/synth/alt_sld_fab_cfg.v
    Info (12022): Found design unit 1: alt_sld_fab_cfg:config File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/ip/sld265e23b5/synth/alt_sld_fab_cfg.v Line: 1
Info (13014): Ignored 15328 buffer(s)
    Info (13019): Ignored 15328 SOFT buffer(s)
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_src_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_dest_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[3].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[2].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[1].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[0].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 19 instances of uninferred RAM logic
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_src" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 200
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_dest" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/request_arb.v Line: 201
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 146
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[3].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[3].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[3].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[3].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
Info (19000): Inferred 30 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|bl_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 26
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 26
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_src_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_dest_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_dest_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 26
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 26
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|ad_mem:i_mem|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[3].i_lane|elastic_buffer:i_elastic_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[2].i_lane|elastic_buffer:i_elastic_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[1].i_lane|elastic_buffer:i_elastic_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|elastic_buffer:i_elastic_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[3].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[2].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[1].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[0].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[3].i_mux|adc_mux_data_0_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[2].i_mux|adc_mux_data_0_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[1].i_mux|adc_mux_data_0_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[0].i_mux|adc_mux_data_0_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[3].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[2].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[3].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[2].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_dest_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_dest_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8i1.tdf
    Info (12023): Found entity 1: altsyncram_b8i1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_b8i1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[3].i_lane|elastic_buffer:i_elastic_buffer|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[3].i_lane|elastic_buffer:i_elastic_buffer|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_prp1.tdf
    Info (12023): Found entity 1: altsyncram_prp1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_prp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[2].i_lane|elastic_buffer:i_elastic_buffer|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[2].i_lane|elastic_buffer:i_elastic_buffer|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nrp1.tdf
    Info (12023): Found entity 1: altsyncram_nrp1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_nrp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[3].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[3].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ri1.tdf
    Info (12023): Found entity 1: altsyncram_9ri1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_9ri1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|ad_mem:i_mem|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|ad_mem:i_mem|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tum1.tdf
    Info (12023): Found entity 1: altsyncram_tum1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_tum1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vrp1.tdf
    Info (12023): Found entity 1: altsyncram_vrp1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_vrp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|altsyncram:bl_mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|altsyncram:bl_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dlp1.tdf
    Info (12023): Found entity 1: altsyncram_dlp1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_dlp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "26"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "26"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_90p1.tdf
    Info (12023): Found entity 1: altsyncram_90p1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_90p1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_src_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_src_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ari1.tdf
    Info (12023): Found entity 1: altsyncram_ari1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_ari1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_dest_rtl_1"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_dest_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vkp1.tdf
    Info (12023): Found entity 1: altsyncram_vkp1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_vkp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|altsyncram:burst_len_mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|altsyncram:burst_len_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5lp1.tdf
    Info (12023): Found entity 1: altsyncram_5lp1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_5lp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3vp1.tdf
    Info (12023): Found entity 1: altsyncram_3vp1 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_3vp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|altshift_taps:dds_data_width_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|altshift_taps:dds_data_width_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "15"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9nu.tdf
    Info (12023): Found entity 1: shift_taps_9nu File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/shift_taps_9nu.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|altshift_taps:dds_data_width_rtl_0|shift_taps_9nu:auto_generated|altera_counter:altera_counter1" File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/shift_taps_9nu.tdf Line: 35
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|altshift_taps:dds_data_width_rtl_0|shift_taps_9nu:auto_generated|altera_counter:altera_counter1" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/shift_taps_9nu.tdf Line: 35
    Info (12134): Parameter "DIRECTION" = "UP"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_9k81.tdf
    Info (12023): Found entity 1: altera_syncram_9k81 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altera_syncram_9k81.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7c84.tdf
    Info (12023): Found entity 1: altsyncram_7c84 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_7c84.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[3].i_mux|altshift_taps:adc_mux_data_0_0_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[3].i_mux|altshift_taps:adc_mux_data_0_0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "45"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_cnu.tdf
    Info (12023): Found entity 1: shift_taps_cnu File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/shift_taps_cnu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_fk81.tdf
    Info (12023): Found entity 1: altera_syncram_fk81 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altera_syncram_fk81.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dc84.tdf
    Info (12023): Found entity 1: altsyncram_dc84 File: C:/Git/AnalogDevice/projects/daq2/a10soc/db/altsyncram_dc84.tdf Line: 27
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 3267 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[5].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[6].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[7].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[8].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[9].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[10].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[11].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[12].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[13].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[14].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[15].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[16].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[17].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[18].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[19].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[20].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[21].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[22].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[23].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[24].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[25].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[26].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[27].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[28].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[29].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[30].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[31].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_valid_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:b_ready_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_last_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:_w_valid_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:r_ready_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[4].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[5].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[6].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[7].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[8].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[9].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[10].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[11].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[12].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[13].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[14].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[15].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[16].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[17].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[18].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[19].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[20].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[21].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[22].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[23].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[24].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[25].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[26].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[27].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[28].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[29].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[30].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[31].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[4].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[5].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[6].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[7].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[8].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[9].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[10].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[11].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[12].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[13].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[14].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[15].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[4].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[5].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[6].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[7].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[8].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[9].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[10].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[11].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[12].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[13].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[14].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[15].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[16].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[17].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[18].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[19].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[20].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[21].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[22].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[23].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[24].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[25].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[26].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[27].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[28].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[29].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[30].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[31].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[32].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[33].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[34].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[35].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[36].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[37].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[38].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[39].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[40].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[41].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[42].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[43].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[44].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[45].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[46].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[47].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[48].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[49].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[50].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[51].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[52].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[53].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[54].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[55].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[56].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[57].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[58].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[59].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[60].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[61].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[62].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[63].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[64].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[65].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[66].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[67].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[68].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[69].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[70].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[71].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[72].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[73].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[74].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[75].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[76].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[77].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[78].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[79].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[80].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[81].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[82].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[83].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[84].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[85].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[86].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[87].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[88].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[89].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[90].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[91].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[92].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[93].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[94].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[95].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[96].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[97].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[98].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[99].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[100].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[101].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[102].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[103].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[104].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[105].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[106].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[107].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[108].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[109].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[110].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[111].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[112].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[113].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[114].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[115].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[116].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[117].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[118].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[119].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[120].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[121].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[122].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[123].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[124].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[125].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[126].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[127].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[4].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[4].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[4].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[5].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[6].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[7].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[8].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[9].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[10].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[11].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[12].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[13].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[14].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[15].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[16].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[17].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[18].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[19].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[20].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[21].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[22].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[23].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[24].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[25].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[26].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[27].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[28].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[29].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[30].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[31].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[5].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[6].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[7].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[8].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[9].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[10].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[11].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[12].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[13].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[14].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[15].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[16].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[17].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[18].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[19].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[20].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[21].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[22].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[23].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[24].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[25].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[26].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[27].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[28].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[29].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[30].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[31].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_valid_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:b_ready_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_last_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:_w_valid_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:r_ready_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[5].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[6].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[7].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[8].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[9].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[10].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[11].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[12].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[13].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[14].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[15].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[16].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[17].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[18].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[19].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[20].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[21].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[22].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[23].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[24].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[25].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[26].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[27].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[28].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[29].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[30].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[31].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[5].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[6].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[7].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[8].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[9].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[10].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[11].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[12].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[13].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[14].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[15].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[5].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[6].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[7].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[8].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[9].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[10].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[11].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[12].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[13].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[14].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[15].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[16].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[17].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[18].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[19].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[20].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[21].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[22].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[23].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[24].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[25].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[26].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[27].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[28].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[29].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[30].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[31].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[32].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[33].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[34].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[35].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[36].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[37].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[38].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[39].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[40].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[41].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[42].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[43].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[44].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[45].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[46].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[47].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[48].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[49].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[50].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[51].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[52].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[53].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[54].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[55].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[56].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[57].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[58].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[59].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[60].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[61].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[62].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[63].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[64].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[65].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[66].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[67].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[68].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[69].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[70].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[71].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[72].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[73].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[74].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[75].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[76].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[77].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[78].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[79].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[80].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[81].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[82].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[83].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[84].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[85].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[86].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[87].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[88].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[89].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[90].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[91].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[92].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[93].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[94].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[95].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[96].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[97].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[98].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[99].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[100].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[101].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[102].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[103].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[104].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[105].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[106].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[107].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[108].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[109].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[110].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[111].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[112].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[113].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[114].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[115].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[116].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[117].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[118].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[119].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[120].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[121].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[122].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[123].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[124].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[125].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[126].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[127].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[5].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[6].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[7].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[8].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[9].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[10].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[11].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[12].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[13].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[14].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[15].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[16].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[17].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[18].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[19].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[20].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[21].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[22].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[23].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[24].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[25].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[26].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[27].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[28].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[29].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[30].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[31].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[5].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[6].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[7].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[8].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[9].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[10].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[11].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[12].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[13].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[14].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[15].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[16].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[17].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[18].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[19].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[20].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[21].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[22].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[23].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[24].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[25].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[26].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[27].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[28].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[29].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[30].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[31].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_valid_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:b_ready_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_last_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:_w_valid_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:r_ready_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[5].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[6].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[7].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[8].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[9].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[10].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[11].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[12].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[13].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[14].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[15].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[16].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[17].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[18].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[19].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[20].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[21].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[22].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[23].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[24].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[25].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[26].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[27].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[28].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[29].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[30].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[31].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[5].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[6].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[7].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[8].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[9].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[10].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[11].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[12].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[13].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[14].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[15].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[5].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[6].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[7].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[8].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[9].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[10].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[11].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[12].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[13].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[14].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[15].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[16].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[17].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[18].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[19].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[20].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[21].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[22].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[23].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[24].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[25].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[26].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[27].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[28].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[29].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[30].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[31].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[32].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[33].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[34].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[35].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[36].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[37].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[38].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[39].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[40].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[41].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[42].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[43].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[44].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[45].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[46].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[47].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[48].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[49].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[50].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[51].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[52].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[53].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[54].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[55].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[56].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[57].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[58].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[59].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[60].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[61].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[62].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[63].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[64].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[65].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[66].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[67].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[68].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[69].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[70].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[71].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[72].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[73].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[74].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[75].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[76].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[77].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[78].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[79].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[80].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[81].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[82].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[83].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[84].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[85].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[86].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[87].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[88].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[89].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[90].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[91].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[92].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[93].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[94].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[95].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[96].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[97].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[98].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[99].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[100].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[101].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[102].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[103].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[104].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[105].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[106].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[107].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[108].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[109].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[110].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[111].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[112].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[113].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[114].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[115].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[116].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[117].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[118].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[119].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[120].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[121].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[122].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[123].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[124].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[125].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[126].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[127].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[5].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[6].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[7].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[8].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[9].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[10].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[11].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[12].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[13].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[14].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[15].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[16].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[17].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[18].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[19].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[20].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[21].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[22].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[23].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[24].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[25].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[26].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[27].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[28].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[29].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[30].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[31].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_valid_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:b_ready_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_last_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:_w_valid_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:r_ready_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[5].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[6].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[7].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[8].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[9].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[10].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[11].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[12].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[13].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[14].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[15].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[16].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[17].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[18].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[19].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[20].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[21].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[22].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[23].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[24].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[25].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[26].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[27].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[28].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[29].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[30].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[31].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[5].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[6].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[7].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[8].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[9].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[10].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[11].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[12].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[13].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[14].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[15].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[5].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[6].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[7].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[8].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[9].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[10].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[11].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[12].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[13].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[14].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[15].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[16].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[17].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[18].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[19].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[20].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[21].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[22].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[23].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[24].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[25].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[26].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[27].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[28].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[29].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[30].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[31].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[32].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[33].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[34].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[35].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[36].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[37].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[38].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[39].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[40].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[41].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[42].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[43].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[44].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[45].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[46].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[47].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[48].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[49].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[50].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[51].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[52].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[53].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[54].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[55].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[56].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[57].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[58].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[59].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[60].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[61].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[62].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[63].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[64].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[65].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[66].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[67].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[68].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[69].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[70].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[71].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[72].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[73].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[74].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[75].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[76].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[77].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[78].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[79].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[80].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[81].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[82].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[83].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[84].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[85].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[86].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[87].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[88].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[89].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[90].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[91].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[92].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[93].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[94].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[95].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[96].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[97].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[98].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[99].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[100].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[101].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[102].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[103].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[104].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[105].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[106].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[107].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[108].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[109].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[110].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[111].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[112].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[113].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[114].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[115].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[116].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[117].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[118].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[119].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[120].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[121].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[122].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[123].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[124].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[125].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[126].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[127].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[5].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[6].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[7].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[8].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[9].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[10].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[11].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[12].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[13].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[14].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[15].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[16].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[17].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[18].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[19].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[20].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[21].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[22].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[23].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[24].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[25].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[26].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[27].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[28].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[29].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[30].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[31].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
Info (144001): Generated suppressed messages file C:/Git/AnalogDevice/projects/daq2/a10soc/daq2_a10soc.map.smsg
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Info (21057): Implemented 62409 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 41 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 157 bidirectional pins
    Info (21061): Implemented 60113 logic cells
    Info (21064): Implemented 1801 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 2393 megabytes
    Info: Processing ended: Mon Jul 15 13:43:35 2019
    Info: Elapsed time: 00:07:56
    Info: Total CPU time (on all processors): 00:10:47
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 15 13:43:37 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off daq2_a10soc -c daq2_a10soc
Info: qfit2_default_script.tcl version: #1
Info: Project  = daq2_a10soc
Info: Revision = daq2_a10soc
Info (12262): Starting Fitter periphery placement operations
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10AS066N3F40E2SG for design "daq2_a10soc"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:51
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AH18
Info (12627): Pin ~ALTERA_CLKUSR~ is reserved at location AP20
Info (18163): Pin ~ALTERA_CLKUSR~ was reserved for calibration. This pin must be assigned a 100-125 MHz clock.
Info (11685): 18 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins
    Info (11684): Differential I/O pin "tx_serial_data[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[0](n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 140
    Info (11684): Differential I/O pin "tx_serial_data[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[1](n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 140
    Info (11684): Differential I/O pin "tx_serial_data[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[2](n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 140
    Info (11684): Differential I/O pin "tx_serial_data[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[3](n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 140
    Info (11684): Differential I/O pin "rx_sync" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_sync(n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 135
    Info (11684): Differential I/O pin "sys_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "sys_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 42
    Info (11684): Differential I/O pin "trig" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "trig(n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 144
    Info (11684): Differential I/O pin "sys_ddr_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "sys_ddr_ref_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 68
    Info (11684): Differential I/O pin "rx_serial_data[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[3](n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 136
    Info (11684): Differential I/O pin "rx_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_ref_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 133
    Info (11684): Differential I/O pin "rx_serial_data[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[2](n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 136
    Info (11684): Differential I/O pin "rx_serial_data[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[1](n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 136
    Info (11684): Differential I/O pin "rx_serial_data[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[0](n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 136
    Info (11684): Differential I/O pin "hps_ddr_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "hps_ddr_ref_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 47
    Info (11684): Differential I/O pin "tx_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_ref_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 137
    Info (11684): Differential I/O pin "rx_sysref" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_sysref(n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 134
    Info (11684): Differential I/O pin "tx_sync" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_sync(n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 139
    Info (11684): Differential I/O pin "tx_sysref" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_sysref(n)" File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 138
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (12785): Fitter finished merging On-chip termination (OCT) logic blocks
    Info (12786): Removing unused on-chip termination logic block "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_fyxkrly:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_gsbdrhy:arch|system_bd_altera_emif_arch_nf_181_gsbdrhy_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_logic_inst" from the netlist
    Info (12786): Removing unused on-chip termination logic block "system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_logic_inst" from the netlist
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Info (15134): You specified location assignments for transceiver Avalon Memory-Mapped interface group"XCVR_0". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel.
    Info (15135): Transceiver Avalon Memory-Mapped interface group "PIN_K39" specified for the first transceiver Avalon Memory-Mapped interface "tx_serial_data[0]".
    Info (15136): Transceiver Avalon Memory-Mapped interface group "PIN_P31" specified for the second transceiver Avalon Memory-Mapped interface "rx_serial_data[0]".
Info (12269): Merged HSSI Avalon Memory-Mapped interface instances "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" and "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" into single Avalon Memory-Mapped Interface.
Info (15134): You specified location assignments for transceiver Avalon Memory-Mapped interface group"XCVR_1". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel.
    Info (15135): Transceiver Avalon Memory-Mapped interface group "PIN_N37" specified for the first transceiver Avalon Memory-Mapped interface "tx_serial_data[1]".
    Info (15136): Transceiver Avalon Memory-Mapped interface group "PIN_T31" specified for the second transceiver Avalon Memory-Mapped interface "rx_serial_data[1]".
Info (12269): Merged HSSI Avalon Memory-Mapped interface instances "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" and "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" into single Avalon Memory-Mapped Interface.
Info (15134): You specified location assignments for transceiver Avalon Memory-Mapped interface group"XCVR_2". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel.
    Info (15135): Transceiver Avalon Memory-Mapped interface group "PIN_L37" specified for the first transceiver Avalon Memory-Mapped interface "tx_serial_data[2]".
    Info (15136): Transceiver Avalon Memory-Mapped interface group "PIN_P35" specified for the second transceiver Avalon Memory-Mapped interface "rx_serial_data[2]".
Info (12269): Merged HSSI Avalon Memory-Mapped interface instances "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" and "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" into single Avalon Memory-Mapped Interface.
Info (15134): You specified location assignments for transceiver Avalon Memory-Mapped interface group"XCVR_3". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel.
    Info (15135): Transceiver Avalon Memory-Mapped interface group "PIN_R33" specified for the first transceiver Avalon Memory-Mapped interface "rx_serial_data[3]".
    Info (15136): Transceiver Avalon Memory-Mapped interface group "PIN_M39" specified for the second transceiver Avalon Memory-Mapped interface "tx_serial_data[3]".
Info (12269): Merged HSSI Avalon Memory-Mapped interface instances "system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" and "system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" into single Avalon Memory-Mapped Interface.
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Info (16210): Plan updated with currently enabled project assignments.
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:04
Warning (18576): The transceivers with supply "VCCR_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Warning (18576): The transceivers with supply "VCCR_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Info (11178): Promoted 5 clocks (5 global)
    Info (13173): system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|outclk0~CLKENA0 (3986 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1H_G_I4
    Info (13173): system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|outclk0~CLKENA0 (21027 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1H_G_I10
    Info (13173): system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|h2f_rst_n[0]~CLKENA0 (1 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I21
    Info (13173): system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|s2f_user0_clk[0]~CLKENA0 (5464 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I16
    Info (13173): system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf (1081 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3C_G_I31
Info (11191): Automatically promoted 5 clocks (5 global)
    Info (13173): sys_clk~inputCLKENA0 (18874 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I20
    Info (13173): sys_ddr_ref_clk~inputCLKENA0 (21 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3C_G_I29
    Info (13173): system_bd:i_system_bd|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 (14730 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I23
    Info (13173): system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[3]~CLKENA0 (176 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3C_G_I18
    Info (13173): ~ALTERA_CLKUSR~~ibufCLKENA0 (51 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I22
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy
        Info (332166): if { [get_collection_size [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o]] > 0 } { create_clock -name ~ALTERA_CLKUSR~ -period 8 [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o] }
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
Info (332104): Reading SDC File: 'system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_aeld3ta.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'system_bd/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/util_adcfifo_10/synth/util_adcfifo_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc'
Info (332104): Reading SDC File: 'system_bd/jesd204_tx_10/synth/jesd204_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_dmac_10/synth/axi_dmac_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc'
Warning (332174): Ignored filter at jesd204_rx_constr.sdc(47): *|jesd204_rx_ctrl:i_rx_ctrl|sync_n could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 47
Warning (332049): Ignored set_false_path at jesd204_rx_constr.sdc(46): Argument <from> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 46
    Info (332050): set_false_path \
  -from [get_registers *|jesd204_rx_ctrl:i_rx_ctrl|sync_n] File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 46
Info (332104): Reading SDC File: 'system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc'
Warning (332174): Ignored filter at avl_dacfifo_constr.sdc(32): *util_dacfifo_bypass:i_dacfifo_bypass|dac_xfer_out_m1* could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 32
Warning (332049): Ignored set_false_path at avl_dacfifo_constr.sdc(32): Argument <to> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 32
    Info (332050): set_false_path  -to   [get_registers *util_dacfifo_bypass:i_dacfifo_bypass|dac_xfer_out_m1*] File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 32
Warning (332174): Ignored filter at avl_dacfifo_constr.sdc(35): *avl_dacfifo:*dac_xfer_out_m1* could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 35
Warning (332049): Ignored set_false_path at avl_dacfifo_constr.sdc(35): Argument <to> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 35
    Info (332050): set_false_path  -to [get_registers *avl_dacfifo:*dac_xfer_out_m1*] File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 35
Info (332104): Reading SDC File: 'system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_constr.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|avmmclk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|link_pll|outclk0} {i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|link_pll|outclk0} {i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]}
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|outclk[3]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|SCLK_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register daq2_spi:i_daq2_spi|spi_enable is being clocked by system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|SCLK_reg
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 76 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    0.937 hps_ddr_dqs_p[0]_IN
    Info (332111):    0.937 hps_ddr_dqs_p[1]_IN
    Info (332111):    0.937 hps_ddr_dqs_p[2]_IN
    Info (332111):    0.937 hps_ddr_dqs_p[3]_IN
    Info (332111):   10.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332111):   10.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332111):   10.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332111):   10.000 i_system_bd|ad9680_jesd204|avmmclk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332111):    6.566 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332111):    3.752 i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332111):    1.876 i_system_bd|sys_ddr4_cntrl_phy_clk_0
    Info (332111):    1.876 i_system_bd|sys_ddr4_cntrl_phy_clk_1
    Info (332111):    1.876 i_system_bd|sys_ddr4_cntrl_phy_clk_2
    Info (332111):    3.752 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0
    Info (332111):    3.752 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1
    Info (332111):    3.752 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2
    Info (332111):    7.504 i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_vco_clk
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_vco_clk_1
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_vco_clk_2
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_wf_clk_0
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_wf_clk_1
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_wf_clk_2
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_wf_clk_3
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_wf_clk_4
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_wf_clk_5
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_wf_clk_6
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_wf_clk_7
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_wf_clk_8
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_wf_clk_9
    Info (332111):    0.938 i_system_bd|sys_ddr4_cntrl_wf_clk_10
    Info (332111):    1.876 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_0
    Info (332111):    1.876 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_1
    Info (332111):    1.876 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_0
    Info (332111):    1.876 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_1
    Info (332111):    7.504 i_system_bd|sys_hps_ddr4_cntrl_ref_clock
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_0
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_1
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_0
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_1
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_2
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_3
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_4
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_5
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_6
    Info (332111):    5.714 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332111):    3.000   rx_ref_clk
    Info (332111):   10.000 sys_clk_100mhz
    Info (332111):    0.937 sys_ddr_dqs_p[0]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[1]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[2]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[3]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[4]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[5]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[6]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[7]_IN
    Info (332111):    3.000   tx_ref_clk
    Info (332111):    8.000 ~ALTERA_CLKUSR~
Info (176235): Finished register packing
    Extra Info (176218): Packed 279 registers into blocks of type Block RAM
    Extra Info (176218): Packed 1536 registers into blocks of type DSP block
    Extra Info (176220): Created 64 register duplicates
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Warning (18576): The transceivers with supply "VCCR_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:03:29
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Info (11165): Fitter preparation operations ending: elapsed time is 00:03:24
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 300 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 300 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:27
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:59
Info (11888): Total time spent on timing analysis during Placement is 76.80 seconds.
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.00 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X24_Y165 to location X36_Y176
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during Routing is 47.26 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:03:16
Info (11888): Total time spent on timing analysis during Post-Routing is 4.50 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:08:17
Warning (12620): Input port OE of I/O output buffer "hps_i2c_sda[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 119
Warning (12620): Input port OE of I/O output buffer "hps_i2c_scl[0]~output" is not connected, but the atom is driving a bi-directional pin File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_top.v Line: 120
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Git/AnalogDevice/projects/daq2/a10soc/daq2_a10soc.fit.smsg
Info (11793): Fitter databases successfully split.
Info: Quartus Prime Fitter was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 15090 megabytes
    Info: Processing ended: Mon Jul 15 14:07:54 2019
    Info: Elapsed time: 00:24:17
    Info: Total CPU time (on all processors): 01:13:18
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 15 14:08:00 2019
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off daq2_a10soc -c daq2_a10soc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5150 megabytes
    Info: Processing ended: Mon Jul 15 14:08:50 2019
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:49
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 15 14:08:51 2019
Info: Command: quartus_sta daq2_a10soc -c daq2_a10soc
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy
        Info (332166): if { [get_collection_size [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o]] > 0 } { create_clock -name ~ALTERA_CLKUSR~ -period 8 [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o] }
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
Info (332104): Reading SDC File: 'system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_aeld3ta.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_yepuh6a.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_yepuh6a
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_yepuh6a INSTANCE: i_system_bd|sys_ddr4_cntrl
Info (332104): Reading SDC File: 'system_bd/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/util_adcfifo_10/synth/util_adcfifo_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc'
Info (332104): Reading SDC File: 'system_bd/jesd204_tx_10/synth/jesd204_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_dmac_10/synth/axi_dmac_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc'
Warning (332174): Ignored filter at jesd204_rx_constr.sdc(47): *|jesd204_rx_ctrl:i_rx_ctrl|sync_n could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 47
Warning (332049): Ignored set_false_path at jesd204_rx_constr.sdc(46): Argument <from> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 46
    Info (332050): set_false_path \
  -from [get_registers *|jesd204_rx_ctrl:i_rx_ctrl|sync_n] File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 46
Info (332104): Reading SDC File: 'system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc'
Warning (332174): Ignored filter at avl_dacfifo_constr.sdc(32): *util_dacfifo_bypass:i_dacfifo_bypass|dac_xfer_out_m1* could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 32
Warning (332049): Ignored set_false_path at avl_dacfifo_constr.sdc(32): Argument <to> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 32
    Info (332050): set_false_path  -to   [get_registers *util_dacfifo_bypass:i_dacfifo_bypass|dac_xfer_out_m1*] File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 32
Warning (332174): Ignored filter at avl_dacfifo_constr.sdc(35): *avl_dacfifo:*dac_xfer_out_m1* could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 35
Warning (332049): Ignored set_false_path at avl_dacfifo_constr.sdc(35): Argument <to> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 35
    Info (332050): set_false_path  -to [get_registers *avl_dacfifo:*dac_xfer_out_m1*] File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 35
Info (332104): Reading SDC File: 'system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_gsbdrhy.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_gsbdrhy
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_gsbdrhy INSTANCE: i_system_bd|sys_hps_ddr4_cntrl
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_constr.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|avmmclk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|link_pll|outclk0} {i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|link_pll|outclk0} {i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]}
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|outclk[3]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|SCLK_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register daq2_spi:i_daq2_spi|spi_enable is being clocked by system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|SCLK_reg
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info: Found TIMING_ANALYZER_REPORT_SCRIPT = C:/Git/AnalogDevice/projects/scripts/adi_tquest.tcl
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Using custom scripts: C:/Git/AnalogDevice/projects/scripts/adi_tquest.tcl
Info: Analyzing Slow 900mV 100C Model
Info (332146): Worst-case setup slack is 0.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.198               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.204               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     0.389               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     0.514               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     0.710               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.736               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     0.906               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     0.937               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.103               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.621               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.800               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     3.062               0.000 sys_clk_100mhz 
    Info (332119):     3.841               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     5.728               0.000 i_system_bd|ad9680_jesd204|avmmclk 
    Info (332119):     5.779               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     5.919               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     6.307               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     6.588               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     6.907               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
Info (332146): Worst-case hold slack is 0.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.044               0.000 sys_clk_100mhz 
    Info (332119):     0.049               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     0.055               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.057               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.057               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     0.069               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     0.077               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     0.089               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.262               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.296               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     0.308               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     0.580               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.651               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     0.710               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.784               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     0.806               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     1.022               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.159               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.267               0.000 i_system_bd|ad9680_jesd204|avmmclk 
Info (332146): Worst-case recovery slack is 1.669
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.669               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.855               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     3.069               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     6.406               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     7.032               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     7.206               0.000 sys_clk_100mhz 
    Info (332119):    13.923               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    14.378               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    14.614               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    15.052               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    15.087               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    15.220               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    15.413               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    15.416               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    18.212               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):    46.054               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    46.277               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    46.496               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    46.867               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
Info (332146): Worst-case removal slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 sys_clk_100mhz 
    Info (332119):     0.364               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.445               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.546               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     0.598               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     2.106               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     2.334               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):    11.355               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    11.646               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    11.698               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    12.021               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    12.082               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    12.228               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    12.929               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    13.253               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    50.202               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    50.348               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    50.586               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    50.623               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
Info (332146): Worst-case minimum pulse width slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 hps_ddr_dqs_p[0]_IN 
    Info (332119):     0.181               0.000 hps_ddr_dqs_p[1]_IN 
    Info (332119):     0.181               0.000 sys_ddr_dqs_p[0]_IN 
    Info (332119):     0.181               0.000 sys_ddr_dqs_p[3]_IN 
    Info (332119):     0.181               0.000 sys_ddr_dqs_p[4]_IN 
    Info (332119):     0.181               0.000 sys_ddr_dqs_p[7]_IN 
    Info (332119):     0.182               0.000 hps_ddr_dqs_p[2]_IN 
    Info (332119):     0.182               0.000 hps_ddr_dqs_p[3]_IN 
    Info (332119):     0.182               0.000 sys_ddr_dqs_p[1]_IN 
    Info (332119):     0.182               0.000 sys_ddr_dqs_p[2]_IN 
    Info (332119):     0.182               0.000 sys_ddr_dqs_p[5]_IN 
    Info (332119):     0.182               0.000 sys_ddr_dqs_p[6]_IN 
    Info (332119):     0.437               0.000 i_system_bd|sys_ddr4_cntrl_vco_clk 
    Info (332119):     0.456               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.456               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.460               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.460               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.460               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_7 
    Info (332119):     0.460               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_8 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_10 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_9 
    Info (332119):     0.461               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.462               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.463               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.464               0.000 i_system_bd|sys_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.464               0.000 i_system_bd|sys_ddr4_cntrl_vco_clk_2 
    Info (332119):     0.464               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_0 
    Info (332119):     0.464               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.464               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.464               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.464               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.795               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.795               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.796               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.796               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.796               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_2 
    Info (332119):     0.798               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.798               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.199               0.000 rx_ref_clk 
    Info (332119):     1.453               0.000 tx_ref_clk 
    Info (332119):     1.499               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.555               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.564               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.656               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.656               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.656               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.656               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.736               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     1.736               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.736               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     1.833               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.833               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.833               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.833               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.836               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.836               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.836               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.836               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.878               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.878               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.878               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.878               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     2.363               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     2.840               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     3.673               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     3.677               0.000 i_system_bd|sys_hps_ddr4_cntrl_ref_clock 
    Info (332119):     3.773               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     4.505               0.000 sys_clk_100mhz 
    Info (332119):     4.879               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.879               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.879               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.879               0.000 i_system_bd|ad9680_jesd204|avmmclk 
Info (332114): Report Metastability: Found 492 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 492
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 2.634 ns
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_yepuh6a
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_yepuh6a INSTANCE: i_system_bd|sys_ddr4_cntrl
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.389
    Info (332115): -from [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Core To Periphery (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.262
    Info (332115): -from [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Core To Periphery (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.204
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.397
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 20.590
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (recovery)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 2.106
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (removal)}
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.860
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 6.406
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.546
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (removal)}
Info: Core: system_bd_altera_emif_arch_nf_181_yepuh6a - Instance: i_system_bd|sys_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Slow 900mV 100C Model)                     |  0.185  0.185
Info: Core (Slow 900mV 100C Model)                                |  0.204  0.077
Info: Core Recovery/Removal (Slow 900mV 100C Model)               |  6.406  0.546
Info: DQS Gating (Slow 900mV 100C Model)                          |  0.615  0.615
Info: Read Capture (Slow 900mV 100C Model)                        |   0.02   0.02
Info: Write (Slow 900mV 100C Model)                               |  0.022  0.022
Info: Write Levelling (Slow 900mV 100C Model)                     |  0.146  0.146
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_gsbdrhy
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_gsbdrhy INSTANCE: i_system_bd|sys_hps_ddr4_cntrl
Info: Core: system_bd_altera_emif_arch_nf_181_gsbdrhy - Instance: i_system_bd|sys_hps_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Slow 900mV 100C Model)                     |  0.185  0.185
Info: Core (Slow 900mV 100C Model)                                |     --     --
Info: Core Recovery/Removal (Slow 900mV 100C Model)               |     --     --
Info: DQS Gating (Slow 900mV 100C Model)                          |  0.615  0.615
Info: Read Capture (Slow 900mV 100C Model)                        |  0.025  0.025
Info: Write (Slow 900mV 100C Model)                               |  0.022  0.022
Info: Write Levelling (Slow 900mV 100C Model)                     |  0.158  0.158
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.198
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.198 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.180      5.180  R                    clock network delay
    Info (332115):      5.180      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]
    Info (332115):      5.430      0.250 RR  uTco              i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q
    Info (332115):      5.575      0.145 RR  CELL   Low Power  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]
    Info (332115):      9.118      3.543 RR    IC       Mixed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[12]
    Info (332115):      9.118      0.000 RR  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.253      4.253  R                    clock network delay
    Info (332115):      9.131      0.878                       clock pessimism removed
    Info (332115):      9.101     -0.030                       clock uncertainty
    Info (332115):      9.316      0.215     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0
    Info (332115): Data Arrival Time  :     9.118
    Info (332115): Data Required Time :     9.316
    Info (332115): Slack              :     0.198 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.204
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.204 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst~phy_reg1
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a60~reg0
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_phy_clk_l_1
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.302      2.185  R                    clock network delay
    Info (332115):      2.302      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst~phy_reg1
    Info (332115):      3.168      0.866 FF  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst|data_to_core[48]
    Info (332115):      5.385      2.217 FF    IC  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a60|portadatain[0]
    Info (332115):      5.385      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a60~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.533      1.664  R                    clock network delay
    Info (332115):      5.548      0.015                       clock pessimism removed
    Info (332115):      5.314     -0.234                       clock uncertainty
    Info (332115):      5.589      0.275     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a60~reg0
    Info (332115): Data Arrival Time  :     5.385
    Info (332115): Data Required Time :     5.589
    Info (332115): Slack              :     0.204 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.389
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.389 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[358]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.479      2.362  R                    clock network delay
    Info (332115):      2.479      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[358]
    Info (332115):      2.796      0.317 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[358]|q
    Info (332115):      2.943      0.147 RR  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[358]~la_lab/laboutb[17]
    Info (332115):      5.127      2.184 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|data_from_core[69]
    Info (332115):      5.127      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.436      1.567  R                    clock network delay
    Info (332115):      5.451      0.015                       clock pessimism removed
    Info (332115):      5.196     -0.255                       clock uncertainty
    Info (332115):      5.516      0.320     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     5.127
    Info (332115): Data Required Time :     5.516
    Info (332115): Slack              :     0.389 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.514
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.514 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[87]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.512      2.395  R                    clock network delay
    Info (332115):      2.512      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[87]
    Info (332115):      2.763      0.251 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[87]|q
    Info (332115):      2.919      0.156 RR  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[87]~la_lab/laboutb[9]
    Info (332115):      4.994      2.075 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|data_from_core[9]
    Info (332115):      4.994      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.425      1.556  R                    clock network delay
    Info (332115):      5.440      0.015                       clock pessimism removed
    Info (332115):      5.185     -0.255                       clock uncertainty
    Info (332115):      5.508      0.323     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     4.994
    Info (332115): Data Required Time :     5.508
    Info (332115): Slack              :     0.514 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.710
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.710 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_lane:gen_lane[3].i_lane|phy_data[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[39]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.272      5.272  R                    clock network delay
    Info (332115):      5.272      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_lane:gen_lane[3].i_lane|phy_data[5]
    Info (332115):      5.522      0.250 RR  uTco              i_system_bd|ad9144_jesd204|jesd204_tx|gen_lane[3].i_lane|phy_data[5]|q
    Info (332115):      5.663      0.141 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_lane:gen_lane[3].i_lane|phy_data[5]~la_lab/laboutb[13]
    Info (332115):      6.610      0.947 RR    IC   Low Power  i_system_bd|ad9144_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[0].i_enc|WideOr11~0|datac
    Info (332115):      6.794      0.184 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[0].i_enc|WideOr11~0|combout
    Info (332115):      6.799      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|jesd204_8b10b_encoder:gen_lane[0].gen_dpw[0].i_enc|WideOr11~0~la_lab/laboutt[1]
    Info (332115):      7.303      0.504 RR    IC   Low Power  i_system_bd|ad9144_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[2].i_enc|disparity4b_in|datad
    Info (332115):      7.471      0.168 RF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[2].i_enc|disparity4b_in|combout
    Info (332115):      7.476      0.005 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|jesd204_8b10b_encoder:gen_lane[0].gen_dpw[2].i_enc|disparity4b_in~la_lab/laboutb[5]
    Info (332115):      8.206      0.730 FF    IC   Low Power  i_system_bd|ad9144_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[3].i_enc|always3~2|datad
    Info (332115):      8.372      0.166 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[3].i_enc|always3~2|combout
    Info (332115):      8.377      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|jesd204_8b10b_encoder:gen_lane[0].gen_dpw[3].i_enc|always3~2~la_lab/laboutt[6]
    Info (332115):      8.599      0.222 RR    IC   Low Power  i_system_bd|ad9144_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[3].i_enc|out_char[9]~10|datad
    Info (332115):      8.766      0.167 RF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[3].i_enc|out_char[9]~10|combout
    Info (332115):      8.766      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[39]|d
    Info (332115):      8.766      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[39]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.250      4.250  R                    clock network delay
    Info (332115):      9.209      0.959                       clock pessimism removed
    Info (332115):      9.179     -0.030                       clock uncertainty
    Info (332115):      9.476      0.297     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[39]
    Info (332115): Data Arrival Time  :     8.766
    Info (332115): Data Required Time :     9.476
    Info (332115): Slack              :     0.710 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.736
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.736 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a59~reg1
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.107      3.107  R                    clock network delay
    Info (332115):      3.107      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]
    Info (332115):      3.357      0.250 FF  uTco              i_system_bd|ad9680_adcfifo|dma_raddr[1]|q
    Info (332115):      3.452      0.095 FF  CELL   Low Power  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]~la_lab/laboutt[2]
    Info (332115):      8.136      4.684 FF    IC       Mixed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a59|portbaddr[1]
    Info (332115):      8.136      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a59~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      5.714      5.714                       latch edge time
    Info (332115):      8.477      2.763  R                    clock network delay
    Info (332115):      8.605      0.128                       clock pessimism removed
    Info (332115):      8.872      0.267     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a59~reg1
    Info (332115): Data Arrival Time  :     8.136
    Info (332115): Data Required Time :     8.872
    Info (332115): Slack              :     0.736 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.906
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.906 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[27]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.267      5.267  R                    clock network delay
    Info (332115):      5.267      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[27]
    Info (332115):      5.528      0.261 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[27]|q
    Info (332115):      5.712      0.184 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[27]~la_mlab/laboutb[4]
    Info (332115):      8.242      2.530 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[27]
    Info (332115):      8.242      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.346      4.346  R                    clock network delay
    Info (332115):      9.283      0.937                       clock pessimism removed
    Info (332115):      9.243     -0.040                       clock uncertainty
    Info (332115):      9.148     -0.095     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.242
    Info (332115): Data Required Time :     9.148
    Info (332115): Slack              :     0.906 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.937
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.937 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[13]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.284      5.284  R                    clock network delay
    Info (332115):      5.284      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[13]
    Info (332115):      5.537      0.253 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[13]|q
    Info (332115):      5.623      0.086 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[13]~la_mlab/laboutb[2]
    Info (332115):      8.257      2.634 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[13]
    Info (332115):      8.257      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.382      4.382  R                    clock network delay
    Info (332115):      9.319      0.937                       clock pessimism removed
    Info (332115):      9.279     -0.040                       clock uncertainty
    Info (332115):      9.194     -0.085     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.257
    Info (332115): Data Required Time :     9.194
    Info (332115): Slack              :     0.937 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.103
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.103 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.250      5.250  R                    clock network delay
    Info (332115):      5.250      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[3]
    Info (332115):      5.503      0.253 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[3]|q
    Info (332115):      5.638      0.135 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[3]~la_mlab/laboutb[13]
    Info (332115):      8.038      2.400 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[3]
    Info (332115):      8.038      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.347      4.347  R                    clock network delay
    Info (332115):      9.284      0.937                       clock pessimism removed
    Info (332115):      9.244     -0.040                       clock uncertainty
    Info (332115):      9.141     -0.103     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.038
    Info (332115): Data Required Time :     9.141
    Info (332115): Slack              :     1.103 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.621
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.621 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.271      5.271  R                    clock network delay
    Info (332115):      5.271      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[8]
    Info (332115):      5.521      0.250 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[8]|q
    Info (332115):      5.605      0.084 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[8]~la_lab/laboutb[1]
    Info (332115):      7.591      1.986 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[8]
    Info (332115):      7.591      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.372      4.372  R                    clock network delay
    Info (332115):      9.309      0.937                       clock pessimism removed
    Info (332115):      9.269     -0.040                       clock uncertainty
    Info (332115):      9.212     -0.057     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     7.591
    Info (332115): Data Required Time :     9.212
    Info (332115): Slack              :     1.621 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.800
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.800 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[15]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.487      2.370  R                    clock network delay
    Info (332115):      2.487      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[15]
    Info (332115):      2.704      0.217 RR  uTco              i_system_bd|avl_ad9144_fifo|avl_address[15]|q
    Info (332115):      2.835      0.131 RR  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[15]~la_lab/laboutb[10]
    Info (332115):      4.203      1.368 RR    IC  High Speed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[17]
    Info (332115):      4.203      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.475      1.606  R                    clock network delay
    Info (332115):      5.897      0.422                       clock pessimism removed
    Info (332115):      5.735     -0.162                       clock uncertainty
    Info (332115):      6.003      0.268     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     4.203
    Info (332115): Data Required Time :     6.003
    Info (332115): Slack              :     1.800 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.062
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.062 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|free~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|free~DUPLICATE
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.596      4.596  R                    clock network delay
    Info (332115):      4.596      0.000                       system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|free~DUPLICATE
    Info (332115):      4.823      0.227 RR  uTco              i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|free~DUPLICATE|q
    Info (332115):      4.983      0.160 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|free~DUPLICATE~la_mlab/laboutb[8]
    Info (332115):      7.471      2.488 RR    IC       Mixed  i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|hps2fpga_lw_rl|w_ready
    Info (332115):      7.743      0.272 RR  CELL              i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|hps2fpga_lw_rl|w_valid
    Info (332115):     10.682      2.939 RR    IC       Mixed  i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|putptr_nxt[2]~0|datac
    Info (332115):     10.863      0.181 RR  CELL   Low Power  i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|putptr_nxt[2]~0|combout
    Info (332115):     10.869      0.006 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|putptr_nxt[2]~0~la_mlab/laboutt[1]
    Info (332115):     11.470      0.601 RR    IC       Mixed  i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|free~0|datab
    Info (332115):     11.726      0.256 RR  CELL  High Speed  i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|free~0|combout
    Info (332115):     11.726      0.000 RR  CELL  High Speed  i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|free~DUPLICATE|d
    Info (332115):     11.726      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|free~DUPLICATE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     14.220      4.220  R                    clock network delay
    Info (332115):     14.597      0.377                       clock pessimism removed
    Info (332115):     14.567     -0.030                       clock uncertainty
    Info (332115):     14.788      0.221     uTsu              system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|free~DUPLICATE
    Info (332115): Data Arrival Time  :    11.726
    Info (332115): Data Required Time :    14.788
    Info (332115): Slack              :     3.062 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.841
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.841 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.818      5.818  R                    clock network delay
    Info (332115):      5.818      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[16]
    Info (332115):      6.397      0.579 FF  uTco              i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a16|portadataout[0]
    Info (332115):      7.913      1.516 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_read_data[16]
    Info (332115):      7.913      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):     11.596      5.030  R                    clock network delay
    Info (332115):     12.440      0.844                       clock pessimism removed
    Info (332115):     12.390     -0.050                       clock uncertainty
    Info (332115):     11.754     -0.636     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     7.913
    Info (332115): Data Required Time :    11.754
    Info (332115): Slack              :     3.841 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.728
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.728 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.621      4.621  R                    clock network delay
    Info (332115):      4.621      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[0]
    Info (332115):      4.872      0.251 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[0]|q
    Info (332115):      5.020      0.148 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[0]~la_lab/laboutt[0]
    Info (332115):      9.036      4.016 FF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[0]
    Info (332115):      9.036      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     14.432      4.432  R                    clock network delay
    Info (332115):     14.676      0.244                       clock pessimism removed
    Info (332115):     14.646     -0.030                       clock uncertainty
    Info (332115):     14.764      0.118     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     9.036
    Info (332115): Data Required Time :    14.764
    Info (332115): Slack              :     5.728 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.779
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.779 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.413      4.413  R                    clock network delay
    Info (332115):      4.413      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115):      4.666      0.253 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|q
    Info (332115):      4.802      0.136 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~la_lab/laboutb[13]
    Info (332115):      5.662      0.860 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|dataf
    Info (332115):      6.108      0.446 RR  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|sumout
    Info (332115):      6.113      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|Add0~1~la_lab/laboutb[11]
    Info (332115):      6.311      0.198 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|dataf
    Info (332115):      6.363      0.052 RR  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      6.363      0.000 RR  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      6.363      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):     11.561      4.057  R                    clock network delay
    Info (332115):     11.916      0.355                       clock pessimism removed
    Info (332115):     11.886     -0.030                       clock uncertainty
    Info (332115):     12.142      0.256     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     6.363
    Info (332115): Data Required Time :    12.142
    Info (332115): Slack              :     5.779 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.919
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.919 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[1]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]~DUPLICATE
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.133      6.133  R                    clock network delay
    Info (332115):      6.133      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[1]
    Info (332115):      6.384      0.251 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[1]|q
    Info (332115):      6.519      0.135 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[1]~la_mlab/laboutt[13]
    Info (332115):      7.028      0.509 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~1|datab
    Info (332115):      7.326      0.298 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~1|combout
    Info (332115):      7.332      0.006 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|Mux1~1~la_mlab/laboutb[11]
    Info (332115):      7.524      0.192 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|always0~0|dataa
    Info (332115):      7.829      0.305 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|always0~0|combout
    Info (332115):      7.834      0.005 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|always0~0~la_lab/laboutb[13]
    Info (332115):      8.175      0.341 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~4|datab
    Info (332115):      8.481      0.306 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~4|combout
    Info (332115):      8.481      0.000 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[0]~DUPLICATE|d
    Info (332115):      8.481      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]~DUPLICATE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     13.212      5.212  R                    clock network delay
    Info (332115):     14.113      0.901                       clock pessimism removed
    Info (332115):     14.083     -0.030                       clock uncertainty
    Info (332115):     14.400      0.317     uTsu              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]~DUPLICATE
    Info (332115): Data Arrival Time  :     8.481
    Info (332115): Data Required Time :    14.400
    Info (332115): Slack              :     5.919 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.307
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.307 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.605      4.605  R                    clock network delay
    Info (332115):      4.605      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[9]
    Info (332115):      4.921      0.316 RR  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[9]|q
    Info (332115):      5.133      0.212 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[9]~la_lab/laboutt[19]
    Info (332115):      6.042      0.909 RR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_write[1]~2|dataa
    Info (332115):      6.278      0.236 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_write[1]~2|combout
    Info (332115):      6.282      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|alt_xcvr_native_rcfg_opt_logic_v6p7utq:alt_xcvr_native_optional_rcfg_logic|avmm_write[1]~2~la_lab/laboutt[14]
    Info (332115):      8.388      2.106 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwrite
    Info (332115):      8.388      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     14.430      4.430  R                    clock network delay
    Info (332115):     14.674      0.244                       clock pessimism removed
    Info (332115):     14.644     -0.030                       clock uncertainty
    Info (332115):     14.695      0.051     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     8.388
    Info (332115): Data Required Time :    14.695
    Info (332115): Slack              :     6.307 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.588
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.588 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.606      4.606  R                    clock network delay
    Info (332115):      4.606      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115):      4.921      0.315 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_address_int[6]|q
    Info (332115):      5.077      0.156 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]~la_lab/laboutb[16]
    Info (332115):      8.032      2.955 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[6]
    Info (332115):      8.032      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     14.412      4.412  R                    clock network delay
    Info (332115):     14.656      0.244                       clock pessimism removed
    Info (332115):     14.626     -0.030                       clock uncertainty
    Info (332115):     14.620     -0.006     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     8.032
    Info (332115): Data Required Time :    14.620
    Info (332115): Slack              :     6.588 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.907
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.907 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.606      4.606  R                    clock network delay
    Info (332115):      4.606      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]
    Info (332115):      4.924      0.318 RR  uTco              i_system_bd|avl_adxcfg_2|rcfg_address_int[9]|q
    Info (332115):      5.127      0.203 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]~la_lab/laboutb[0]
    Info (332115):      6.177      1.050 RR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_write[2]~1|dataa
    Info (332115):      6.419      0.242 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_write[2]~1|combout
    Info (332115):      6.425      0.006 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|alt_xcvr_native_rcfg_opt_logic_v6p7utq:alt_xcvr_native_optional_rcfg_logic|avmm_write[2]~1~la_mlab/laboutb[16]
    Info (332115):      7.783      1.358 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwrite
    Info (332115):      7.783      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     14.425      4.425  R                    clock network delay
    Info (332115):     14.669      0.244                       clock pessimism removed
    Info (332115):     14.639     -0.030                       clock uncertainty
    Info (332115):     14.690      0.051     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.783
    Info (332115): Data Required Time :    14.690
    Info (332115): Slack              :     6.907 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.044
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.044 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_rdata[28]
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.260      4.260  R                    clock network delay
    Info (332115):      4.260      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_rdata[28]
    Info (332115):      4.460      0.200 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|up_rdata[28]|q
    Info (332115):      4.460      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d~28|datad
    Info (332115):      4.771      0.311 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d~28|combout
    Info (332115):      4.771      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d[28]|d
    Info (332115):      4.771      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.640      4.640  R                    clock network delay
    Info (332115):      4.261     -0.379                       clock pessimism removed
    Info (332115):      4.261      0.000                       clock uncertainty
    Info (332115):      4.727      0.466      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]
    Info (332115): Data Arrival Time  :     4.771
    Info (332115): Data Required Time :     4.727
    Info (332115): Slack              :     0.044 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.049
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.049 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.854      2.854  R                    clock network delay
    Info (332115):      2.854      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115):      3.052      0.198 FF  uTco              i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0|q
    Info (332115):      3.052      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0~0|datad
    Info (332115):      3.361      0.309 FF  CELL  High Speed  i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0~0|combout
    Info (332115):      3.361      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0|d
    Info (332115):      3.361      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.115      3.115  R                    clock network delay
    Info (332115):      2.854     -0.261                       clock pessimism removed
    Info (332115):      3.312      0.458      uTh              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115): Data Arrival Time  :     3.361
    Info (332115): Data Required Time :     3.312
    Info (332115): Slack              :     0.049 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.055
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.055 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|ifs_ready
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|ifs_ready
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.117      4.117  R                    clock network delay
    Info (332115):      4.117      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|ifs_ready
    Info (332115):      4.301      0.184 FF  uTco              i_system_bd|ad9680_jesd204|jesd204_rx|gen_lane[0].i_lane|ifs_ready|q
    Info (332115):      4.301      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|jesd204_rx|gen_lane[0].i_lane|ifs_ready~0|datad
    Info (332115):      4.610      0.309 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|jesd204_rx|gen_lane[0].i_lane|ifs_ready~0|combout
    Info (332115):      4.610      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|jesd204_rx|gen_lane[0].i_lane|ifs_ready|d
    Info (332115):      4.610      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|ifs_ready
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.142      5.142  R                    clock network delay
    Info (332115):      4.117     -1.025                       clock pessimism removed
    Info (332115):      4.117      0.000                       clock uncertainty
    Info (332115):      4.555      0.438      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|ifs_ready
    Info (332115): Data Arrival Time  :     4.610
    Info (332115): Data Required Time :     4.555
    Info (332115): Slack              :     0.055 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.057
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.057 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m3
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.261      4.261  R                    clock network delay
    Info (332115):      4.261      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m3
    Info (332115):      4.461      0.200 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_xfer_toggle_m3|q
    Info (332115):      4.777      0.316 FF  CELL  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_xfer_toggle|d
    Info (332115):      4.777      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.275      5.275  R                    clock network delay
    Info (332115):      4.261     -1.014                       clock pessimism removed
    Info (332115):      4.261      0.000                       clock uncertainty
    Info (332115):      4.720      0.459      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle
    Info (332115): Data Arrival Time  :     4.777
    Info (332115): Data Required Time :     4.720
    Info (332115): Slack              :     0.057 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.057
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.057 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.872      4.872  R                    clock network delay
    Info (332115):      4.872      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115):      5.053      0.181 FF  uTco              i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|q
    Info (332115):      5.053      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|datad
    Info (332115):      5.362      0.309 FF  CELL  High Speed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|combout
    Info (332115):      5.362      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|d
    Info (332115):      5.362      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.770      5.770  R                    clock network delay
    Info (332115):      4.873     -0.897                       clock pessimism removed
    Info (332115):      4.873      0.000                       clock uncertainty
    Info (332115):      5.305      0.432      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Arrival Time  :     5.362
    Info (332115): Data Required Time :     5.305
    Info (332115): Slack              :     0.057 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.069
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.069 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.824      1.707  R                    clock network delay
    Info (332115):      1.824      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115):      2.002      0.178 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_write_state.IDLE|q
    Info (332115):      2.002      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_wr|avl_write_state~17|datad
    Info (332115):      2.318      0.316 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_wr|avl_write_state~17|combout
    Info (332115):      2.318      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_wr|avl_write_state.IDLE|d
    Info (332115):      2.318      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.498      2.381  R                    clock network delay
    Info (332115):      1.823     -0.675                       clock pessimism removed
    Info (332115):      1.823      0.000                       clock uncertainty
    Info (332115):      2.249      0.426      uTh              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115): Data Arrival Time  :     2.318
    Info (332115): Data Required Time :     2.249
    Info (332115): Slack              :     0.069 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.077 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.057      4.057  R                    clock network delay
    Info (332115):      4.057      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115):      4.264      0.207 FF  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|q
    Info (332115):      4.264      0.000 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datad
    Info (332115):      4.618      0.354 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      4.618      0.000 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      4.618      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.413      4.413  R                    clock network delay
    Info (332115):      4.058     -0.355                       clock pessimism removed
    Info (332115):      4.058      0.000                       clock uncertainty
    Info (332115):      4.541      0.483      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     4.618
    Info (332115): Data Required Time :     4.541
    Info (332115): Slack              :     0.077 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.089
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.089 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.212      5.212  R                    clock network delay
    Info (332115):      5.212      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115):      5.417      0.205 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[0]|q
    Info (332115):      5.417      0.000 FF  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~4|datad
    Info (332115):      5.774      0.357 FR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~4|combout
    Info (332115):      5.774      0.000 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[0]|d
    Info (332115):      5.774      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.133      6.133  R                    clock network delay
    Info (332115):      5.212     -0.921                       clock pessimism removed
    Info (332115):      5.212      0.000                       clock uncertainty
    Info (332115):      5.685      0.473      uTh              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115): Data Arrival Time  :     5.774
    Info (332115): Data Required Time :     5.685
    Info (332115): Slack              :     0.089 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.262
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.262 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[20]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.813      1.696  R                    clock network delay
    Info (332115):      1.813      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[20]
    Info (332115):      1.991      0.178 FF  uTco              i_system_bd|avl_ad9144_fifo|avl_address[20]|q
    Info (332115):      2.084      0.093 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[20]~la_lab/laboutt[7]
    Info (332115):      2.898      0.814 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[22]
    Info (332115):      2.898      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.319      2.202  R                    clock network delay
    Info (332115):      1.897     -0.422                       clock pessimism removed
    Info (332115):      2.090      0.193                       clock uncertainty
    Info (332115):      2.636      0.546      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     2.898
    Info (332115): Data Required Time :     2.636
    Info (332115): Slack              :     0.262 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.296
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.296 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[493]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.776      1.659  R                    clock network delay
    Info (332115):      1.776      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[493]
    Info (332115):      1.955      0.179 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[493]|q
    Info (332115):      2.012      0.057 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[493]~la_mlab/laboutb[14]
    Info (332115):      3.354      1.342 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[31]
    Info (332115):      3.354      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.299      2.182  R                    clock network delay
    Info (332115):      2.284     -0.015                       clock pessimism removed
    Info (332115):      2.570      0.286                       clock uncertainty
    Info (332115):      3.058      0.488      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.354
    Info (332115): Data Required Time :     3.058
    Info (332115): Slack              :     0.296 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.308
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.308 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[477]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.826      1.709  R                    clock network delay
    Info (332115):      1.826      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[477]
    Info (332115):      2.003      0.177 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[477]|q
    Info (332115):      2.096      0.093 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[477]~la_lab/laboutb[15]
    Info (332115):      3.359      1.263 FF    IC  High Speed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|data_from_core[71]
    Info (332115):      3.359      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.294      2.177  R                    clock network delay
    Info (332115):      2.279     -0.015                       clock pessimism removed
    Info (332115):      2.565      0.286                       clock uncertainty
    Info (332115):      3.051      0.486      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.359
    Info (332115): Data Required Time :     3.051
    Info (332115): Slack              :     0.308 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.580
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.580 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.229      4.229  R                    clock network delay
    Info (332115):      4.229      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[3]
    Info (332115):      4.434      0.205 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_writedata_int[3]|q
    Info (332115):      4.499      0.065 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[3]~la_lab/laboutb[6]
    Info (332115):      5.717      1.218 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[3]
    Info (332115):      5.717      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.902      4.902  R                    clock network delay
    Info (332115):      4.658     -0.244                       clock pessimism removed
    Info (332115):      4.688      0.030                       clock uncertainty
    Info (332115):      5.137      0.449      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.717
    Info (332115): Data Required Time :     5.137
    Info (332115): Slack              :     0.580 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.651
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.651 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[28]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.250      4.250  R                    clock network delay
    Info (332115):      4.250      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[28]
    Info (332115):      4.453      0.203 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[28]|q
    Info (332115):      4.517      0.064 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[28]~la_lab/laboutt[17]
    Info (332115):      5.453      0.936 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[28]
    Info (332115):      5.453      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.479      5.479  R                    clock network delay
    Info (332115):      4.542     -0.937                       clock pessimism removed
    Info (332115):      4.611      0.069                       clock uncertainty
    Info (332115):      4.802      0.191      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.453
    Info (332115): Data Required Time :     4.802
    Info (332115): Slack              :     0.651 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.710
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.710 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.228      4.228  R                    clock network delay
    Info (332115):      4.228      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[1]
    Info (332115):      4.432      0.204 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_writedata_int[1]|q
    Info (332115):      4.538      0.106 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[1]~la_lab/laboutb[15]
    Info (332115):      5.819      1.281 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      5.819      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.907      4.907  R                    clock network delay
    Info (332115):      4.663     -0.244                       clock pessimism removed
    Info (332115):      4.693      0.030                       clock uncertainty
    Info (332115):      5.109      0.416      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.819
    Info (332115): Data Required Time :     5.109
    Info (332115): Slack              :     0.710 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.784
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.784 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[32]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.247      4.247  R                    clock network delay
    Info (332115):      4.247      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[32]
    Info (332115):      4.453      0.206 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[32]|q
    Info (332115):      4.517      0.064 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[32]~la_lab/laboutb[1]
    Info (332115):      5.553      1.036 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[32]
    Info (332115):      5.553      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.452      5.452  R                    clock network delay
    Info (332115):      4.515     -0.937                       clock pessimism removed
    Info (332115):      4.584      0.069                       clock uncertainty
    Info (332115):      4.769      0.185      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.553
    Info (332115): Data Required Time :     4.769
    Info (332115): Slack              :     0.784 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.806
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.806 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.228      4.228  R                    clock network delay
    Info (332115):      4.228      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[1]
    Info (332115):      4.433      0.205 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_writedata_int[1]|q
    Info (332115):      4.539      0.106 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[1]~la_lab/laboutt[7]
    Info (332115):      5.896      1.357 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      5.896      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.888      4.888  R                    clock network delay
    Info (332115):      4.644     -0.244                       clock pessimism removed
    Info (332115):      4.674      0.030                       clock uncertainty
    Info (332115):      5.090      0.416      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.896
    Info (332115): Data Required Time :     5.090
    Info (332115): Slack              :     0.806 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.022
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.022 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[23]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.252      4.252  R                    clock network delay
    Info (332115):      4.252      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[23]
    Info (332115):      4.456      0.204 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[23]|q
    Info (332115):      4.520      0.064 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[23]~la_lab/laboutt[5]
    Info (332115):      5.787      1.267 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[23]
    Info (332115):      5.787      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.452      5.452  R                    clock network delay
    Info (332115):      4.515     -0.937                       clock pessimism removed
    Info (332115):      4.584      0.069                       clock uncertainty
    Info (332115):      4.765      0.181      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.787
    Info (332115): Data Required Time :     4.765
    Info (332115): Slack              :     1.022 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.159
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.159 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[34]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.270      4.270  R                    clock network delay
    Info (332115):      4.270      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[34]
    Info (332115):      4.475      0.205 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[34]|q
    Info (332115):      4.581      0.106 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[34]~la_lab/laboutb[7]
    Info (332115):      5.981      1.400 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[34]
    Info (332115):      5.981      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.490      5.490  R                    clock network delay
    Info (332115):      4.553     -0.937                       clock pessimism removed
    Info (332115):      4.622      0.069                       clock uncertainty
    Info (332115):      4.822      0.200      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.981
    Info (332115): Data Required Time :     4.822
    Info (332115): Slack              :     1.159 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.267
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.267 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.243      4.243  R                    clock network delay
    Info (332115):      4.243      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115):      4.448      0.205 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[1]|q
    Info (332115):      4.512      0.064 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]~la_lab/laboutb[9]
    Info (332115):      6.379      1.867 FF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      6.379      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.910      4.910  R                    clock network delay
    Info (332115):      4.666     -0.244                       clock pessimism removed
    Info (332115):      4.696      0.030                       clock uncertainty
    Info (332115):      5.112      0.416      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     6.379
    Info (332115): Data Required Time :     5.112
    Info (332115): Slack              :     1.267 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.669
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.669 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.262      5.262  R                    clock network delay
    Info (332115):      5.262      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.516      0.254 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      5.613      0.097 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]
    Info (332115):      7.411      1.798 FF    IC       Mixed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_status|d_acc_data[0]|clrn
    Info (332115):      7.411      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.287      4.287  R                    clock network delay
    Info (332115):      9.246      0.959                       clock pessimism removed
    Info (332115):      9.216     -0.030                       clock uncertainty
    Info (332115):      9.080     -0.136     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]
    Info (332115): Data Arrival Time  :     7.411
    Info (332115): Data Required Time :     9.080
    Info (332115): Slack              :     1.669 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.855
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.855 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.155      5.155  R                    clock network delay
    Info (332115):      5.155      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.380      0.225 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      5.510      0.130 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]
    Info (332115):      6.947      1.437 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[74]|clrn
    Info (332115):      6.947      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.138      4.138  R                    clock network delay
    Info (332115):      9.016      0.878                       clock pessimism removed
    Info (332115):      8.986     -0.030                       clock uncertainty
    Info (332115):      8.802     -0.184     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Data Arrival Time  :     6.947
    Info (332115): Data Required Time :     8.802
    Info (332115): Slack              :     1.855 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.069
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.069 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.741      5.741  R                    clock network delay
    Info (332115):      5.741      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      5.997      0.256 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      6.128      0.131 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_mlab/laboutb[18]
    Info (332115):      9.235      3.107 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      9.235      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):     11.596      5.030  R                    clock network delay
    Info (332115):     12.419      0.823                       clock pessimism removed
    Info (332115):     12.369     -0.050                       clock uncertainty
    Info (332115):     12.304     -0.065     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     9.235
    Info (332115): Data Required Time :    12.304
    Info (332115): Slack              :     3.069 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.406
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.406 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[7]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.408      4.408  R                    clock network delay
    Info (332115):      4.408      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      4.671      0.263 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      4.856      0.185 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_mlab/laboutt[16]
    Info (332115):      5.251      0.395 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[7]|clrn
    Info (332115):      5.251      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[7]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):     11.561      4.057  R                    clock network delay
    Info (332115):     11.864      0.303                       clock pessimism removed
    Info (332115):     11.834     -0.030                       clock uncertainty
    Info (332115):     11.657     -0.177     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[7]
    Info (332115): Data Arrival Time  :     5.251
    Info (332115): Data Required Time :    11.657
    Info (332115): Slack              :     6.406 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.032
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.032 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[4].sync_r[2]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.133      6.133  R                    clock network delay
    Info (332115):      6.133      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      6.384      0.251 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      6.515      0.131 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutb[6]
    Info (332115):      6.877      0.362 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_req_synchronizers|resync_chains[4].sync_r[2]|clrn
    Info (332115):      6.877      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[4].sync_r[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     13.212      5.212  R                    clock network delay
    Info (332115):     14.113      0.901                       clock pessimism removed
    Info (332115):     14.083     -0.030                       clock uncertainty
    Info (332115):     13.909     -0.174     uTsu              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[4].sync_r[2]
    Info (332115): Data Arrival Time  :     6.877
    Info (332115): Data Required Time :    13.909
    Info (332115): Slack              :     7.032 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.206
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.206 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.627      4.627  R                    clock network delay
    Info (332115):      4.627      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115):      4.881      0.254 RR  uTco              i_system_bd|ad9144_jesd204|axi_xcvr|i_up|up_rst_cnt[3]|q
    Info (332115):      5.065      0.184 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]~la_lab/laboutb[0]
    Info (332115):      5.416      0.351 RR    IC   Low Power  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|dataf
    Info (332115):      5.475      0.059 RF  CELL   Low Power  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|combout
    Info (332115):      5.479      0.004 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_reset_controller:rst_controller_001|merged_reset~0~la_lab/laboutt[10]
    Info (332115):      7.086      1.607 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch|clrn
    Info (332115):      7.086      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     14.238      4.238  R                    clock network delay
    Info (332115):     14.482      0.244                       clock pessimism removed
    Info (332115):     14.452     -0.030                       clock uncertainty
    Info (332115):     14.292     -0.160     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch
    Info (332115): Data Arrival Time  :     7.086
    Info (332115): Data Required Time :    14.292
    Info (332115): Slack              :     7.206 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.923
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.923 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.133      6.133  R                    clock network delay
    Info (332115):      6.133      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      6.461      0.328 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      6.623      0.162 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[3]
    Info (332115):      8.465      1.842 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      8.465      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.458      2.458  R                    clock network delay
    Info (332115):     22.388     -0.070                       clock uncertainty
    Info (332115):     22.388      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.465
    Info (332115): Data Required Time :    22.388
    Info (332115): Slack              :    13.923 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.378
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.378 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.133      6.133  R                    clock network delay
    Info (332115):      6.133      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      6.451      0.318 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      6.612      0.161 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_mlab/laboutb[9]
    Info (332115):      8.010      1.398 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      8.010      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.458      2.458  R                    clock network delay
    Info (332115):     22.388     -0.070                       clock uncertainty
    Info (332115):     22.388      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.010
    Info (332115): Data Required Time :    22.388
    Info (332115): Slack              :    14.378 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.614
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.614 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.133      6.133  R                    clock network delay
    Info (332115):      6.133      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      6.450      0.317 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      6.633      0.183 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_lab/laboutb[0]
    Info (332115):      8.272      1.639 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      8.272      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.956      2.956  R                    clock network delay
    Info (332115):     22.886     -0.070                       clock uncertainty
    Info (332115):     22.886      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.272
    Info (332115): Data Required Time :    22.886
    Info (332115): Slack              :    14.614 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.052
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.052 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.133      6.133  R                    clock network delay
    Info (332115):      6.133      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      6.449      0.316 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      6.587      0.138 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutt[8]
    Info (332115):      7.834      1.247 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      7.834      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.956      2.956  R                    clock network delay
    Info (332115):     22.886     -0.070                       clock uncertainty
    Info (332115):     22.886      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.834
    Info (332115): Data Required Time :    22.886
    Info (332115): Slack              :    15.052 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.087
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.087 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.133      6.133  R                    clock network delay
    Info (332115):      6.133      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      6.450      0.317 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      6.581      0.131 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_lab/laboutt[6]
    Info (332115):      7.799      1.218 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      7.799      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.956      2.956  R                    clock network delay
    Info (332115):     22.886     -0.070                       clock uncertainty
    Info (332115):     22.886      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.799
    Info (332115): Data Required Time :    22.886
    Info (332115): Slack              :    15.087 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.220
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.220 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.121      6.121  R                    clock network delay
    Info (332115):      6.121      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      6.403      0.282 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      6.518      0.115 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutb[5]
    Info (332115):      7.169      0.651 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.169      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.459      2.459  R                    clock network delay
    Info (332115):     22.389     -0.070                       clock uncertainty
    Info (332115):     22.389      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.169
    Info (332115): Data Required Time :    22.389
    Info (332115): Slack              :    15.220 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.413
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.413 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.133      6.133  R                    clock network delay
    Info (332115):      6.133      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      6.449      0.316 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      6.662      0.213 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[11]
    Info (332115):      7.524      0.862 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      7.524      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.007      3.007  R                    clock network delay
    Info (332115):     22.937     -0.070                       clock uncertainty
    Info (332115):     22.937      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.524
    Info (332115): Data Required Time :    22.937
    Info (332115): Slack              :    15.413 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.416
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.416 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.116      6.116  R                    clock network delay
    Info (332115):      6.116      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      6.397      0.281 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      6.513      0.116 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutb[17]
    Info (332115):      6.973      0.460 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.973      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.459      2.459  R                    clock network delay
    Info (332115):     22.389     -0.070                       clock uncertainty
    Info (332115):     22.389      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.973
    Info (332115): Data Required Time :    22.389
    Info (332115): Slack              :    15.416 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.212
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.212 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_yepuh6a.sdc:717: set_multicycle_path -setup -through [get_pins {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.413      4.413  R                    clock network delay
    Info (332115):      4.413      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115):      4.732      0.319 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|q
    Info (332115):      4.732      0.000 RR  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datad
    Info (332115):      5.225      0.493 RF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      5.230      0.005 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      5.800      0.570 FF    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]|clrn
    Info (332115):      5.800      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     22.629     22.629                       latch edge time
    Info (332115):     24.355      1.726  R                    clock network delay
    Info (332115):     24.155     -0.200                       clock uncertainty
    Info (332115):     24.012     -0.143     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Arrival Time  :     5.800
    Info (332115): Data Required Time :    24.012
    Info (332115): Slack              :    18.212 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 46.054
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 46.054 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.615      4.615  R                    clock network delay
    Info (332115):      4.615      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      4.947      0.332 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      5.139      0.192 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      6.236      1.097 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      6.392      0.156 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.397      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutb[4]
    Info (332115):      8.087      1.690 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      8.087      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.372      4.372  R                    clock network delay
    Info (332115):     54.332     -0.040                       clock uncertainty
    Info (332115):     54.141     -0.191     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     8.087
    Info (332115): Data Required Time :    54.141
    Info (332115): Slack              :    46.054 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 46.277
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 46.277 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.615      4.615  R                    clock network delay
    Info (332115):      4.615      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      4.947      0.332 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      5.139      0.192 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      6.042      0.903 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      6.085      0.043 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.091      0.006 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[17]
    Info (332115):      7.874      1.783 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.874      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.382      4.382  R                    clock network delay
    Info (332115):     54.342     -0.040                       clock uncertainty
    Info (332115):     54.151     -0.191     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.874
    Info (332115): Data Required Time :    54.151
    Info (332115): Slack              :    46.277 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 46.496
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 46.496 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.615      4.615  R                    clock network delay
    Info (332115):      4.615      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      4.947      0.332 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      5.139      0.192 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      5.963      0.824 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataa
    Info (332115):      6.257      0.294 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.263      0.006 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[18]
    Info (332115):      7.620      1.357 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.620      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.347      4.347  R                    clock network delay
    Info (332115):     54.307     -0.040                       clock uncertainty
    Info (332115):     54.116     -0.191     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.620
    Info (332115): Data Required Time :    54.116
    Info (332115): Slack              :    46.496 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 46.867
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 46.867 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.615      4.615  R                    clock network delay
    Info (332115):      4.615      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      4.947      0.332 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      5.139      0.192 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      5.867      0.728 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      6.017      0.150 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.021      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[18]
    Info (332115):      7.248      1.227 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.248      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.346      4.346  R                    clock network delay
    Info (332115):     54.306     -0.040                       clock uncertainty
    Info (332115):     54.115     -0.191     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.248
    Info (332115): Data Required Time :    54.115
    Info (332115): Slack              :    46.867 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.321
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.321 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.261      4.261  R                    clock network delay
    Info (332115):      4.261      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115):      4.437      0.176 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q
    Info (332115):      4.526      0.089 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[14]
    Info (332115):      4.679      0.153 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_r[0]|clrn
    Info (332115):      4.679      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.640      4.640  R                    clock network delay
    Info (332115):      4.279     -0.361                       clock pessimism removed
    Info (332115):      4.279      0.000                       clock uncertainty
    Info (332115):      4.358      0.079      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]
    Info (332115): Data Arrival Time  :     4.679
    Info (332115): Data Required Time :     4.358
    Info (332115): Slack              :     0.321 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.364
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.364 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.249      4.249  R                    clock network delay
    Info (332115):      4.249      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.457      0.208 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      4.527      0.070 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]
    Info (332115):      4.707      0.180 FF    IC   Low Power  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m2|clrn
    Info (332115):      4.707      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.262      5.262  R                    clock network delay
    Info (332115):      4.249     -1.013                       clock pessimism removed
    Info (332115):      4.249      0.000                       clock uncertainty
    Info (332115):      4.343      0.094      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Data Arrival Time  :     4.707
    Info (332115): Data Required Time :     4.343
    Info (332115): Slack              :     0.364 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.445
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.445 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[1]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.212      5.212  R                    clock network delay
    Info (332115):      5.212      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      5.417      0.205 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      5.516      0.099 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutb[6]
    Info (332115):      5.735      0.219 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_req_synchronizers|resync_chains[6].sync_r[1]|clrn
    Info (332115):      5.735      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.133      6.133  R                    clock network delay
    Info (332115):      5.212     -0.921                       clock pessimism removed
    Info (332115):      5.212      0.000                       clock uncertainty
    Info (332115):      5.290      0.078      uTh              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[1]
    Info (332115): Data Arrival Time  :     5.735
    Info (332115): Data Required Time :     5.290
    Info (332115): Slack              :     0.445 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.546
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.546 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.053      4.053  R                    clock network delay
    Info (332115):      4.053      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      4.270      0.217 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      4.410      0.140 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_mlab/laboutt[16]
    Info (332115):      4.742      0.332 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|clrn
    Info (332115):      4.742      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.413      4.413  R                    clock network delay
    Info (332115):      4.110     -0.303                       clock pessimism removed
    Info (332115):      4.110      0.000                       clock uncertainty
    Info (332115):      4.196      0.086      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Arrival Time  :     4.742
    Info (332115): Data Required Time :     4.196
    Info (332115): Slack              :     0.546 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.598
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.598 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m3
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.129      4.129  R                    clock network delay
    Info (332115):      4.129      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.314      0.185 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      4.411      0.097 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]
    Info (332115):      4.872      0.461 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_clock_mon|d_count_run_m3|clrn
    Info (332115):      4.872      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m3
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.164      5.164  R                    clock network delay
    Info (332115):      4.189     -0.975                       clock pessimism removed
    Info (332115):      4.189      0.000                       clock uncertainty
    Info (332115):      4.274      0.085      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m3
    Info (332115): Data Arrival Time  :     4.872
    Info (332115): Data Required Time :     4.274
    Info (332115): Slack              :     0.598 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.106
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.106 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_yepuh6a.sdc:718: set_multicycle_path -hold -through [get_pins {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Multicycle - Hold End    : 6
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.725      1.608  R                    clock network delay
    Info (332115):      1.725      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      2.224      0.499 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|afi_ctl2core[18]
    Info (332115):      3.779      1.555 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|dataa
    Info (332115):      3.972      0.193 RF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      3.974      0.002 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      4.447      0.473 FF    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]|clrn
    Info (332115):      4.447      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.518      2.401  R                    clock network delay
    Info (332115):      2.096     -0.422                       clock pessimism removed
    Info (332115):      2.241      0.145                       clock uncertainty
    Info (332115):      2.341      0.100      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Data Arrival Time  :     4.447
    Info (332115): Data Required Time :     2.341
    Info (332115): Slack              :     2.106 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.334
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.334 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.846      4.846  R                    clock network delay
    Info (332115):      4.846      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      5.057      0.211 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      5.156      0.099 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_mlab/laboutb[18]
    Info (332115):      7.568      2.412 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      7.568      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.024      6.024  R                    clock network delay
    Info (332115):      5.201     -0.823                       clock pessimism removed
    Info (332115):      5.201      0.000                       clock uncertainty
    Info (332115):      5.234      0.033      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     7.568
    Info (332115): Data Required Time :     5.234
    Info (332115): Slack              :     2.334 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.355
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.355 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.212      5.212  R                    clock network delay
    Info (332115):      5.212      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      5.416      0.204 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      5.527      0.111 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[11]
    Info (332115):      6.172      0.645 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.172      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.253      4.747  R                    clock network delay
    Info (332115):     -5.183      0.070                       clock uncertainty
    Info (332115):     -5.183      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.172
    Info (332115): Data Required Time :    -5.183
    Info (332115): Slack              :    11.355 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.646
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.646 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.212      5.212  R                    clock network delay
    Info (332115):      5.212      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      5.417      0.205 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      5.482      0.065 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_lab/laboutt[6]
    Info (332115):      6.395      0.913 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.395      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.321      4.679  R                    clock network delay
    Info (332115):     -5.251      0.070                       clock uncertainty
    Info (332115):     -5.251      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.395
    Info (332115): Data Required Time :    -5.251
    Info (332115): Slack              :    11.646 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.698
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.698 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.212      5.212  R                    clock network delay
    Info (332115):      5.212      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      5.416      0.204 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      5.557      0.141 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutt[8]
    Info (332115):      6.447      0.890 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.447      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.321      4.679  R                    clock network delay
    Info (332115):     -5.251      0.070                       clock uncertainty
    Info (332115):     -5.251      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.447
    Info (332115): Data Required Time :    -5.251
    Info (332115): Slack              :    11.698 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.021
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.021 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.212      5.212  R                    clock network delay
    Info (332115):      5.212      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      5.417      0.205 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      5.523      0.106 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_lab/laboutb[0]
    Info (332115):      6.770      1.247 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.770      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.321      4.679  R                    clock network delay
    Info (332115):     -5.251      0.070                       clock uncertainty
    Info (332115):     -5.251      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.770
    Info (332115): Data Required Time :    -5.251
    Info (332115): Slack              :    12.021 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.082
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.082 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.196      5.196  R                    clock network delay
    Info (332115):      5.196      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      5.372      0.176 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      5.429      0.057 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutb[17]
    Info (332115):      5.748      0.319 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.748      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.404      3.596  R                    clock network delay
    Info (332115):     -6.334      0.070                       clock uncertainty
    Info (332115):     -6.334      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.748
    Info (332115): Data Required Time :    -6.334
    Info (332115): Slack              :    12.082 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.228
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.228 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.201      5.201  R                    clock network delay
    Info (332115):      5.201      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      5.378      0.177 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      5.435      0.057 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutb[5]
    Info (332115):      5.894      0.459 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.894      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.404      3.596  R                    clock network delay
    Info (332115):     -6.334      0.070                       clock uncertainty
    Info (332115):     -6.334      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.894
    Info (332115): Data Required Time :    -6.334
    Info (332115): Slack              :    12.228 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.929
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.929 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.212      5.212  R                    clock network delay
    Info (332115):      5.212      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      5.419      0.207 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      5.488      0.069 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_mlab/laboutb[9]
    Info (332115):      6.593      1.105 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.593      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.406      3.594  R                    clock network delay
    Info (332115):     -6.336      0.070                       clock uncertainty
    Info (332115):     -6.336      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.593
    Info (332115): Data Required Time :    -6.336
    Info (332115): Slack              :    12.929 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.253
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.253 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.212      5.212  R                    clock network delay
    Info (332115):      5.212      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      5.428      0.216 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      5.579      0.151 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[3]
    Info (332115):      6.917      1.338 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.917      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.406      3.594  R                    clock network delay
    Info (332115):     -6.336      0.070                       clock uncertainty
    Info (332115):     -6.336      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.917
    Info (332115): Data Required Time :    -6.336
    Info (332115): Slack              :    13.253 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.202
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.202 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.256      4.256  R                    clock network delay
    Info (332115):      4.256      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      4.435      0.179 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      4.435      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      4.763      0.328 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.764      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[18]
    Info (332115):      5.720      0.956 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.720      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.548      5.452  R                    clock network delay
    Info (332115):    -44.479      0.069                       clock uncertainty
    Info (332115):    -44.482     -0.003      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.720
    Info (332115): Data Required Time :   -44.482
    Info (332115): Slack              :    50.202 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.348
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.348 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.263      4.263  R                    clock network delay
    Info (332115):      4.263      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      4.480      0.217 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      4.586      0.106 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_mlab/laboutt[16]
    Info (332115):      4.764      0.178 FF    IC   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      4.802      0.038 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.804      0.002 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[18]
    Info (332115):      5.866      1.062 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.866      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.548      5.452  R                    clock network delay
    Info (332115):    -44.479      0.069                       clock uncertainty
    Info (332115):    -44.482     -0.003      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.866
    Info (332115): Data Required Time :   -44.482
    Info (332115): Slack              :    50.348 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.586
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.586 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.246      4.246  R                    clock network delay
    Info (332115):      4.246      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      4.427      0.181 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      4.427      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      4.781      0.354 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.784      0.003 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutb[4]
    Info (332115):      6.131      1.347 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      6.131      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.521      5.479  R                    clock network delay
    Info (332115):    -44.452      0.069                       clock uncertainty
    Info (332115):    -44.455     -0.003      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     6.131
    Info (332115): Data Required Time :   -44.455
    Info (332115): Slack              :    50.586 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.623
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.623 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.266      4.266  R                    clock network delay
    Info (332115):      4.266      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      4.450      0.184 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      4.450      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      4.765      0.315 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.768      0.003 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[17]
    Info (332115):      6.179      1.411 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      6.179      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.510      5.490  R                    clock network delay
    Info (332115):    -44.441      0.069                       clock uncertainty
    Info (332115):    -44.444     -0.003      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     6.179
    Info (332115): Data Required Time :   -44.444
    Info (332115): Slack              :    50.623 
    Info (332115): ===================================================================
Info: Analyzing Slow 900mV 0C Model
Info (332146): Worst-case setup slack is 0.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.230               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     0.300               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.494               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     0.635               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     0.775               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.840               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     1.141               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.186               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.249               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.727               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.878               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     3.277               0.000 sys_clk_100mhz 
    Info (332119):     3.789               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     5.719               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     5.985               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     6.133               0.000 i_system_bd|ad9680_jesd204|avmmclk 
    Info (332119):     6.563               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     6.804               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     7.076               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
Info (332146): Worst-case hold slack is 0.037
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.037               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     0.040               0.000 sys_clk_100mhz 
    Info (332119):     0.053               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.053               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.053               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     0.065               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     0.069               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     0.082               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.156               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     0.168               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     0.173               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.516               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.575               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.577               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     0.702               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.746               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     0.929               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.017               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.144               0.000 i_system_bd|ad9680_jesd204|avmmclk 
Info (332146): Worst-case recovery slack is 1.777
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.777               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.959               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     3.304               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     6.412               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     7.047               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     7.357               0.000 sys_clk_100mhz 
    Info (332119):    13.862               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    14.257               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    14.495               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    14.939               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    14.997               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    15.047               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    15.182               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    15.277               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    18.158               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):    46.181               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    46.407               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    46.596               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    46.960               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
Info (332146): Worst-case removal slack is 0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.324               0.000 sys_clk_100mhz 
    Info (332119):     0.359               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.432               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.517               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     0.560               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.987               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     2.128               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):    11.402               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    11.655               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    11.705               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    12.026               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    12.202               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    12.331               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    12.955               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    13.253               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    50.085               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    50.198               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    50.482               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    50.487               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
Info (332146): Worst-case minimum pulse width slack is 0.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.142               0.000 hps_ddr_dqs_p[2]_IN 
    Info (332119):     0.142               0.000 hps_ddr_dqs_p[3]_IN 
    Info (332119):     0.142               0.000 sys_ddr_dqs_p[2]_IN 
    Info (332119):     0.142               0.000 sys_ddr_dqs_p[6]_IN 
    Info (332119):     0.143               0.000 hps_ddr_dqs_p[0]_IN 
    Info (332119):     0.143               0.000 hps_ddr_dqs_p[1]_IN 
    Info (332119):     0.143               0.000 sys_ddr_dqs_p[0]_IN 
    Info (332119):     0.143               0.000 sys_ddr_dqs_p[1]_IN 
    Info (332119):     0.143               0.000 sys_ddr_dqs_p[3]_IN 
    Info (332119):     0.143               0.000 sys_ddr_dqs_p[4]_IN 
    Info (332119):     0.143               0.000 sys_ddr_dqs_p[5]_IN 
    Info (332119):     0.143               0.000 sys_ddr_dqs_p[7]_IN 
    Info (332119):     0.432               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.432               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.432               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.432               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.433               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.433               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.438               0.000 i_system_bd|sys_ddr4_cntrl_vco_clk 
    Info (332119):     0.445               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.445               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.445               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.446               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_10 
    Info (332119):     0.446               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.446               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.446               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_9 
    Info (332119):     0.446               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.447               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.447               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.447               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_7 
    Info (332119):     0.447               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_8 
    Info (332119):     0.464               0.000 i_system_bd|sys_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.464               0.000 i_system_bd|sys_ddr4_cntrl_vco_clk_2 
    Info (332119):     0.465               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_0 
    Info (332119):     0.465               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.773               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.773               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.773               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_2 
    Info (332119):     0.773               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.773               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.776               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.776               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.176               0.000 rx_ref_clk 
    Info (332119):     1.442               0.000 tx_ref_clk 
    Info (332119):     1.474               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.503               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.524               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.634               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.634               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.634               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.634               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.714               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     1.714               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.714               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     1.806               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.806               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.806               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.806               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.807               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.807               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.807               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.807               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.856               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.856               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.856               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.856               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     2.322               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     2.794               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     3.597               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     3.681               0.000 i_system_bd|sys_hps_ddr4_cntrl_ref_clock 
    Info (332119):     3.775               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     4.451               0.000 sys_clk_100mhz 
    Info (332119):     4.856               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.856               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.856               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.856               0.000 i_system_bd|ad9680_jesd204|avmmclk 
Info (332114): Report Metastability: Found 492 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 492
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 2.896 ns
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_yepuh6a
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_yepuh6a INSTANCE: i_system_bd|sys_ddr4_cntrl
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.494
    Info (332115): -from [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Core To Periphery (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.156
    Info (332115): -from [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Core To Periphery (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.230
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.318
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 20.681
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (recovery)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.987
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (removal)}
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.925
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.069
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 6.412
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.517
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (removal)}
Info: Core: system_bd_altera_emif_arch_nf_181_yepuh6a - Instance: i_system_bd|sys_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Slow 900mV 0C Model)                       |  0.185  0.185
Info: Core (Slow 900mV 0C Model)                                  |   0.23  0.069
Info: Core Recovery/Removal (Slow 900mV 0C Model)                 |  6.412  0.517
Info: DQS Gating (Slow 900mV 0C Model)                            |  0.615  0.615
Info: Read Capture (Slow 900mV 0C Model)                          |   0.02   0.02
Info: Write (Slow 900mV 0C Model)                                 |  0.022  0.022
Info: Write Levelling (Slow 900mV 0C Model)                       |  0.146  0.146
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_gsbdrhy
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_gsbdrhy INSTANCE: i_system_bd|sys_hps_ddr4_cntrl
Info: Core: system_bd_altera_emif_arch_nf_181_gsbdrhy - Instance: i_system_bd|sys_hps_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Slow 900mV 0C Model)                       |  0.185  0.185
Info: Core (Slow 900mV 0C Model)                                  |     --     --
Info: Core Recovery/Removal (Slow 900mV 0C Model)                 |     --     --
Info: DQS Gating (Slow 900mV 0C Model)                            |  0.615  0.615
Info: Read Capture (Slow 900mV 0C Model)                          |  0.025  0.025
Info: Write (Slow 900mV 0C Model)                                 |  0.022  0.022
Info: Write Levelling (Slow 900mV 0C Model)                       |  0.158  0.158
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.230
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.230 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a16~reg0
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_phy_clk_l_2
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.353      2.236  R                    clock network delay
    Info (332115):      2.353      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115):      3.312      0.959 FF  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|data_to_core[68]
    Info (332115):      5.395      2.083 FF    IC  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a16|portadatain[2]
    Info (332115):      5.395      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a16~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.593      1.724  R                    clock network delay
    Info (332115):      5.608      0.015                       clock pessimism removed
    Info (332115):      5.374     -0.234                       clock uncertainty
    Info (332115):      5.625      0.251     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a16~reg0
    Info (332115): Data Arrival Time  :     5.395
    Info (332115): Data Required Time :     5.625
    Info (332115): Slack              :     0.230 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.300
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.300 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[2]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.541      5.541  R                    clock network delay
    Info (332115):      5.541      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg
    Info (332115):      5.932      0.391 FF  uTco              i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data[6]
    Info (332115):      5.932      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~hssi_tile/ch1_pld_rx_data[6]
    Info (332115):      6.971      1.039 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux7~0|dataf
    Info (332115):      7.017      0.046 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux7~0|combout
    Info (332115):      7.021      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux7~0~la_lab/laboutb[12]
    Info (332115):      7.282      0.261 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux48~0|datae
    Info (332115):      7.405      0.123 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux48~0|combout
    Info (332115):      7.410      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux48~0~la_mlab/laboutt[8]
    Info (332115):      7.699      0.289 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|WideOr3~0|datad
    Info (332115):      7.856      0.157 FR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|WideOr3~0|combout
    Info (332115):      7.861      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|WideOr3~0~la_mlab/laboutt[13]
    Info (332115):      8.040      0.179 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|out_notintable~0|datac
    Info (332115):      8.229      0.189 RR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|out_notintable~0|combout
    Info (332115):      8.234      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|out_notintable~0~la_mlab/laboutt[6]
    Info (332115):      8.400      0.166 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|out_notintable~3|datae
    Info (332115):      8.550      0.150 RR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|out_notintable~3|combout
    Info (332115):      8.555      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|out_notintable~3~la_mlab/laboutt[16]
    Info (332115):      8.709      0.154 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|datae
    Info (332115):      8.853      0.144 RR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|combout
    Info (332115):      8.857      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disparity~0~la_lab/laboutt[4]
    Info (332115):      9.053      0.196 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[2].i_dec|out_disperr~1|dataf
    Info (332115):      9.102      0.049 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[2].i_dec|out_disperr~1|combout
    Info (332115):      9.102      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|disperr[2]|d
    Info (332115):      9.102      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.205      4.205  R                    clock network delay
    Info (332115):      9.197      0.992                       clock pessimism removed
    Info (332115):      9.123     -0.074                       clock uncertainty
    Info (332115):      9.402      0.279     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[2]
    Info (332115): Data Arrival Time  :     9.102
    Info (332115): Data Required Time :     9.402
    Info (332115): Slack              :     0.300 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.494
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.494 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[358]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.548      2.431  R                    clock network delay
    Info (332115):      2.548      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[358]
    Info (332115):      2.880      0.332 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[358]|q
    Info (332115):      3.038      0.158 RR  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[358]~la_lab/laboutb[17]
    Info (332115):      5.071      2.033 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|data_from_core[69]
    Info (332115):      5.071      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.459      1.590  R                    clock network delay
    Info (332115):      5.474      0.015                       clock pessimism removed
    Info (332115):      5.219     -0.255                       clock uncertainty
    Info (332115):      5.565      0.346     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     5.071
    Info (332115): Data Required Time :     5.565
    Info (332115): Slack              :     0.494 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.635
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.635 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[406]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.571      2.454  R                    clock network delay
    Info (332115):      2.571      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[406]
    Info (332115):      2.836      0.265 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[406]|q
    Info (332115):      3.046      0.210 RR  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[406]~la_lab/laboutt[12]
    Info (332115):      4.901      1.855 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|data_from_core[62]
    Info (332115):      4.901      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.448      1.579  R                    clock network delay
    Info (332115):      5.463      0.015                       clock pessimism removed
    Info (332115):      5.208     -0.255                       clock uncertainty
    Info (332115):      5.536      0.328     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     4.901
    Info (332115): Data Required Time :     5.536
    Info (332115): Slack              :     0.635 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.775
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.775 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_laddr_b[1]
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[11]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.536      5.536  R                    clock network delay
    Info (332115):      5.536      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_laddr_b[1]
    Info (332115):      5.765      0.229 RR  uTco              i_system_bd|avl_ad9144_fifo|i_rd|dac_mem_laddr_b[1]|q
    Info (332115):      5.953      0.188 RR  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_laddr_b[1]~la_lab/laboutb[19]
    Info (332115):      6.131      0.178 RR    IC  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|Add9~41|dataf
    Info (332115):      7.067      0.936 RR  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|Add9~33|sumout
    Info (332115):      7.071      0.004 RR  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|Add9~33~la_lab/laboutb[3]
    Info (332115):      7.225      0.154 RR    IC  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|always13~5|datab
    Info (332115):      7.509      0.284 RR  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|always13~5|combout
    Info (332115):      7.513      0.004 RR  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|always13~5~la_lab/laboutb[5]
    Info (332115):      7.873      0.360 RR    IC  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|Add12~41|dataa
    Info (332115):      9.001      1.128 RF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|Add12~5|sumout
    Info (332115):      9.001      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|dac_mem_raddr[11]|d
    Info (332115):      9.001      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[11]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.498      4.498  R                    clock network delay
    Info (332115):      9.524      1.026                       clock pessimism removed
    Info (332115):      9.494     -0.030                       clock uncertainty
    Info (332115):      9.776      0.282     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[11]
    Info (332115): Data Arrival Time  :     9.001
    Info (332115): Data Required Time :     9.776
    Info (332115): Slack              :     0.775 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.840
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.840 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|fpga2sdram_2_instance~soc_top/f2s_sdram0_r_clk.reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[92]
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.072      4.072  R                    clock network delay
    Info (332115):      4.072      0.000                       system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|fpga2sdram_2_instance~soc_top/f2s_sdram0_r_clk.reg
    Info (332115):      4.891      0.819 FF  uTco              i_system_bd|sys_hps|fpga_interfaces|f2sdram|fpga2sdram_2_instance|fpga2sdram0_rsp_data[92]
    Info (332115):      8.070      3.179 FF    IC       Mixed  i_system_bd|sys_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|r_data_init_r[92]|asdata
    Info (332115):      8.070      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[92]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      5.714      5.714                       latch edge time
    Info (332115):      8.606      2.892  R                    clock network delay
    Info (332115):      8.750      0.144                       clock pessimism removed
    Info (332115):      8.910      0.160     uTsu              system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[92]
    Info (332115): Data Arrival Time  :     8.070
    Info (332115): Data Required Time :     8.910
    Info (332115): Slack              :     0.840 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.141
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.141 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[27]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.388      5.388  R                    clock network delay
    Info (332115):      5.388      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[27]
    Info (332115):      5.667      0.279 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[27]|q
    Info (332115):      5.864      0.197 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[27]~la_mlab/laboutb[4]
    Info (332115):      8.164      2.300 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[27]
    Info (332115):      8.164      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.494      4.494  R                    clock network delay
    Info (332115):      9.456      0.962                       clock pessimism removed
    Info (332115):      9.416     -0.040                       clock uncertainty
    Info (332115):      9.305     -0.111     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.164
    Info (332115): Data Required Time :     9.305
    Info (332115): Slack              :     1.141 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.186
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.186 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[13]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.393      5.393  R                    clock network delay
    Info (332115):      5.393      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[13]
    Info (332115):      5.662      0.269 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[13]|q
    Info (332115):      5.750      0.088 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[13]~la_mlab/laboutb[2]
    Info (332115):      8.151      2.401 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[13]
    Info (332115):      8.151      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.522      4.522  R                    clock network delay
    Info (332115):      9.484      0.962                       clock pessimism removed
    Info (332115):      9.444     -0.040                       clock uncertainty
    Info (332115):      9.337     -0.107     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.151
    Info (332115): Data Required Time :     9.337
    Info (332115): Slack              :     1.186 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.249
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.249 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.372      5.372  R                    clock network delay
    Info (332115):      5.372      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[5]
    Info (332115):      5.651      0.279 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[5]|q
    Info (332115):      5.856      0.205 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[5]~la_mlab/laboutb[3]
    Info (332115):      8.100      2.244 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[5]
    Info (332115):      8.100      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.484      4.484  R                    clock network delay
    Info (332115):      9.446      0.962                       clock pessimism removed
    Info (332115):      9.406     -0.040                       clock uncertainty
    Info (332115):      9.349     -0.057     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.100
    Info (332115): Data Required Time :     9.349
    Info (332115): Slack              :     1.249 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.727
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.727 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[21]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.382      5.382  R                    clock network delay
    Info (332115):      5.382      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[21]
    Info (332115):      5.661      0.279 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[21]|q
    Info (332115):      5.807      0.146 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[21]~la_mlab/laboutb[11]
    Info (332115):      7.476      1.669 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[21]
    Info (332115):      7.476      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.495      4.495  R                    clock network delay
    Info (332115):      9.457      0.962                       clock pessimism removed
    Info (332115):      9.417     -0.040                       clock uncertainty
    Info (332115):      9.203     -0.214     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     7.476
    Info (332115): Data Required Time :     9.203
    Info (332115): Slack              :     1.727 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.878
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.878 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[15]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.555      2.438  R                    clock network delay
    Info (332115):      2.555      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[15]
    Info (332115):      2.785      0.230 RR  uTco              i_system_bd|avl_ad9144_fifo|avl_address[15]|q
    Info (332115):      2.925      0.140 RR  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[15]~la_lab/laboutb[10]
    Info (332115):      4.198      1.273 RR    IC  High Speed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[17]
    Info (332115):      4.198      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.504      1.635  R                    clock network delay
    Info (332115):      5.956      0.452                       clock pessimism removed
    Info (332115):      5.794     -0.162                       clock uncertainty
    Info (332115):      6.076      0.282     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     4.198
    Info (332115): Data Required Time :     6.076
    Info (332115): Slack              :     1.878 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.277
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.277 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|free~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|free~DUPLICATE
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.697      4.697  R                    clock network delay
    Info (332115):      4.697      0.000                       system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|free~DUPLICATE
    Info (332115):      4.936      0.239 RR  uTco              i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|free~DUPLICATE|q
    Info (332115):      5.106      0.170 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|free~DUPLICATE~la_mlab/laboutb[8]
    Info (332115):      7.483      2.377 RR    IC       Mixed  i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|hps2fpga_lw_rl|w_ready
    Info (332115):      7.797      0.314 RR  CELL              i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|hps2fpga_lw_rl|w_valid
    Info (332115):     10.624      2.827 RR    IC       Mixed  i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|putptr_nxt[2]~0|datac
    Info (332115):     10.817      0.193 RR  CELL   Low Power  i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|putptr_nxt[2]~0|combout
    Info (332115):     10.823      0.006 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|putptr_nxt[2]~0~la_mlab/laboutt[1]
    Info (332115):     11.349      0.526 RR    IC       Mixed  i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|free~0|datab
    Info (332115):     11.625      0.276 RR  CELL  High Speed  i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|free~0|combout
    Info (332115):     11.625      0.000 RR  CELL  High Speed  i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|free~DUPLICATE|d
    Info (332115):     11.625      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|free~DUPLICATE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     14.294      4.294  R                    clock network delay
    Info (332115):     14.698      0.404                       clock pessimism removed
    Info (332115):     14.668     -0.030                       clock uncertainty
    Info (332115):     14.902      0.234     uTsu              system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|free~DUPLICATE
    Info (332115): Data Arrival Time  :    11.625
    Info (332115): Data Required Time :    14.902
    Info (332115): Slack              :     3.277 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.789
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.789 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.933      5.933  R                    clock network delay
    Info (332115):      5.933      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[16]
    Info (332115):      6.554      0.621 FF  uTco              i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a16|portadataout[0]
    Info (332115):      8.024      1.470 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_read_data[16]
    Info (332115):      8.024      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):     11.691      5.125  R                    clock network delay
    Info (332115):     12.597      0.906                       clock pessimism removed
    Info (332115):     12.547     -0.050                       clock uncertainty
    Info (332115):     11.813     -0.734     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     8.024
    Info (332115): Data Required Time :    11.813
    Info (332115): Slack              :     3.789 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.719
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.719 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.488      4.488  R                    clock network delay
    Info (332115):      4.488      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[1]
    Info (332115):      4.755      0.267 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[1]|q
    Info (332115):      4.900      0.145 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[1]~la_lab/laboutt[1]
    Info (332115):      5.067      0.167 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~61|datac
    Info (332115):      5.967      0.900 RF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~17|cout
    Info (332115):      5.967      0.000 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~13|cin
    Info (332115):      6.010      0.043 FR  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~9|cout
    Info (332115):      6.010      0.000 RR  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~5|cin
    Info (332115):      6.289      0.279 RF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|sumout
    Info (332115):      6.294      0.005 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|Add0~1~la_lab/laboutb[11]
    Info (332115):      6.445      0.151 FF    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|dataf
    Info (332115):      6.492      0.047 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      6.492      0.000 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      6.492      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):     11.613      4.109  R                    clock network delay
    Info (332115):     11.992      0.379                       clock pessimism removed
    Info (332115):     11.962     -0.030                       clock uncertainty
    Info (332115):     12.211      0.249     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     6.492
    Info (332115): Data Required Time :    12.211
    Info (332115): Slack              :     5.719 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.985
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.985 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[1]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]~DUPLICATE
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.367      6.367  R                    clock network delay
    Info (332115):      6.367      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[1]
    Info (332115):      6.635      0.268 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[1]|q
    Info (332115):      6.779      0.144 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[1]~la_mlab/laboutt[13]
    Info (332115):      7.214      0.435 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~1|datab
    Info (332115):      7.532      0.318 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~1|combout
    Info (332115):      7.538      0.006 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|Mux1~1~la_mlab/laboutb[11]
    Info (332115):      7.716      0.178 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|always0~0|dataa
    Info (332115):      8.048      0.332 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|always0~0|combout
    Info (332115):      8.053      0.005 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|always0~0~la_lab/laboutb[13]
    Info (332115):      8.341      0.288 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~4|datab
    Info (332115):      8.670      0.329 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~4|combout
    Info (332115):      8.670      0.000 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[0]~DUPLICATE|d
    Info (332115):      8.670      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]~DUPLICATE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     13.391      5.391  R                    clock network delay
    Info (332115):     14.349      0.958                       clock pessimism removed
    Info (332115):     14.319     -0.030                       clock uncertainty
    Info (332115):     14.655      0.336     uTsu              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]~DUPLICATE
    Info (332115): Data Arrival Time  :     8.670
    Info (332115): Data Required Time :    14.655
    Info (332115): Slack              :     5.985 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.133
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.133 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.666      4.666  R                    clock network delay
    Info (332115):      4.666      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[0]
    Info (332115):      4.933      0.267 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[0]|q
    Info (332115):      5.090      0.157 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[0]~la_lab/laboutt[0]
    Info (332115):      8.732      3.642 FF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[0]
    Info (332115):      8.732      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     14.507      4.507  R                    clock network delay
    Info (332115):     14.778      0.271                       clock pessimism removed
    Info (332115):     14.748     -0.030                       clock uncertainty
    Info (332115):     14.865      0.117     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     8.732
    Info (332115): Data Required Time :    14.865
    Info (332115): Slack              :     6.133 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.563
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.563 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.668      4.668  R                    clock network delay
    Info (332115):      4.668      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[9]
    Info (332115):      5.001      0.333 RR  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[9]|q
    Info (332115):      5.230      0.229 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[9]~la_lab/laboutt[19]
    Info (332115):      6.033      0.803 RR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_write[1]~2|dataa
    Info (332115):      6.289      0.256 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_write[1]~2|combout
    Info (332115):      6.293      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|alt_xcvr_native_rcfg_opt_logic_v6p7utq:alt_xcvr_native_optional_rcfg_logic|avmm_write[1]~2~la_lab/laboutt[14]
    Info (332115):      8.249      1.956 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwrite
    Info (332115):      8.249      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     14.532      4.532  R                    clock network delay
    Info (332115):     14.803      0.271                       clock pessimism removed
    Info (332115):     14.773     -0.030                       clock uncertainty
    Info (332115):     14.812      0.039     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     8.249
    Info (332115): Data Required Time :    14.812
    Info (332115): Slack              :     6.563 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.804
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.804 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.676      4.676  R                    clock network delay
    Info (332115):      4.676      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115):      5.008      0.332 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_address_int[6]|q
    Info (332115):      5.174      0.166 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]~la_lab/laboutb[16]
    Info (332115):      7.915      2.741 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[6]
    Info (332115):      7.915      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     14.500      4.500  R                    clock network delay
    Info (332115):     14.771      0.271                       clock pessimism removed
    Info (332115):     14.741     -0.030                       clock uncertainty
    Info (332115):     14.719     -0.022     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.915
    Info (332115): Data Required Time :    14.719
    Info (332115): Slack              :     6.804 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.076
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.076 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.672      4.672  R                    clock network delay
    Info (332115):      4.672      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]
    Info (332115):      5.005      0.333 RR  uTco              i_system_bd|avl_adxcfg_2|rcfg_address_int[9]|q
    Info (332115):      5.221      0.216 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]~la_lab/laboutb[0]
    Info (332115):      6.138      0.917 RR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_write[2]~1|dataa
    Info (332115):      6.394      0.256 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_write[2]~1|combout
    Info (332115):      6.399      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|alt_xcvr_native_rcfg_opt_logic_v6p7utq:alt_xcvr_native_optional_rcfg_logic|avmm_write[2]~1~la_mlab/laboutb[16]
    Info (332115):      7.693      1.294 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwrite
    Info (332115):      7.693      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     14.489      4.489  R                    clock network delay
    Info (332115):     14.760      0.271                       clock pessimism removed
    Info (332115):     14.730     -0.030                       clock uncertainty
    Info (332115):     14.769      0.039     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.693
    Info (332115): Data Required Time :    14.769
    Info (332115): Slack              :     7.076 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.037
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.037 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|mem[3][50]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[50]
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.892      2.892  R                    clock network delay
    Info (332115):      2.892      0.000                       system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|mem[3][50]
    Info (332115):      3.079      0.187 FF  uTco              i_system_bd|sys_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|i_f2s_r|mem[3][50]|q
    Info (332115):      3.138      0.059 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|mem[3][50]~la_lab/laboutt[17]
    Info (332115):      3.393      0.255 FF    IC  High Speed  i_system_bd|sys_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|i_f2s_r|Mux84~0|dataf
    Info (332115):      3.428      0.035 FF  CELL  High Speed  i_system_bd|sys_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|i_f2s_r|Mux84~0|combout
    Info (332115):      3.428      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_2|agent_pipeline_003|core|data0[50]|d
    Info (332115):      3.428      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[50]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.169      3.169  R                    clock network delay
    Info (332115):      2.910     -0.259                       clock pessimism removed
    Info (332115):      3.391      0.481      uTh              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data0[50]
    Info (332115): Data Arrival Time  :     3.428
    Info (332115): Data Required Time :     3.391
    Info (332115): Slack              :     0.037 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.040
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.040 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_rdata[28]
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.313      4.313  R                    clock network delay
    Info (332115):      4.313      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_rdata[28]
    Info (332115):      4.523      0.210 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|up_rdata[28]|q
    Info (332115):      4.523      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d~28|datad
    Info (332115):      4.862      0.339 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d~28|combout
    Info (332115):      4.862      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d[28]|d
    Info (332115):      4.862      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.718      4.718  R                    clock network delay
    Info (332115):      4.313     -0.405                       clock pessimism removed
    Info (332115):      4.313      0.000                       clock uncertainty
    Info (332115):      4.822      0.509      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]
    Info (332115): Data Arrival Time  :     4.862
    Info (332115): Data Required Time :     4.822
    Info (332115): Slack              :     0.040 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.053
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.053 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m3
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.362      4.362  R                    clock network delay
    Info (332115):      4.362      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m3
    Info (332115):      4.573      0.211 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_xfer_toggle_m3|q
    Info (332115):      4.918      0.345 FF  CELL  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_xfer_toggle|d
    Info (332115):      4.918      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.401      5.401  R                    clock network delay
    Info (332115):      4.362     -1.039                       clock pessimism removed
    Info (332115):      4.362      0.000                       clock uncertainty
    Info (332115):      4.865      0.503      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle
    Info (332115): Data Arrival Time  :     4.918
    Info (332115): Data Required Time :     4.865
    Info (332115): Slack              :     0.053 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.053
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.053 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|ifs_ready
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|ifs_ready
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.221      4.221  R                    clock network delay
    Info (332115):      4.221      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|ifs_ready
    Info (332115):      4.417      0.196 FF  uTco              i_system_bd|ad9680_jesd204|jesd204_rx|gen_lane[0].i_lane|ifs_ready|q
    Info (332115):      4.417      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|jesd204_rx|gen_lane[0].i_lane|ifs_ready~0|datad
    Info (332115):      4.754      0.337 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|jesd204_rx|gen_lane[0].i_lane|ifs_ready~0|combout
    Info (332115):      4.754      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|jesd204_rx|gen_lane[0].i_lane|ifs_ready|d
    Info (332115):      4.754      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|ifs_ready
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.266      5.266  R                    clock network delay
    Info (332115):      4.220     -1.046                       clock pessimism removed
    Info (332115):      4.220      0.000                       clock uncertainty
    Info (332115):      4.701      0.481      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|ifs_ready
    Info (332115): Data Arrival Time  :     4.754
    Info (332115): Data Required Time :     4.701
    Info (332115): Slack              :     0.053 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.053
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.053 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.933      4.933  R                    clock network delay
    Info (332115):      4.933      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115):      5.126      0.193 FF  uTco              i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|q
    Info (332115):      5.126      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|datad
    Info (332115):      5.459      0.333 FF  CELL  High Speed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|combout
    Info (332115):      5.459      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|d
    Info (332115):      5.459      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.895      5.895  R                    clock network delay
    Info (332115):      4.933     -0.962                       clock pessimism removed
    Info (332115):      4.933      0.000                       clock uncertainty
    Info (332115):      5.406      0.473      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Arrival Time  :     5.459
    Info (332115): Data Required Time :     5.406
    Info (332115): Slack              :     0.053 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.065
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.065 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.844      1.727  R                    clock network delay
    Info (332115):      1.844      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115):      2.033      0.189 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_write_state.IDLE|q
    Info (332115):      2.033      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_wr|avl_write_state~17|datad
    Info (332115):      2.374      0.341 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_wr|avl_write_state~17|combout
    Info (332115):      2.374      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_wr|avl_write_state.IDLE|d
    Info (332115):      2.374      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.554      2.437  R                    clock network delay
    Info (332115):      1.844     -0.710                       clock pessimism removed
    Info (332115):      1.844      0.000                       clock uncertainty
    Info (332115):      2.309      0.465      uTh              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115): Data Arrival Time  :     2.374
    Info (332115): Data Required Time :     2.309
    Info (332115): Slack              :     0.065 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.069
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.069 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.109      4.109  R                    clock network delay
    Info (332115):      4.109      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115):      4.330      0.221 FF  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|q
    Info (332115):      4.330      0.000 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datad
    Info (332115):      4.711      0.381 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      4.711      0.000 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      4.711      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.488      4.488  R                    clock network delay
    Info (332115):      4.109     -0.379                       clock pessimism removed
    Info (332115):      4.109      0.000                       clock uncertainty
    Info (332115):      4.642      0.533      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     4.711
    Info (332115): Data Required Time :     4.642
    Info (332115): Slack              :     0.069 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.082
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.082 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.391      5.391  R                    clock network delay
    Info (332115):      5.391      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115):      5.610      0.219 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[0]|q
    Info (332115):      5.610      0.000 FF  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~4|datad
    Info (332115):      5.993      0.383 FR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~4|combout
    Info (332115):      5.993      0.000 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[0]|d
    Info (332115):      5.993      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.367      6.367  R                    clock network delay
    Info (332115):      5.392     -0.975                       clock pessimism removed
    Info (332115):      5.392      0.000                       clock uncertainty
    Info (332115):      5.911      0.519      uTh              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115): Data Arrival Time  :     5.993
    Info (332115): Data Required Time :     5.911
    Info (332115): Slack              :     0.082 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.156
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.156 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[477]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.835      1.718  R                    clock network delay
    Info (332115):      1.835      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[477]
    Info (332115):      2.023      0.188 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[477]|q
    Info (332115):      2.120      0.097 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[477]~la_lab/laboutb[15]
    Info (332115):      3.322      1.202 FF    IC  High Speed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|data_from_core[71]
    Info (332115):      3.322      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.359      2.242  R                    clock network delay
    Info (332115):      2.344     -0.015                       clock pessimism removed
    Info (332115):      2.630      0.286                       clock uncertainty
    Info (332115):      3.166      0.536      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.322
    Info (332115): Data Required Time :     3.166
    Info (332115): Slack              :     0.156 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.168
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.168 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[373]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.841      1.724  R                    clock network delay
    Info (332115):      1.841      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[373]
    Info (332115):      2.029      0.188 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[373]|q
    Info (332115):      2.125      0.096 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[373]~la_lab/laboutt[12]
    Info (332115):      3.330      1.205 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst|data_from_core[21]
    Info (332115):      3.330      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.363      2.246  R                    clock network delay
    Info (332115):      2.348     -0.015                       clock pessimism removed
    Info (332115):      2.634      0.286                       clock uncertainty
    Info (332115):      3.162      0.528      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.330
    Info (332115): Data Required Time :     3.162
    Info (332115): Slack              :     0.168 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.173
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.173 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[20]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.845      1.728  R                    clock network delay
    Info (332115):      1.845      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[20]
    Info (332115):      2.034      0.189 FF  uTco              i_system_bd|avl_ad9144_fifo|avl_address[20]|q
    Info (332115):      2.131      0.097 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[20]~la_lab/laboutt[7]
    Info (332115):      2.895      0.764 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[22]
    Info (332115):      2.895      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.389      2.272  R                    clock network delay
    Info (332115):      1.937     -0.452                       clock pessimism removed
    Info (332115):      2.130      0.193                       clock uncertainty
    Info (332115):      2.722      0.592      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     2.895
    Info (332115): Data Required Time :     2.722
    Info (332115): Slack              :     0.173 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.516
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.516 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.270      4.270  R                    clock network delay
    Info (332115):      4.270      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[3]
    Info (332115):      4.489      0.219 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_writedata_int[3]|q
    Info (332115):      4.556      0.067 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[3]~la_lab/laboutb[6]
    Info (332115):      5.740      1.184 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[3]
    Info (332115):      5.740      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.997      4.997  R                    clock network delay
    Info (332115):      4.726     -0.271                       clock pessimism removed
    Info (332115):      4.756      0.030                       clock uncertainty
    Info (332115):      5.224      0.468      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.740
    Info (332115): Data Required Time :     5.224
    Info (332115): Slack              :     0.516 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.575
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.575 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.266      4.266  R                    clock network delay
    Info (332115):      4.266      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[1]
    Info (332115):      4.485      0.219 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_writedata_int[1]|q
    Info (332115):      4.596      0.111 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[1]~la_lab/laboutb[15]
    Info (332115):      5.818      1.222 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      5.818      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.044      5.044  R                    clock network delay
    Info (332115):      4.773     -0.271                       clock pessimism removed
    Info (332115):      4.803      0.030                       clock uncertainty
    Info (332115):      5.243      0.440      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.818
    Info (332115): Data Required Time :     5.243
    Info (332115): Slack              :     0.575 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.577
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.577 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[28]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.338      4.338  R                    clock network delay
    Info (332115):      4.338      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[28]
    Info (332115):      4.556      0.218 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[28]|q
    Info (332115):      4.622      0.066 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[28]~la_lab/laboutt[17]
    Info (332115):      5.517      0.895 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[28]
    Info (332115):      5.517      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.635      5.635  R                    clock network delay
    Info (332115):      4.673     -0.962                       clock pessimism removed
    Info (332115):      4.742      0.069                       clock uncertainty
    Info (332115):      4.940      0.198      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.517
    Info (332115): Data Required Time :     4.940
    Info (332115): Slack              :     0.577 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.702
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.702 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.273      4.273  R                    clock network delay
    Info (332115):      4.273      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[1]
    Info (332115):      4.492      0.219 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_writedata_int[1]|q
    Info (332115):      4.603      0.111 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[1]~la_lab/laboutt[7]
    Info (332115):      5.911      1.308 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      5.911      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.010      5.010  R                    clock network delay
    Info (332115):      4.739     -0.271                       clock pessimism removed
    Info (332115):      4.769      0.030                       clock uncertainty
    Info (332115):      5.209      0.440      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.911
    Info (332115): Data Required Time :     5.209
    Info (332115): Slack              :     0.702 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.746
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.746 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[32]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.338      4.338  R                    clock network delay
    Info (332115):      4.338      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[32]
    Info (332115):      4.557      0.219 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[32]|q
    Info (332115):      4.623      0.066 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[32]~la_lab/laboutb[1]
    Info (332115):      5.665      1.042 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[32]
    Info (332115):      5.665      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.622      5.622  R                    clock network delay
    Info (332115):      4.660     -0.962                       clock pessimism removed
    Info (332115):      4.729      0.069                       clock uncertainty
    Info (332115):      4.919      0.190      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.665
    Info (332115): Data Required Time :     4.919
    Info (332115): Slack              :     0.746 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.929
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.929 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[23]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.347      4.347  R                    clock network delay
    Info (332115):      4.347      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[23]
    Info (332115):      4.566      0.219 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[23]|q
    Info (332115):      4.632      0.066 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[23]~la_lab/laboutt[5]
    Info (332115):      5.859      1.227 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[23]
    Info (332115):      5.859      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.634      5.634  R                    clock network delay
    Info (332115):      4.672     -0.962                       clock pessimism removed
    Info (332115):      4.741      0.069                       clock uncertainty
    Info (332115):      4.930      0.189      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.859
    Info (332115): Data Required Time :     4.930
    Info (332115): Slack              :     0.929 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.017
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.017 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[34]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.360      4.360  R                    clock network delay
    Info (332115):      4.360      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[34]
    Info (332115):      4.579      0.219 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[34]|q
    Info (332115):      4.735      0.156 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[34]~la_lab/laboutb[7]
    Info (332115):      6.021      1.286 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[34]
    Info (332115):      6.021      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.663      5.663  R                    clock network delay
    Info (332115):      4.701     -0.962                       clock pessimism removed
    Info (332115):      4.770      0.069                       clock uncertainty
    Info (332115):      5.004      0.234      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     6.021
    Info (332115): Data Required Time :     5.004
    Info (332115): Slack              :     1.017 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.144
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.144 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.265      4.265  R                    clock network delay
    Info (332115):      4.265      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115):      4.484      0.219 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[1]|q
    Info (332115):      4.550      0.066 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]~la_lab/laboutb[9]
    Info (332115):      6.360      1.810 FF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      6.360      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.017      5.017  R                    clock network delay
    Info (332115):      4.746     -0.271                       clock pessimism removed
    Info (332115):      4.776      0.030                       clock uncertainty
    Info (332115):      5.216      0.440      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     6.360
    Info (332115): Data Required Time :     5.216
    Info (332115): Slack              :     1.144 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.777
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.777 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.395      5.395  R                    clock network delay
    Info (332115):      5.395      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.669      0.274 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      5.771      0.102 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]
    Info (332115):      7.411      1.640 FF    IC       Mixed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_status|d_acc_data[0]|clrn
    Info (332115):      7.411      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.384      4.384  R                    clock network delay
    Info (332115):      9.364      0.980                       clock pessimism removed
    Info (332115):      9.334     -0.030                       clock uncertainty
    Info (332115):      9.188     -0.146     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]
    Info (332115): Data Arrival Time  :     7.411
    Info (332115): Data Required Time :     9.188
    Info (332115): Slack              :     1.777 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.959
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.959 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.271      5.271  R                    clock network delay
    Info (332115):      5.271      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.510      0.239 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      5.647      0.137 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]
    Info (332115):      6.952      1.305 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[74]|clrn
    Info (332115):      6.952      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.243      4.243  R                    clock network delay
    Info (332115):      9.140      0.897                       clock pessimism removed
    Info (332115):      9.110     -0.030                       clock uncertainty
    Info (332115):      8.911     -0.199     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Data Arrival Time  :     6.952
    Info (332115): Data Required Time :     8.911
    Info (332115): Slack              :     1.959 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.304
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.304 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.894      5.894  R                    clock network delay
    Info (332115):      5.894      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      6.168      0.274 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      6.308      0.140 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_mlab/laboutb[18]
    Info (332115):      9.119      2.811 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      9.119      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):     11.691      5.125  R                    clock network delay
    Info (332115):     12.579      0.888                       clock pessimism removed
    Info (332115):     12.529     -0.050                       clock uncertainty
    Info (332115):     12.423     -0.106     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     9.119
    Info (332115): Data Required Time :    12.423
    Info (332115): Slack              :     3.304 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.412
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.412 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[7]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.485      4.485  R                    clock network delay
    Info (332115):      4.485      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      4.766      0.281 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      4.964      0.198 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_mlab/laboutt[16]
    Info (332115):      5.303      0.339 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[7]|clrn
    Info (332115):      5.303      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[7]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):     11.613      4.109  R                    clock network delay
    Info (332115):     11.935      0.322                       clock pessimism removed
    Info (332115):     11.905     -0.030                       clock uncertainty
    Info (332115):     11.715     -0.190     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[7]
    Info (332115): Data Arrival Time  :     5.303
    Info (332115): Data Required Time :    11.715
    Info (332115): Slack              :     6.412 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.047
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.047 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.367      6.367  R                    clock network delay
    Info (332115):      6.367      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      6.634      0.267 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      6.774      0.140 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutb[6]
    Info (332115):      7.086      0.312 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]|clrn
    Info (332115):      7.086      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     13.392      5.392  R                    clock network delay
    Info (332115):     14.350      0.958                       clock pessimism removed
    Info (332115):     14.320     -0.030                       clock uncertainty
    Info (332115):     14.133     -0.187     uTsu              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Data Arrival Time  :     7.086
    Info (332115): Data Required Time :    14.133
    Info (332115): Slack              :     7.047 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.357
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.357 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.686      4.686  R                    clock network delay
    Info (332115):      4.686      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115):      4.958      0.272 RR  uTco              i_system_bd|ad9144_jesd204|axi_xcvr|i_up|up_rst_cnt[3]|q
    Info (332115):      5.155      0.197 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]~la_lab/laboutb[0]
    Info (332115):      5.456      0.301 RR    IC   Low Power  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|dataf
    Info (332115):      5.515      0.059 RF  CELL   Low Power  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|combout
    Info (332115):      5.519      0.004 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_reset_controller:rst_controller_001|merged_reset~0~la_lab/laboutt[10]
    Info (332115):      7.015      1.496 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch|clrn
    Info (332115):      7.015      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     14.305      4.305  R                    clock network delay
    Info (332115):     14.576      0.271                       clock pessimism removed
    Info (332115):     14.546     -0.030                       clock uncertainty
    Info (332115):     14.372     -0.174     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch
    Info (332115): Data Arrival Time  :     7.015
    Info (332115): Data Required Time :    14.372
    Info (332115): Slack              :     7.357 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.862
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.862 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.367      6.367  R                    clock network delay
    Info (332115):      6.367      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      6.712      0.345 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      6.886      0.174 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[3]
    Info (332115):      8.587      1.701 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      8.587      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.519      2.519  R                    clock network delay
    Info (332115):     22.449     -0.070                       clock uncertainty
    Info (332115):     22.449      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.587
    Info (332115): Data Required Time :    22.449
    Info (332115): Slack              :    13.862 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.257
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.257 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.367      6.367  R                    clock network delay
    Info (332115):      6.367      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      6.702      0.335 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      6.813      0.111 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_mlab/laboutb[9]
    Info (332115):      8.193      1.380 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      8.193      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.520      2.520  R                    clock network delay
    Info (332115):     22.450     -0.070                       clock uncertainty
    Info (332115):     22.450      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.193
    Info (332115): Data Required Time :    22.450
    Info (332115): Slack              :    14.257 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.495
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.495 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.367      6.367  R                    clock network delay
    Info (332115):      6.367      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      6.700      0.333 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      6.897      0.197 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_lab/laboutb[0]
    Info (332115):      8.491      1.594 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      8.491      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.056      3.056  R                    clock network delay
    Info (332115):     22.986     -0.070                       clock uncertainty
    Info (332115):     22.986      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.491
    Info (332115): Data Required Time :    22.986
    Info (332115): Slack              :    14.495 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.939
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.939 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.367      6.367  R                    clock network delay
    Info (332115):      6.367      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      6.700      0.333 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      6.845      0.145 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutt[8]
    Info (332115):      8.047      1.202 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      8.047      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.056      3.056  R                    clock network delay
    Info (332115):     22.986     -0.070                       clock uncertainty
    Info (332115):     22.986      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.047
    Info (332115): Data Required Time :    22.986
    Info (332115): Slack              :    14.939 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.997
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.997 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.367      6.367  R                    clock network delay
    Info (332115):      6.367      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      6.700      0.333 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      6.840      0.140 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_lab/laboutt[6]
    Info (332115):      7.989      1.149 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      7.989      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.056      3.056  R                    clock network delay
    Info (332115):     22.986     -0.070                       clock uncertainty
    Info (332115):     22.986      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.989
    Info (332115): Data Required Time :    22.986
    Info (332115): Slack              :    14.997 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.047
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.047 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.354      6.354  R                    clock network delay
    Info (332115):      6.354      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      6.650      0.296 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      6.772      0.122 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutb[5]
    Info (332115):      7.403      0.631 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.403      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.520      2.520  R                    clock network delay
    Info (332115):     22.450     -0.070                       clock uncertainty
    Info (332115):     22.450      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.403
    Info (332115): Data Required Time :    22.450
    Info (332115): Slack              :    15.047 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.182
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.182 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.369      6.369  R                    clock network delay
    Info (332115):      6.369      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      6.665      0.296 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      6.788      0.123 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutb[17]
    Info (332115):      7.268      0.480 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.268      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     22.520      2.520  R                    clock network delay
    Info (332115):     22.450     -0.070                       clock uncertainty
    Info (332115):     22.450      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.268
    Info (332115): Data Required Time :    22.450
    Info (332115): Slack              :    15.182 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.277
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.277 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.367      6.367  R                    clock network delay
    Info (332115):      6.367      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      6.700      0.333 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      6.929      0.229 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[11]
    Info (332115):      7.761      0.832 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      7.761      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.108      3.108  R                    clock network delay
    Info (332115):     23.038     -0.070                       clock uncertainty
    Info (332115):     23.038      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.761
    Info (332115): Data Required Time :    23.038
    Info (332115): Slack              :    15.277 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.158
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.158 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_yepuh6a.sdc:717: set_multicycle_path -setup -through [get_pins {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.488      4.488  R                    clock network delay
    Info (332115):      4.488      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115):      4.824      0.336 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|q
    Info (332115):      4.824      0.000 RR  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datad
    Info (332115):      5.358      0.534 RF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      5.363      0.005 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      5.870      0.507 FF    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]|clrn
    Info (332115):      5.870      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     22.629     22.629                       latch edge time
    Info (332115):     24.385      1.756  R                    clock network delay
    Info (332115):     24.185     -0.200                       clock uncertainty
    Info (332115):     24.028     -0.157     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Arrival Time  :     5.870
    Info (332115): Data Required Time :    24.028
    Info (332115): Slack              :    18.158 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 46.181
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 46.181 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.721      4.721  R                    clock network delay
    Info (332115):      4.721      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      5.071      0.350 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      5.276      0.205 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      6.255      0.979 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      6.423      0.168 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.428      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutb[4]
    Info (332115):      8.031      1.603 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      8.031      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.495      4.495  R                    clock network delay
    Info (332115):     54.455     -0.040                       clock uncertainty
    Info (332115):     54.212     -0.243     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     8.031
    Info (332115): Data Required Time :    54.212
    Info (332115): Slack              :    46.181 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 46.407
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 46.407 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.721      4.721  R                    clock network delay
    Info (332115):      4.721      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      5.071      0.350 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      5.276      0.205 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      6.080      0.804 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      6.124      0.044 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.129      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[17]
    Info (332115):      7.832      1.703 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.832      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.522      4.522  R                    clock network delay
    Info (332115):     54.482     -0.040                       clock uncertainty
    Info (332115):     54.239     -0.243     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.832
    Info (332115): Data Required Time :    54.239
    Info (332115): Slack              :    46.407 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 46.596
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 46.596 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.721      4.721  R                    clock network delay
    Info (332115):      4.721      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      5.071      0.350 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      5.276      0.205 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      6.001      0.725 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataa
    Info (332115):      6.316      0.315 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.321      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[18]
    Info (332115):      7.605      1.284 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.605      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.484      4.484  R                    clock network delay
    Info (332115):     54.444     -0.040                       clock uncertainty
    Info (332115):     54.201     -0.243     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.605
    Info (332115): Data Required Time :    54.201
    Info (332115): Slack              :    46.596 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 46.960
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 46.960 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.721      4.721  R                    clock network delay
    Info (332115):      4.721      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      5.071      0.350 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      5.276      0.205 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      5.917      0.641 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      6.080      0.163 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.084      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[18]
    Info (332115):      7.251      1.167 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.251      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.494      4.494  R                    clock network delay
    Info (332115):     54.454     -0.040                       clock uncertainty
    Info (332115):     54.211     -0.243     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.251
    Info (332115): Data Required Time :    54.211
    Info (332115): Slack              :    46.960 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.324
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.324 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.314      4.314  R                    clock network delay
    Info (332115):      4.314      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115):      4.502      0.188 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q
    Info (332115):      4.596      0.094 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[14]
    Info (332115):      4.737      0.141 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_r[0]|clrn
    Info (332115):      4.737      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.719      4.719  R                    clock network delay
    Info (332115):      4.331     -0.388                       clock pessimism removed
    Info (332115):      4.331      0.000                       clock uncertainty
    Info (332115):      4.413      0.082      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]
    Info (332115): Data Arrival Time  :     4.737
    Info (332115): Data Required Time :     4.413
    Info (332115): Slack              :     0.324 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.359
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.359 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.356      4.356  R                    clock network delay
    Info (332115):      4.356      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.580      0.224 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      4.652      0.072 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]
    Info (332115):      4.815      0.163 FF    IC   Low Power  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m2|clrn
    Info (332115):      4.815      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.395      5.395  R                    clock network delay
    Info (332115):      4.356     -1.039                       clock pessimism removed
    Info (332115):      4.356      0.000                       clock uncertainty
    Info (332115):      4.456      0.100      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Data Arrival Time  :     4.815
    Info (332115): Data Required Time :     4.456
    Info (332115): Slack              :     0.359 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.432
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.432 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[1]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.391      5.391  R                    clock network delay
    Info (332115):      5.391      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      5.610      0.219 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      5.716      0.106 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutb[6]
    Info (332115):      5.907      0.191 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_req_synchronizers|resync_chains[6].sync_r[1]|clrn
    Info (332115):      5.907      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.367      6.367  R                    clock network delay
    Info (332115):      5.392     -0.975                       clock pessimism removed
    Info (332115):      5.392      0.000                       clock uncertainty
    Info (332115):      5.475      0.083      uTh              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[1]
    Info (332115): Data Arrival Time  :     5.907
    Info (332115): Data Required Time :     5.475
    Info (332115): Slack              :     0.432 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.517
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.517 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.106      4.106  R                    clock network delay
    Info (332115):      4.106      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      4.339      0.233 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      4.489      0.150 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_mlab/laboutt[16]
    Info (332115):      4.774      0.285 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|clrn
    Info (332115):      4.774      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.488      4.488  R                    clock network delay
    Info (332115):      4.166     -0.322                       clock pessimism removed
    Info (332115):      4.166      0.000                       clock uncertainty
    Info (332115):      4.257      0.091      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Arrival Time  :     4.774
    Info (332115): Data Required Time :     4.257
    Info (332115): Slack              :     0.517 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.560
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.560 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m3
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.225      4.225  R                    clock network delay
    Info (332115):      4.225      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.423      0.198 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      4.524      0.101 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]
    Info (332115):      4.937      0.413 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_clock_mon|d_count_run_m3|clrn
    Info (332115):      4.937      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m3
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.281      5.281  R                    clock network delay
    Info (332115):      4.289     -0.992                       clock pessimism removed
    Info (332115):      4.289      0.000                       clock uncertainty
    Info (332115):      4.377      0.088      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m3
    Info (332115): Data Arrival Time  :     4.937
    Info (332115): Data Required Time :     4.377
    Info (332115): Slack              :     0.560 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.987
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.987 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_yepuh6a.sdc:718: set_multicycle_path -hold -through [get_pins {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Multicycle - Hold End    : 6
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.754      1.637  R                    clock network delay
    Info (332115):      1.754      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      2.298      0.544 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|afi_ctl2core[18]
    Info (332115):      3.739      1.441 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|dataa
    Info (332115):      3.946      0.207 RF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      3.947      0.001 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      4.368      0.421 FF    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]|clrn
    Info (332115):      4.368      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.584      2.467  R                    clock network delay
    Info (332115):      2.132     -0.452                       clock pessimism removed
    Info (332115):      2.277      0.145                       clock uncertainty
    Info (332115):      2.381      0.104      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Arrival Time  :     4.368
    Info (332115): Data Required Time :     2.381
    Info (332115): Slack              :     1.987 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.128
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.128 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.932      4.932  R                    clock network delay
    Info (332115):      4.932      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      5.158      0.226 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      5.263      0.105 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_mlab/laboutb[18]
    Info (332115):      7.442      2.179 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      7.442      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.190      6.190  R                    clock network delay
    Info (332115):      5.302     -0.888                       clock pessimism removed
    Info (332115):      5.302      0.000                       clock uncertainty
    Info (332115):      5.314      0.012      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     7.442
    Info (332115): Data Required Time :     5.314
    Info (332115): Slack              :     2.128 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.402
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.402 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.392      5.392  R                    clock network delay
    Info (332115):      5.392      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      5.611      0.219 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      5.727      0.116 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[11]
    Info (332115):      6.367      0.640 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.367      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.105      4.895  R                    clock network delay
    Info (332115):     -5.035      0.070                       clock uncertainty
    Info (332115):     -5.035      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.367
    Info (332115): Data Required Time :    -5.035
    Info (332115): Slack              :    11.402 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.655
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.655 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.392      5.392  R                    clock network delay
    Info (332115):      5.392      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      5.611      0.219 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      5.678      0.067 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_lab/laboutt[6]
    Info (332115):      6.551      0.873 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.551      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.174      4.826  R                    clock network delay
    Info (332115):     -5.104      0.070                       clock uncertainty
    Info (332115):     -5.104      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.551
    Info (332115): Data Required Time :    -5.104
    Info (332115): Slack              :    11.655 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.705
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.705 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.392      5.392  R                    clock network delay
    Info (332115):      5.392      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      5.611      0.219 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      5.762      0.151 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutt[8]
    Info (332115):      6.601      0.839 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.601      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.174      4.826  R                    clock network delay
    Info (332115):     -5.104      0.070                       clock uncertainty
    Info (332115):     -5.104      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.601
    Info (332115): Data Required Time :    -5.104
    Info (332115): Slack              :    11.705 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.026
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.026 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.392      5.392  R                    clock network delay
    Info (332115):      5.392      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      5.611      0.219 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      5.722      0.111 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_lab/laboutb[0]
    Info (332115):      6.922      1.200 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.922      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.174      4.826  R                    clock network delay
    Info (332115):     -5.104      0.070                       clock uncertainty
    Info (332115):     -5.104      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.922
    Info (332115): Data Required Time :    -5.104
    Info (332115): Slack              :    12.026 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.202
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.202 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.393      5.393  R                    clock network delay
    Info (332115):      5.393      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      5.582      0.189 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      5.641      0.059 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutb[17]
    Info (332115):      5.966      0.325 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.966      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.306      3.694  R                    clock network delay
    Info (332115):     -6.236      0.070                       clock uncertainty
    Info (332115):     -6.236      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.966
    Info (332115): Data Required Time :    -6.236
    Info (332115): Slack              :    12.202 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.331
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.331 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.379      5.379  R                    clock network delay
    Info (332115):      5.379      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      5.568      0.189 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      5.627      0.059 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutb[5]
    Info (332115):      6.094      0.467 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.094      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.307      3.693  R                    clock network delay
    Info (332115):     -6.237      0.070                       clock uncertainty
    Info (332115):     -6.237      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.094
    Info (332115): Data Required Time :    -6.237
    Info (332115): Slack              :    12.331 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.955
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.955 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.391      5.391  R                    clock network delay
    Info (332115):      5.391      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      5.613      0.222 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      5.727      0.114 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_mlab/laboutb[9]
    Info (332115):      6.717      0.990 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.717      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.308      3.692  R                    clock network delay
    Info (332115):     -6.238      0.070                       clock uncertainty
    Info (332115):     -6.238      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.717
    Info (332115): Data Required Time :    -6.238
    Info (332115): Slack              :    12.955 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.253
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.253 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.391      5.391  R                    clock network delay
    Info (332115):      5.391      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      5.622      0.231 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      5.783      0.161 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[3]
    Info (332115):      7.015      1.232 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.015      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -6.308      3.692  R                    clock network delay
    Info (332115):     -6.238      0.070                       clock uncertainty
    Info (332115):     -6.238      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.015
    Info (332115): Data Required Time :    -6.238
    Info (332115): Slack              :    13.253 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.085
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.085 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.316      4.316  R                    clock network delay
    Info (332115):      4.316      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      4.508      0.192 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      4.508      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      4.862      0.354 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.863      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[18]
    Info (332115):      5.769      0.906 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.769      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.366      5.634  R                    clock network delay
    Info (332115):    -44.297      0.069                       clock uncertainty
    Info (332115):    -44.316     -0.019      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.769
    Info (332115): Data Required Time :   -44.316
    Info (332115): Slack              :    50.085 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.198
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.198 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.325      4.325  R                    clock network delay
    Info (332115):      4.325      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      4.557      0.232 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      4.667      0.110 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_mlab/laboutt[16]
    Info (332115):      4.827      0.160 FF    IC   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      4.868      0.041 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.870      0.002 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[18]
    Info (332115):      5.870      1.000 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.870      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.378      5.622  R                    clock network delay
    Info (332115):    -44.309      0.069                       clock uncertainty
    Info (332115):    -44.328     -0.019      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.870
    Info (332115): Data Required Time :   -44.328
    Info (332115): Slack              :    50.198 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.482
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.482 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.311      4.311  R                    clock network delay
    Info (332115):      4.311      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      4.504      0.193 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      4.504      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      4.891      0.387 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.893      0.002 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutb[4]
    Info (332115):      6.167      1.274 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      6.167      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.365      5.635  R                    clock network delay
    Info (332115):    -44.296      0.069                       clock uncertainty
    Info (332115):    -44.315     -0.019      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     6.167
    Info (332115): Data Required Time :   -44.315
    Info (332115): Slack              :    50.482 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.487
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.487 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.316      4.316  R                    clock network delay
    Info (332115):      4.316      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      4.512      0.196 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      4.512      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      4.855      0.343 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.857      0.002 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[17]
    Info (332115):      6.200      1.343 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      6.200      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.337      5.663  R                    clock network delay
    Info (332115):    -44.268      0.069                       clock uncertainty
    Info (332115):    -44.287     -0.019      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     6.200
    Info (332115): Data Required Time :   -44.287
    Info (332115): Slack              :    50.487 
    Info (332115): ===================================================================
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 1.118
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.118               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.240               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.398               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.462               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     1.485               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.736               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.754               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     1.829               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     2.016               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     2.291               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     2.354               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     4.752               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     4.910               0.000 sys_clk_100mhz 
    Info (332119):     6.383               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     6.694               0.000 i_system_bd|ad9680_jesd204|avmmclk 
    Info (332119):     6.834               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     7.244               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     7.495               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     7.802               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
Info (332146): Worst-case hold slack is 0.014
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.014               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     0.015               0.000 sys_clk_100mhz 
    Info (332119):     0.017               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.018               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.023               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     0.023               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.024               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     0.025               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     0.161               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.290               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     0.292               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     0.446               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     0.519               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     0.523               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.580               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.656               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.731               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     0.831               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.027               0.000 i_system_bd|ad9680_jesd204|avmmclk 
Info (332146): Worst-case recovery slack is 2.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.304               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     2.411               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     4.075               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     6.891               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     7.452               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     8.121               0.000 sys_clk_100mhz 
    Info (332119):    15.485               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    15.798               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    15.852               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    16.050               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    16.128               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    16.385               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    17.072               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    17.212               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    19.560               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):    47.416               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    47.565               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    47.894               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    48.111               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
Info (332146): Worst-case removal slack is 0.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.169               0.000 sys_clk_100mhz 
    Info (332119):     0.205               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.228               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.290               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     0.405               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.409               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.698               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):    11.270               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    11.390               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    11.907               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    12.105               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    12.150               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    12.331               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    12.337               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    12.588               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    49.963               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    50.045               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    50.278               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    50.330               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
Info (332146): Worst-case minimum pulse width slack is 0.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.202               0.000 hps_ddr_dqs_p[2]_IN 
    Info (332119):     0.202               0.000 hps_ddr_dqs_p[3]_IN 
    Info (332119):     0.202               0.000 sys_ddr_dqs_p[0]_IN 
    Info (332119):     0.202               0.000 sys_ddr_dqs_p[1]_IN 
    Info (332119):     0.202               0.000 sys_ddr_dqs_p[3]_IN 
    Info (332119):     0.202               0.000 sys_ddr_dqs_p[4]_IN 
    Info (332119):     0.202               0.000 sys_ddr_dqs_p[5]_IN 
    Info (332119):     0.202               0.000 sys_ddr_dqs_p[7]_IN 
    Info (332119):     0.203               0.000 hps_ddr_dqs_p[0]_IN 
    Info (332119):     0.203               0.000 hps_ddr_dqs_p[1]_IN 
    Info (332119):     0.203               0.000 sys_ddr_dqs_p[2]_IN 
    Info (332119):     0.203               0.000 sys_ddr_dqs_p[6]_IN 
    Info (332119):     0.429               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.429               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.429               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.429               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.432               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_10 
    Info (332119):     0.432               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.432               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.432               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.432               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.432               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_7 
    Info (332119):     0.432               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_8 
    Info (332119):     0.432               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_9 
    Info (332119):     0.454               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.454               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.457               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.457               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.457               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.457               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr4_cntrl_vco_clk 
    Info (332119):     0.466               0.000 i_system_bd|sys_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.466               0.000 i_system_bd|sys_ddr4_cntrl_vco_clk_2 
    Info (332119):     0.466               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_0 
    Info (332119):     0.466               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.885               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.885               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.885               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_2 
    Info (332119):     0.885               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.885               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.886               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.886               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.401               0.000 rx_ref_clk 
    Info (332119):     1.482               0.000 tx_ref_clk 
    Info (332119):     1.553               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.623               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.633               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.824               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     1.824               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.824               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     2.458               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     2.925               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     3.704               0.000 i_system_bd|sys_hps_ddr4_cntrl_ref_clock 
    Info (332119):     3.706               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     3.908               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     4.626               0.000 sys_clk_100mhz 
    Info (332119):     4.955               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.955               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.955               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.955               0.000 i_system_bd|ad9680_jesd204|avmmclk 
Info (332114): Report Metastability: Found 492 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 492
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.225 ns
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_yepuh6a
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_yepuh6a INSTANCE: i_system_bd|sys_ddr4_cntrl
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.398
    Info (332115): -from [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Core To Periphery (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.161
    Info (332115): -from [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Core To Periphery (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.291
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.127
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 21.771
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (recovery)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.409
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (removal)}
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 3.193
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.025
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 6.891
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.290
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (removal)}
Info: Core: system_bd_altera_emif_arch_nf_181_yepuh6a - Instance: i_system_bd|sys_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Fast 900mV 100C Model)                     |  0.185  0.185
Info: Core (Fast 900mV 100C Model)                                |  1.291  0.025
Info: Core Recovery/Removal (Fast 900mV 100C Model)               |  6.891   0.29
Info: DQS Gating (Fast 900mV 100C Model)                          |  0.615  0.615
Info: Read Capture (Fast 900mV 100C Model)                        |   0.02   0.02
Info: Write (Fast 900mV 100C Model)                               |  0.022  0.022
Info: Write Levelling (Fast 900mV 100C Model)                     |  0.146  0.146
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_gsbdrhy
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_gsbdrhy INSTANCE: i_system_bd|sys_hps_ddr4_cntrl
Info: Core: system_bd_altera_emif_arch_nf_181_gsbdrhy - Instance: i_system_bd|sys_hps_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Fast 900mV 100C Model)                     |  0.185  0.185
Info: Core (Fast 900mV 100C Model)                                |     --     --
Info: Core Recovery/Removal (Fast 900mV 100C Model)               |     --     --
Info: DQS Gating (Fast 900mV 100C Model)                          |  0.615  0.615
Info: Read Capture (Fast 900mV 100C Model)                        |  0.025  0.025
Info: Write (Fast 900mV 100C Model)                               |  0.022  0.022
Info: Write Levelling (Fast 900mV 100C Model)                     |  0.158  0.158
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.118
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.118 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.450      3.450  R                    clock network delay
    Info (332115):      3.450      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]
    Info (332115):      3.579      0.129 FF  uTco              i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q
    Info (332115):      3.628      0.049 FF  CELL   Low Power  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]
    Info (332115):      6.376      2.748 FF    IC       Mixed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[10]
    Info (332115):      6.376      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.899      2.899  R                    clock network delay
    Info (332115):      7.412      0.513                       clock pessimism removed
    Info (332115):      7.382     -0.030                       clock uncertainty
    Info (332115):      7.494      0.112     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0
    Info (332115): Data Arrival Time  :     6.376
    Info (332115): Data Required Time :     7.494
    Info (332115): Slack              :     1.118 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.240
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.240 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_mem_raddr[5]
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_aru1:auto_generated|altsyncram_1994:altsyncram1|ram_block2a37~reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.390      1.273  R                    clock network delay
    Info (332115):      1.390      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_mem_raddr[5]
    Info (332115):      1.519      0.129 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_mem_raddr[5]|q
    Info (332115):      1.595      0.076 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_mem_raddr[5]~la_lab/laboutt[11]
    Info (332115):      3.927      2.332 FF    IC       Mixed  i_system_bd|avl_ad9144_fifo|i_wr|i_mem_asym|alt_mem_asym_wr|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a37|portbaddr[5]
    Info (332115):      3.927      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_aru1:auto_generated|altsyncram_1994:altsyncram1|ram_block2a37~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.701      0.832  R                    clock network delay
    Info (332115):      5.061      0.360                       clock pessimism removed
    Info (332115):      5.031     -0.030                       clock uncertainty
    Info (332115):      5.167      0.136     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_aru1:auto_generated|altsyncram_1994:altsyncram1|ram_block2a37~reg1
    Info (332115): Data Arrival Time  :     3.927
    Info (332115): Data Required Time :     5.167
    Info (332115): Slack              :     1.240 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.398
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.398 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[358]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.359      1.242  R                    clock network delay
    Info (332115):      1.359      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[358]
    Info (332115):      1.553      0.194 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[358]|q
    Info (332115):      1.624      0.071 RR  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[358]~la_lab/laboutb[17]
    Info (332115):      3.193      1.569 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|data_from_core[69]
    Info (332115):      3.193      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.697      0.828  R                    clock network delay
    Info (332115):      4.705      0.008                       clock pessimism removed
    Info (332115):      4.450     -0.255                       clock uncertainty
    Info (332115):      4.591      0.141     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.193
    Info (332115): Data Required Time :     4.591
    Info (332115): Slack              :     1.398 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.462
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.462 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[338]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.404      1.287  R                    clock network delay
    Info (332115):      1.404      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[338]
    Info (332115):      1.592      0.188 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[338]|q
    Info (332115):      1.641      0.049 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[338]~la_lab/laboutb[9]
    Info (332115):      3.149      1.508 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|data_from_core[53]
    Info (332115):      3.149      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.693      0.824  R                    clock network delay
    Info (332115):      4.701      0.008                       clock pessimism removed
    Info (332115):      4.446     -0.255                       clock uncertainty
    Info (332115):      4.611      0.165     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.149
    Info (332115): Data Required Time :     4.611
    Info (332115): Slack              :     1.462 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.485
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.485 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[10]
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a116~reg1
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.636      3.636  R                    clock network delay
    Info (332115):      3.636      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[10]
    Info (332115):      3.819      0.183 FF  uTco              i_system_bd|avl_ad9144_fifo|i_rd|dac_mem_raddr[10]|q
    Info (332115):      3.866      0.047 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[10]~la_lab/laboutb[1]
    Info (332115):      6.178      2.312 FF    IC       Mixed  i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a116|portbaddr[10]
    Info (332115):      6.178      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a116~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.018      3.018  R                    clock network delay
    Info (332115):      7.579      0.561                       clock pessimism removed
    Info (332115):      7.549     -0.030                       clock uncertainty
    Info (332115):      7.663      0.114     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a116~reg1
    Info (332115): Data Arrival Time  :     6.178
    Info (332115): Data Required Time :     7.663
    Info (332115): Slack              :     1.485 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.736
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.736 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[13]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.520      3.520  R                    clock network delay
    Info (332115):      3.520      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[13]
    Info (332115):      3.650      0.130 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[13]|q
    Info (332115):      3.696      0.046 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[13]~la_mlab/laboutb[2]
    Info (332115):      5.717      2.021 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[13]
    Info (332115):      5.717      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.958      2.958  R                    clock network delay
    Info (332115):      7.516      0.558                       clock pessimism removed
    Info (332115):      7.476     -0.040                       clock uncertainty
    Info (332115):      7.453     -0.023     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.717
    Info (332115): Data Required Time :     7.453
    Info (332115): Slack              :     1.736 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.754
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.754 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a504~reg1
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.073      2.073  R                    clock network delay
    Info (332115):      2.073      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]
    Info (332115):      2.203      0.130 FF  uTco              i_system_bd|ad9680_adcfifo|dma_raddr[1]|q
    Info (332115):      2.253      0.050 FF  CELL   Low Power  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]~la_lab/laboutt[2]
    Info (332115):      5.988      3.735 FF    IC       Mixed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a504|portbaddr[1]
    Info (332115):      5.988      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a504~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      5.714      5.714                       latch edge time
    Info (332115):      7.538      1.824  R                    clock network delay
    Info (332115):      7.613      0.075                       clock pessimism removed
    Info (332115):      7.742      0.129     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a504~reg1
    Info (332115): Data Arrival Time  :     5.988
    Info (332115): Data Required Time :     7.742
    Info (332115): Slack              :     1.754 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.829
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.829 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[27]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.515      3.515  R                    clock network delay
    Info (332115):      3.515      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[27]
    Info (332115):      3.650      0.135 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[27]|q
    Info (332115):      3.740      0.090 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[27]~la_mlab/laboutb[4]
    Info (332115):      5.606      1.866 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[27]
    Info (332115):      5.606      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.946      2.946  R                    clock network delay
    Info (332115):      7.504      0.558                       clock pessimism removed
    Info (332115):      7.464     -0.040                       clock uncertainty
    Info (332115):      7.435     -0.029     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.606
    Info (332115): Data Required Time :     7.435
    Info (332115): Slack              :     1.829 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.016
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.016 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[11]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.509      3.509  R                    clock network delay
    Info (332115):      3.509      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[11]
    Info (332115):      3.638      0.129 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[11]|q
    Info (332115):      3.684      0.046 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[11]~la_lab/laboutb[5]
    Info (332115):      5.426      1.742 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[11]
    Info (332115):      5.426      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.946      2.946  R                    clock network delay
    Info (332115):      7.504      0.558                       clock pessimism removed
    Info (332115):      7.464     -0.040                       clock uncertainty
    Info (332115):      7.442     -0.022     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.426
    Info (332115): Data Required Time :     7.442
    Info (332115): Slack              :     2.016 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.291
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.291 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.509      3.509  R                    clock network delay
    Info (332115):      3.509      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[8]
    Info (332115):      3.639      0.130 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[8]|q
    Info (332115):      3.685      0.046 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[8]~la_lab/laboutb[1]
    Info (332115):      5.175      1.490 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[8]
    Info (332115):      5.175      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.962      2.962  R                    clock network delay
    Info (332115):      7.520      0.558                       clock pessimism removed
    Info (332115):      7.480     -0.040                       clock uncertainty
    Info (332115):      7.466     -0.014     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.175
    Info (332115): Data Required Time :     7.466
    Info (332115): Slack              :     2.291 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.354
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.354 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[15]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.377      1.260  R                    clock network delay
    Info (332115):      1.377      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[15]
    Info (332115):      1.499      0.122 FF  uTco              i_system_bd|avl_ad9144_fifo|avl_address[15]|q
    Info (332115):      1.549      0.050 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[15]~la_lab/laboutb[10]
    Info (332115):      2.556      1.007 FF    IC  High Speed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[17]
    Info (332115):      2.556      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.707      0.838  R                    clock network delay
    Info (332115):      4.917      0.210                       clock pessimism removed
    Info (332115):      4.755     -0.162                       clock uncertainty
    Info (332115):      4.910      0.155     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     2.556
    Info (332115): Data Required Time :     4.910
    Info (332115): Slack              :     2.354 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.752
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.752 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|wr_reg_writedata[12]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.642      3.642  R                    clock network delay
    Info (332115):      3.642      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115):      4.058      0.416 FF  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_write_data[12]
    Info (332115):      5.350      1.292 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|wr_reg_writedata[12]|asdata
    Info (332115):      5.350      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|wr_reg_writedata[12]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):      9.598      3.032  R                    clock network delay
    Info (332115):     10.063      0.465                       clock pessimism removed
    Info (332115):     10.013     -0.050                       clock uncertainty
    Info (332115):     10.102      0.089     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|wr_reg_writedata[12]
    Info (332115): Data Arrival Time  :     5.350
    Info (332115): Data Required Time :    10.102
    Info (332115): Slack              :     4.752 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.910
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.910 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|data1[76]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data1[76]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.951      2.951  R                    clock network delay
    Info (332115):      2.951      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|data1[76]
    Info (332115):      3.081      0.130 FF  uTco              i_system_bd|mm_interconnect_1|limiter_pipeline_002|core|data1[76]|q
    Info (332115):      3.134      0.053 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|data1[76]~la_lab/laboutb[2]
    Info (332115):      8.025      4.891 FF    IC       Mixed  i_system_bd|mm_interconnect_1|mux_pipeline_011|core|data1[76]|asdata
    Info (332115):      8.025      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data1[76]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.722      2.722  R                    clock network delay
    Info (332115):     12.865      0.143                       clock pessimism removed
    Info (332115):     12.835     -0.030                       clock uncertainty
    Info (332115):     12.935      0.100     uTsu              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data1[76]
    Info (332115): Data Arrival Time  :     8.025
    Info (332115): Data Required Time :    12.935
    Info (332115): Slack              :     4.910 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.383
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.383 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.815      2.815  R                    clock network delay
    Info (332115):      2.815      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115):      2.942      0.127 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|q
    Info (332115):      3.009      0.067 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~la_lab/laboutb[13]
    Info (332115):      3.683      0.674 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|dataf
    Info (332115):      3.882      0.199 RR  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|sumout
    Info (332115):      3.887      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|Add0~1~la_lab/laboutb[11]
    Info (332115):      4.004      0.117 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|dataf
    Info (332115):      4.031      0.027 RR  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      4.031      0.000 RR  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      4.031      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):     10.089      2.585  R                    clock network delay
    Info (332115):     10.318      0.229                       clock pessimism removed
    Info (332115):     10.288     -0.030                       clock uncertainty
    Info (332115):     10.414      0.126     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     4.031
    Info (332115): Data Required Time :    10.414
    Info (332115): Slack              :     6.383 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.694
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.694 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.954      2.954  R                    clock network delay
    Info (332115):      2.954      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[0]
    Info (332115):      3.084      0.130 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[0]|q
    Info (332115):      3.159      0.075 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[0]~la_lab/laboutt[0]
    Info (332115):      6.302      3.143 FF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[0]
    Info (332115):      6.302      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.809      2.809  R                    clock network delay
    Info (332115):     12.952      0.143                       clock pessimism removed
    Info (332115):     12.922     -0.030                       clock uncertainty
    Info (332115):     12.996      0.074     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     6.302
    Info (332115): Data Required Time :    12.996
    Info (332115): Slack              :     6.694 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.834
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.834 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.735      3.735  R                    clock network delay
    Info (332115):      3.735      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]
    Info (332115):      3.864      0.129 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[2]|q
    Info (332115):      3.954      0.090 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[2]~la_lab/laboutt[8]
    Info (332115):      4.259      0.305 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Equal0~0|datab
    Info (332115):      4.390      0.131 RF  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Equal0~0|combout
    Info (332115):      4.394      0.004 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|Equal0~0~la_lab/laboutb[8]
    Info (332115):      4.588      0.194 FF    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|always0~0|datad
    Info (332115):      4.672      0.084 FR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|always0~0|combout
    Info (332115):      4.677      0.005 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|always0~0~la_lab/laboutb[13]
    Info (332115):      4.901      0.224 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~4|datab
    Info (332115):      5.041      0.140 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~4|combout
    Info (332115):      5.041      0.000 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[0]|d
    Info (332115):      5.041      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     11.156      3.156  R                    clock network delay
    Info (332115):     11.735      0.579                       clock pessimism removed
    Info (332115):     11.705     -0.030                       clock uncertainty
    Info (332115):     11.875      0.170     uTsu              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]
    Info (332115): Data Arrival Time  :     5.041
    Info (332115): Data Required Time :    11.875
    Info (332115): Slack              :     6.834 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.244
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.244 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.948      2.948  R                    clock network delay
    Info (332115):      2.948      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[6]
    Info (332115):      3.139      0.191 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[6]|q
    Info (332115):      3.191      0.052 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[6]~la_lab/laboutt[13]
    Info (332115):      5.696      2.505 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[6]
    Info (332115):      5.696      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.813      2.813  R                    clock network delay
    Info (332115):     12.956      0.143                       clock pessimism removed
    Info (332115):     12.926     -0.030                       clock uncertainty
    Info (332115):     12.940      0.014     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.696
    Info (332115): Data Required Time :    12.940
    Info (332115): Slack              :     7.244 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.495
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.495 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.936      2.936  R                    clock network delay
    Info (332115):      2.936      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115):      3.126      0.190 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_address_int[6]|q
    Info (332115):      3.203      0.077 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]~la_lab/laboutb[16]
    Info (332115):      5.434      2.231 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[6]
    Info (332115):      5.434      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.802      2.802  R                    clock network delay
    Info (332115):     12.945      0.143                       clock pessimism removed
    Info (332115):     12.915     -0.030                       clock uncertainty
    Info (332115):     12.929      0.014     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.434
    Info (332115): Data Required Time :    12.929
    Info (332115): Slack              :     7.495 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.802
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.802 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.950      2.950  R                    clock network delay
    Info (332115):      2.950      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[7]
    Info (332115):      3.141      0.191 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_address_int[7]|q
    Info (332115):      3.194      0.053 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[7]~la_lab/laboutt[6]
    Info (332115):      5.121      1.927 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[7]
    Info (332115):      5.121      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.797      2.797  R                    clock network delay
    Info (332115):     12.940      0.143                       clock pessimism removed
    Info (332115):     12.910     -0.030                       clock uncertainty
    Info (332115):     12.923      0.013     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.121
    Info (332115): Data Required Time :    12.923
    Info (332115): Slack              :     7.802 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.014
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.014 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.912      1.912  R                    clock network delay
    Info (332115):      1.912      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115):      2.028      0.116 FF  uTco              i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0|q
    Info (332115):      2.028      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0~0|datad
    Info (332115):      2.186      0.158 FF  CELL  High Speed  i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0~0|combout
    Info (332115):      2.186      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0|d
    Info (332115):      2.186      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.085      2.085  R                    clock network delay
    Info (332115):      1.913     -0.172                       clock pessimism removed
    Info (332115):      2.172      0.259      uTh              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115): Data Arrival Time  :     2.186
    Info (332115): Data Required Time :     2.172
    Info (332115): Slack              :     0.014 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.015
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.015 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_rdata[28]
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.730      2.730  R                    clock network delay
    Info (332115):      2.730      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_rdata[28]
    Info (332115):      2.847      0.117 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|up_rdata[28]|q
    Info (332115):      2.847      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d~28|datad
    Info (332115):      3.006      0.159 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d~28|combout
    Info (332115):      3.006      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d[28]|d
    Info (332115):      3.006      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.972      2.972  R                    clock network delay
    Info (332115):      2.729     -0.243                       clock pessimism removed
    Info (332115):      2.729      0.000                       clock uncertainty
    Info (332115):      2.991      0.262      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]
    Info (332115): Data Arrival Time  :     3.006
    Info (332115): Data Required Time :     2.991
    Info (332115): Slack              :     0.015 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.017
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.017 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[0]
    Info (332115): To Node      : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[0]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.001      3.001  R                    clock network delay
    Info (332115):      3.001      0.000                       system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[0]
    Info (332115):      3.118      0.117 FF  uTco              i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[0]|q
    Info (332115):      3.118      0.000 FF  CELL   Low Power  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_i_s[0]~0|datad
    Info (332115):      3.283      0.165 FF  CELL   Low Power  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_i_s[0]~0|combout
    Info (332115):      3.283      0.000 FF  CELL   Low Power  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[0]|d
    Info (332115):      3.283      0.000 FF  CELL   Low Power  system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.610      3.610  R                    clock network delay
    Info (332115):      3.001     -0.609                       clock pessimism removed
    Info (332115):      3.001      0.000                       clock uncertainty
    Info (332115):      3.266      0.265      uTh              system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[0]
    Info (332115): Data Arrival Time  :     3.283
    Info (332115): Data Required Time :     3.266
    Info (332115): Slack              :     0.017 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.018
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.018 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg|sync_bits:i_sync_out|cdc_sync_stage2[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg|out_toggle_d1
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.801      2.801  R                    clock network delay
    Info (332115):      2.801      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg|sync_bits:i_sync_out|cdc_sync_stage2[0]
    Info (332115):      2.917      0.116 FF  uTco              i_system_bd|ad9680_jesd204|axi_jesd204_rx|i_up_rx|i_cdc_cfg|i_sync_out|cdc_sync_stage2[0]|q
    Info (332115):      3.084      0.167 FF  CELL   Low Power  i_system_bd|ad9680_jesd204|axi_jesd204_rx|i_up_rx|i_cdc_cfg|out_toggle_d1|d
    Info (332115):      3.084      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg|out_toggle_d1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.420      3.420  R                    clock network delay
    Info (332115):      2.801     -0.619                       clock pessimism removed
    Info (332115):      2.801      0.000                       clock uncertainty
    Info (332115):      3.066      0.265      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg|out_toggle_d1
    Info (332115): Data Arrival Time  :     3.084
    Info (332115): Data Required Time :     3.066
    Info (332115): Slack              :     0.018 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.023 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.959      0.842  R                    clock network delay
    Info (332115):      0.959      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115):      1.060      0.101 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_write_state.IDLE|q
    Info (332115):      1.060      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_wr|avl_write_state~17|datad
    Info (332115):      1.220      0.160 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_wr|avl_write_state~17|combout
    Info (332115):      1.220      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_wr|avl_write_state.IDLE|d
    Info (332115):      1.220      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.368      1.251  R                    clock network delay
    Info (332115):      0.960     -0.408                       clock pessimism removed
    Info (332115):      0.960      0.000                       clock uncertainty
    Info (332115):      1.197      0.237      uTh              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_write_state.IDLE
    Info (332115): Data Arrival Time  :     1.220
    Info (332115): Data Required Time :     1.197
    Info (332115): Slack              :     0.023 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.023 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[1]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[1]~DUPLICATE
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.154      3.154  R                    clock network delay
    Info (332115):      3.154      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[1]
    Info (332115):      3.260      0.106 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[1]|q
    Info (332115):      3.260      0.000 FF  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[1]~1|datae
    Info (332115):      3.430      0.170 FF  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[1]~1|combout
    Info (332115):      3.430      0.000 FF  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[1]~DUPLICATE|d
    Info (332115):      3.430      0.000 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[1]~DUPLICATE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.733      3.733  R                    clock network delay
    Info (332115):      3.154     -0.579                       clock pessimism removed
    Info (332115):      3.154      0.000                       clock uncertainty
    Info (332115):      3.407      0.253      uTh              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[1]~DUPLICATE
    Info (332115): Data Arrival Time  :     3.430
    Info (332115): Data Required Time :     3.407
    Info (332115): Slack              :     0.023 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.024
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.024 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.018      3.018  R                    clock network delay
    Info (332115):      3.018      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115):      3.121      0.103 FF  uTco              i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|q
    Info (332115):      3.121      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|datad
    Info (332115):      3.281      0.160 FF  CELL  High Speed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|combout
    Info (332115):      3.281      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|d
    Info (332115):      3.281      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.514      3.514  R                    clock network delay
    Info (332115):      3.017     -0.497                       clock pessimism removed
    Info (332115):      3.017      0.000                       clock uncertainty
    Info (332115):      3.257      0.240      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Arrival Time  :     3.281
    Info (332115): Data Required Time :     3.257
    Info (332115): Slack              :     0.024 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.025
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.025 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.578      2.578  R                    clock network delay
    Info (332115):      2.578      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rr
    Info (332115):      2.684      0.106 FF  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rr|q
    Info (332115):      2.855      0.171 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|d
    Info (332115):      2.855      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.807      2.807  R                    clock network delay
    Info (332115):      2.578     -0.229                       clock pessimism removed
    Info (332115):      2.578      0.000                       clock uncertainty
    Info (332115):      2.830      0.252      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): Data Arrival Time  :     2.855
    Info (332115): Data Required Time :     2.830
    Info (332115): Slack              :     0.025 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.161
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.161 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[20]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.968      0.851  R                    clock network delay
    Info (332115):      0.968      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[20]
    Info (332115):      1.069      0.101 FF  uTco              i_system_bd|avl_ad9144_fifo|avl_address[20]|q
    Info (332115):      1.122      0.053 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[20]~la_lab/laboutt[7]
    Info (332115):      1.653      0.531 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[22]
    Info (332115):      1.653      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.254      1.137  R                    clock network delay
    Info (332115):      1.044     -0.210                       clock pessimism removed
    Info (332115):      1.237      0.193                       clock uncertainty
    Info (332115):      1.492      0.255      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     1.653
    Info (332115): Data Required Time :     1.492
    Info (332115): Slack              :     0.161 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.290
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.290 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_byteenable[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.973      0.856  R                    clock network delay
    Info (332115):      0.973      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_byteenable[0]
    Info (332115):      1.073      0.100 FF  uTco              i_system_bd|avl_ad9144_fifo|avl_byteenable[0]|q
    Info (332115):      1.125      0.052 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_byteenable[0]~la_lab/laboutb[12]
    Info (332115):      2.035      0.910 FF    IC  High Speed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst|data_from_core[89]
    Info (332115):      2.035      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.264      1.147  R                    clock network delay
    Info (332115):      1.256     -0.008                       clock pessimism removed
    Info (332115):      1.542      0.286                       clock uncertainty
    Info (332115):      1.745      0.203      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     2.035
    Info (332115): Data Required Time :     1.745
    Info (332115): Slack              :     0.290 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.292
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.292 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[415]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.980      0.863  R                    clock network delay
    Info (332115):      0.980      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[415]
    Info (332115):      1.081      0.101 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[415]|q
    Info (332115):      1.114      0.033 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[415]~la_lab/laboutb[1]
    Info (332115):      2.030      0.916 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|data_from_core[94]
    Info (332115):      2.030      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.264      1.147  R                    clock network delay
    Info (332115):      1.256     -0.008                       clock pessimism removed
    Info (332115):      1.542      0.286                       clock uncertainty
    Info (332115):      1.738      0.196      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     2.030
    Info (332115): Data Required Time :     1.738
    Info (332115): Slack              :     0.292 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.446
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.446 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[28]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.888      2.888  R                    clock network delay
    Info (332115):      2.888      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[28]
    Info (332115):      2.992      0.104 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[28]|q
    Info (332115):      3.027      0.035 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[28]~la_lab/laboutt[17]
    Info (332115):      3.692      0.665 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[28]
    Info (332115):      3.692      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.629      3.629  R                    clock network delay
    Info (332115):      3.071     -0.558                       clock pessimism removed
    Info (332115):      3.140      0.069                       clock uncertainty
    Info (332115):      3.246      0.106      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.692
    Info (332115): Data Required Time :     3.246
    Info (332115): Slack              :     0.446 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.519
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.519 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[32]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.891      2.891  R                    clock network delay
    Info (332115):      2.891      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[32]
    Info (332115):      2.997      0.106 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[32]|q
    Info (332115):      3.032      0.035 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[32]~la_lab/laboutb[1]
    Info (332115):      3.743      0.711 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[32]
    Info (332115):      3.743      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.611      3.611  R                    clock network delay
    Info (332115):      3.053     -0.558                       clock pessimism removed
    Info (332115):      3.122      0.069                       clock uncertainty
    Info (332115):      3.224      0.102      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.743
    Info (332115): Data Required Time :     3.224
    Info (332115): Slack              :     0.519 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.523
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.523 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.708      2.708  R                    clock network delay
    Info (332115):      2.708      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[3]
    Info (332115):      2.814      0.106 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_writedata_int[3]|q
    Info (332115):      2.849      0.035 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[3]~la_lab/laboutb[6]
    Info (332115):      3.731      0.882 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[3]
    Info (332115):      3.731      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.097      3.097  R                    clock network delay
    Info (332115):      2.954     -0.143                       clock pessimism removed
    Info (332115):      2.984      0.030                       clock uncertainty
    Info (332115):      3.208      0.224      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.731
    Info (332115): Data Required Time :     3.208
    Info (332115): Slack              :     0.523 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.580
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.580 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.707      2.707  R                    clock network delay
    Info (332115):      2.707      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[1]
    Info (332115):      2.812      0.105 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_writedata_int[1]|q
    Info (332115):      2.867      0.055 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[1]~la_lab/laboutb[15]
    Info (332115):      3.780      0.913 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      3.780      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.113      3.113  R                    clock network delay
    Info (332115):      2.970     -0.143                       clock pessimism removed
    Info (332115):      3.000      0.030                       clock uncertainty
    Info (332115):      3.200      0.200      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.780
    Info (332115): Data Required Time :     3.200
    Info (332115): Slack              :     0.580 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.656
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.656 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.696      2.696  R                    clock network delay
    Info (332115):      2.696      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[1]
    Info (332115):      2.802      0.106 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_writedata_int[1]|q
    Info (332115):      2.857      0.055 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[1]~la_lab/laboutt[7]
    Info (332115):      3.845      0.988 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      3.845      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.102      3.102  R                    clock network delay
    Info (332115):      2.959     -0.143                       clock pessimism removed
    Info (332115):      2.989      0.030                       clock uncertainty
    Info (332115):      3.189      0.200      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.845
    Info (332115): Data Required Time :     3.189
    Info (332115): Slack              :     0.656 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.731
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.731 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.905      2.905  R                    clock network delay
    Info (332115):      2.905      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]
    Info (332115):      3.011      0.106 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[1]|q
    Info (332115):      3.066      0.055 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]~la_lab/laboutb[8]
    Info (332115):      3.961      0.895 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      3.961      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.611      3.611  R                    clock network delay
    Info (332115):      3.053     -0.558                       clock pessimism removed
    Info (332115):      3.122      0.069                       clock uncertainty
    Info (332115):      3.230      0.108      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.961
    Info (332115): Data Required Time :     3.230
    Info (332115): Slack              :     0.731 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.831
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.831 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[26]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.908      2.908  R                    clock network delay
    Info (332115):      2.908      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[26]
    Info (332115):      3.015      0.107 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[26]|q
    Info (332115):      3.087      0.072 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[26]~la_lab/laboutb[7]
    Info (332115):      4.069      0.982 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[26]
    Info (332115):      4.069      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.624      3.624  R                    clock network delay
    Info (332115):      3.066     -0.558                       clock pessimism removed
    Info (332115):      3.135      0.069                       clock uncertainty
    Info (332115):      3.238      0.103      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.069
    Info (332115): Data Required Time :     3.238
    Info (332115): Slack              :     0.831 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.027
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.027 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.713      2.713  R                    clock network delay
    Info (332115):      2.713      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115):      2.819      0.106 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[1]|q
    Info (332115):      2.853      0.034 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]~la_lab/laboutb[9]
    Info (332115):      4.224      1.371 FF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      4.224      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.110      3.110  R                    clock network delay
    Info (332115):      2.967     -0.143                       clock pessimism removed
    Info (332115):      2.997      0.030                       clock uncertainty
    Info (332115):      3.197      0.200      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.224
    Info (332115): Data Required Time :     3.197
    Info (332115): Slack              :     1.027 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.304
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.304 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.514      3.514  R                    clock network delay
    Info (332115):      3.514      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.643      0.129 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      3.693      0.050 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]
    Info (332115):      5.110      1.417 FF    IC       Mixed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_status|d_acc_data[0]|clrn
    Info (332115):      5.110      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.943      2.943  R                    clock network delay
    Info (332115):      7.521      0.578                       clock pessimism removed
    Info (332115):      7.491     -0.030                       clock uncertainty
    Info (332115):      7.414     -0.077     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]
    Info (332115): Data Arrival Time  :     5.110
    Info (332115): Data Required Time :     7.414
    Info (332115): Slack              :     2.304 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.411
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.411 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.429      3.429  R                    clock network delay
    Info (332115):      3.429      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.556      0.127 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      3.629      0.073 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]
    Info (332115):      4.794      1.165 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[74]|clrn
    Info (332115):      4.794      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.815      2.815  R                    clock network delay
    Info (332115):      7.328      0.513                       clock pessimism removed
    Info (332115):      7.298     -0.030                       clock uncertainty
    Info (332115):      7.205     -0.093     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Data Arrival Time  :     4.794
    Info (332115): Data Required Time :     7.205
    Info (332115): Slack              :     2.411 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.075
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.075 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.485      3.485  R                    clock network delay
    Info (332115):      3.485      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      3.616      0.131 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      3.680      0.064 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_mlab/laboutb[18]
    Info (332115):      5.959      2.279 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      5.959      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):      9.654      3.088  R                    clock network delay
    Info (332115):     10.100      0.446                       clock pessimism removed
    Info (332115):     10.050     -0.050                       clock uncertainty
    Info (332115):     10.034     -0.016     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     5.959
    Info (332115): Data Required Time :    10.034
    Info (332115): Slack              :     4.075 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.891
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.891 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.807      2.807  R                    clock network delay
    Info (332115):      2.807      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      2.941      0.134 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      3.032      0.091 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_mlab/laboutt[16]
    Info (332115):      3.283      0.251 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|clrn
    Info (332115):      3.283      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):     10.089      2.585  R                    clock network delay
    Info (332115):     10.288      0.199                       clock pessimism removed
    Info (332115):     10.258     -0.030                       clock uncertainty
    Info (332115):     10.174     -0.084     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     3.283
    Info (332115): Data Required Time :    10.174
    Info (332115): Slack              :     6.891 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.452
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.452 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.735      3.735  R                    clock network delay
    Info (332115):      3.735      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      3.865      0.130 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      3.930      0.065 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutb[6]
    Info (332115):      4.156      0.226 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[0]|clrn
    Info (332115):      4.156      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     11.155      3.155  R                    clock network delay
    Info (332115):     11.722      0.567                       clock pessimism removed
    Info (332115):     11.692     -0.030                       clock uncertainty
    Info (332115):     11.608     -0.084     uTsu              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[0]
    Info (332115): Data Arrival Time  :     4.156
    Info (332115): Data Required Time :    11.608
    Info (332115): Slack              :     7.452 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.121
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 8.121 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.952      2.952  R                    clock network delay
    Info (332115):      2.952      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115):      3.082      0.130 RR  uTco              i_system_bd|ad9144_jesd204|axi_xcvr|i_up|up_rst_cnt[3]|q
    Info (332115):      3.172      0.090 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]~la_lab/laboutb[0]
    Info (332115):      3.386      0.214 RR    IC   Low Power  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|dataf
    Info (332115):      3.414      0.028 RF  CELL   Low Power  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|combout
    Info (332115):      3.418      0.004 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_reset_controller:rst_controller_001|merged_reset~0~la_lab/laboutt[10]
    Info (332115):      4.621      1.203 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch|clrn
    Info (332115):      4.621      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.714      2.714  R                    clock network delay
    Info (332115):     12.857      0.143                       clock pessimism removed
    Info (332115):     12.827     -0.030                       clock uncertainty
    Info (332115):     12.742     -0.085     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch
    Info (332115): Data Arrival Time  :     4.621
    Info (332115): Data Required Time :    12.742
    Info (332115): Slack              :     8.121 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.485
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.485 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.734      3.734  R                    clock network delay
    Info (332115):      3.734      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      3.921      0.187 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      4.011      0.090 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_lab/laboutb[0]
    Info (332115):      5.222      1.211 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.222      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     20.777      0.777  R                    clock network delay
    Info (332115):     20.707     -0.070                       clock uncertainty
    Info (332115):     20.707      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.222
    Info (332115): Data Required Time :    20.707
    Info (332115): Slack              :    15.485 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.798
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.798 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.734      3.734  R                    clock network delay
    Info (332115):      3.734      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      3.925      0.191 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      3.996      0.071 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutt[8]
    Info (332115):      4.909      0.913 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.909      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     20.777      0.777  R                    clock network delay
    Info (332115):     20.707     -0.070                       clock uncertainty
    Info (332115):     20.707      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.909
    Info (332115): Data Required Time :    20.707
    Info (332115): Slack              :    15.798 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.852
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.852 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.734      3.734  R                    clock network delay
    Info (332115):      3.734      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      3.920      0.186 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      3.985      0.065 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_lab/laboutt[6]
    Info (332115):      4.855      0.870 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.855      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     20.777      0.777  R                    clock network delay
    Info (332115):     20.707     -0.070                       clock uncertainty
    Info (332115):     20.707      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.855
    Info (332115): Data Required Time :    20.707
    Info (332115): Slack              :    15.852 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.050
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.050 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.733      3.733  R                    clock network delay
    Info (332115):      3.733      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      3.925      0.192 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      4.006      0.081 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[3]
    Info (332115):      5.389      1.383 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.389      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.509      1.509  R                    clock network delay
    Info (332115):     21.439     -0.070                       clock uncertainty
    Info (332115):     21.439      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.389
    Info (332115): Data Required Time :    21.439
    Info (332115): Slack              :    16.050 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.128
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.128 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.734      3.734  R                    clock network delay
    Info (332115):      3.734      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      3.916      0.182 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      4.018      0.102 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[11]
    Info (332115):      4.561      0.543 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.561      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     20.759      0.759  R                    clock network delay
    Info (332115):     20.689     -0.070                       clock uncertainty
    Info (332115):     20.689      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.561
    Info (332115): Data Required Time :    20.689
    Info (332115): Slack              :    16.128 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.385
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.385 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.733      3.733  R                    clock network delay
    Info (332115):      3.733      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      3.921      0.188 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      3.974      0.053 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_mlab/laboutb[9]
    Info (332115):      5.054      1.080 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.054      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.509      1.509  R                    clock network delay
    Info (332115):     21.439     -0.070                       clock uncertainty
    Info (332115):     21.439      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.054
    Info (332115): Data Required Time :    21.439
    Info (332115): Slack              :    16.385 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.072
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.072 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.725      3.725  R                    clock network delay
    Info (332115):      3.725      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      3.908      0.183 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      3.952      0.044 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutb[5]
    Info (332115):      4.367      0.415 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.367      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.509      1.509  R                    clock network delay
    Info (332115):     21.439     -0.070                       clock uncertainty
    Info (332115):     21.439      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.367
    Info (332115): Data Required Time :    21.439
    Info (332115): Slack              :    17.072 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.212
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.212 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.726      3.726  R                    clock network delay
    Info (332115):      3.726      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      3.902      0.176 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      3.965      0.063 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutb[17]
    Info (332115):      4.228      0.263 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.228      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.510      1.510  R                    clock network delay
    Info (332115):     21.440     -0.070                       clock uncertainty
    Info (332115):     21.440      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.228
    Info (332115): Data Required Time :    21.440
    Info (332115): Slack              :    17.212 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 19.560
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 19.560 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_yepuh6a.sdc:717: set_multicycle_path -setup -through [get_pins {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.815      2.815  R                    clock network delay
    Info (332115):      2.815      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115):      2.998      0.183 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|q
    Info (332115):      2.998      0.000 RR  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datad
    Info (332115):      3.221      0.223 RF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      3.226      0.005 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      3.669      0.443 FF    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]|clrn
    Info (332115):      3.669      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     22.629     22.629                       latch edge time
    Info (332115):     23.500      0.871  R                    clock network delay
    Info (332115):     23.300     -0.200                       clock uncertainty
    Info (332115):     23.229     -0.071     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Arrival Time  :     3.669
    Info (332115): Data Required Time :    23.229
    Info (332115): Slack              :    19.560 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.416
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.416 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.956      2.956  R                    clock network delay
    Info (332115):      2.956      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      3.150      0.194 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      3.244      0.094 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      4.095      0.851 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      4.181      0.086 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.186      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutb[4]
    Info (332115):      5.445      1.259 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.445      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.962      2.962  R                    clock network delay
    Info (332115):     52.922     -0.040                       clock uncertainty
    Info (332115):     52.861     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.445
    Info (332115): Data Required Time :    52.861
    Info (332115): Slack              :    47.416 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.565
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.565 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.956      2.956  R                    clock network delay
    Info (332115):      2.956      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      3.150      0.194 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      3.244      0.094 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      3.939      0.695 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      3.964      0.025 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.970      0.006 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[17]
    Info (332115):      5.292      1.322 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.292      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.958      2.958  R                    clock network delay
    Info (332115):     52.918     -0.040                       clock uncertainty
    Info (332115):     52.857     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.292
    Info (332115): Data Required Time :    52.857
    Info (332115): Slack              :    47.565 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.894
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.894 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.956      2.956  R                    clock network delay
    Info (332115):      2.956      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      3.150      0.194 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      3.244      0.094 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      3.886      0.642 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataa
    Info (332115):      4.016      0.130 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.022      0.006 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[18]
    Info (332115):      4.951      0.929 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.951      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.946      2.946  R                    clock network delay
    Info (332115):     52.906     -0.040                       clock uncertainty
    Info (332115):     52.845     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.951
    Info (332115): Data Required Time :    52.845
    Info (332115): Slack              :    47.894 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.111
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.111 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.956      2.956  R                    clock network delay
    Info (332115):      2.956      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      3.150      0.194 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      3.244      0.094 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      3.800      0.556 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      3.880      0.080 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.884      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[18]
    Info (332115):      4.734      0.850 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.734      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.946      2.946  R                    clock network delay
    Info (332115):     52.906     -0.040                       clock uncertainty
    Info (332115):     52.845     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.734
    Info (332115): Data Required Time :    52.845
    Info (332115): Slack              :    48.111 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.169
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.169 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.722      2.722  R                    clock network delay
    Info (332115):      2.722      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115):      2.822      0.100 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q
    Info (332115):      2.870      0.048 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[14]
    Info (332115):      2.964      0.094 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn
    Info (332115):      2.964      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.963      2.963  R                    clock network delay
    Info (332115):      2.733     -0.230                       clock pessimism removed
    Info (332115):      2.733      0.000                       clock uncertainty
    Info (332115):      2.795      0.062      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Arrival Time  :     2.964
    Info (332115): Data Required Time :     2.795
    Info (332115): Slack              :     0.169 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.205
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.205 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.905      2.905  R                    clock network delay
    Info (332115):      2.905      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.010      0.105 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      3.047      0.037 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]
    Info (332115):      3.203      0.156 FF    IC   Low Power  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[2]|clrn
    Info (332115):      3.203      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.512      3.512  R                    clock network delay
    Info (332115):      2.916     -0.596                       clock pessimism removed
    Info (332115):      2.916      0.000                       clock uncertainty
    Info (332115):      2.998      0.082      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2]
    Info (332115): Data Arrival Time  :     3.203
    Info (332115): Data Required Time :     2.998
    Info (332115): Slack              :     0.205 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.228
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.228 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[1]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.156      3.156  R                    clock network delay
    Info (332115):      3.156      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      3.263      0.107 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      3.312      0.049 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutb[6]
    Info (332115):      3.444      0.132 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_req_synchronizers|resync_chains[6].sync_r[1]|clrn
    Info (332115):      3.444      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.735      3.735  R                    clock network delay
    Info (332115):      3.156     -0.579                       clock pessimism removed
    Info (332115):      3.156      0.000                       clock uncertainty
    Info (332115):      3.216      0.060      uTh              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[1]
    Info (332115): Data Arrival Time  :     3.444
    Info (332115): Data Required Time :     3.216
    Info (332115): Slack              :     0.228 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.290
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.290 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.578      2.578  R                    clock network delay
    Info (332115):      2.578      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      2.688      0.110 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      2.757      0.069 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_mlab/laboutt[16]
    Info (332115):      2.967      0.210 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|clrn
    Info (332115):      2.967      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.815      2.815  R                    clock network delay
    Info (332115):      2.616     -0.199                       clock pessimism removed
    Info (332115):      2.616      0.000                       clock uncertainty
    Info (332115):      2.677      0.061      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Arrival Time  :     2.967
    Info (332115): Data Required Time :     2.677
    Info (332115): Slack              :     0.290 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.405
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.405 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m1
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.810      2.810  R                    clock network delay
    Info (332115):      2.810      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      2.914      0.104 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      2.969      0.055 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]
    Info (332115):      3.317      0.348 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_clock_mon|d_count_run_m1|clrn
    Info (332115):      3.317      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.440      3.440  R                    clock network delay
    Info (332115):      2.850     -0.590                       clock pessimism removed
    Info (332115):      2.850      0.000                       clock uncertainty
    Info (332115):      2.912      0.062      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m1
    Info (332115): Data Arrival Time  :     3.317
    Info (332115): Data Required Time :     2.912
    Info (332115): Slack              :     0.405 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.409
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.409 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_yepuh6a.sdc:718: set_multicycle_path -hold -through [get_pins {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Multicycle - Hold End    : 6
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.957      0.840  R                    clock network delay
    Info (332115):      0.957      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      1.199      0.242 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|afi_ctl2core[18]
    Info (332115):      2.339      1.140 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|dataa
    Info (332115):      2.440      0.101 RF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      2.441      0.001 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      2.805      0.364 FF    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]|clrn
    Info (332115):      2.805      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.397      1.280  R                    clock network delay
    Info (332115):      1.187     -0.210                       clock pessimism removed
    Info (332115):      1.332      0.145                       clock uncertainty
    Info (332115):      1.396      0.064      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Arrival Time  :     2.805
    Info (332115): Data Required Time :     1.396
    Info (332115): Slack              :     1.409 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.698
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.698 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.990      2.990  R                    clock network delay
    Info (332115):      2.990      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      3.097      0.107 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      3.146      0.049 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_mlab/laboutb[18]
    Info (332115):      4.920      1.774 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      4.920      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.642      3.642  R                    clock network delay
    Info (332115):      3.196     -0.446                       clock pessimism removed
    Info (332115):      3.196      0.000                       clock uncertainty
    Info (332115):      3.222      0.026      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     4.920
    Info (332115): Data Required Time :     3.222
    Info (332115): Slack              :     1.698 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.270
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.270 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.148      3.148  R                    clock network delay
    Info (332115):      3.148      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      3.248      0.100 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      3.281      0.033 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutb[17]
    Info (332115):      3.466      0.185 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.466      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.874      2.126  R                    clock network delay
    Info (332115):     -7.804      0.070                       clock uncertainty
    Info (332115):     -7.804      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.466
    Info (332115): Data Required Time :    -7.804
    Info (332115): Slack              :    11.270 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.390
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.390 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.147      3.147  R                    clock network delay
    Info (332115):      3.147      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      3.248      0.101 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      3.281      0.033 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutb[5]
    Info (332115):      3.586      0.305 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.586      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.874      2.126  R                    clock network delay
    Info (332115):     -7.804      0.070                       clock uncertainty
    Info (332115):     -7.804      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.586
    Info (332115): Data Required Time :    -7.804
    Info (332115): Slack              :    11.390 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.907
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.907 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.154      3.154  R                    clock network delay
    Info (332115):      3.154      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      3.260      0.106 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      3.313      0.053 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_mlab/laboutb[9]
    Info (332115):      4.102      0.789 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.102      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.875      2.125  R                    clock network delay
    Info (332115):     -7.805      0.070                       clock uncertainty
    Info (332115):     -7.805      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.102
    Info (332115): Data Required Time :    -7.805
    Info (332115): Slack              :    11.907 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.105
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.105 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.155      3.155  R                    clock network delay
    Info (332115):      3.155      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      3.261      0.106 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      3.318      0.057 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[11]
    Info (332115):      3.744      0.426 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.744      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.431      1.569  R                    clock network delay
    Info (332115):     -8.361      0.070                       clock uncertainty
    Info (332115):     -8.361      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.744
    Info (332115): Data Required Time :    -8.361
    Info (332115): Slack              :    12.105 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.150
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.150 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.154      3.154  R                    clock network delay
    Info (332115):      3.154      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      3.266      0.112 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      3.340      0.074 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[3]
    Info (332115):      4.345      1.005 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.345      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.875      2.125  R                    clock network delay
    Info (332115):     -7.805      0.070                       clock uncertainty
    Info (332115):     -7.805      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.345
    Info (332115): Data Required Time :    -7.805
    Info (332115): Slack              :    12.150 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.331
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.331 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.155      3.155  R                    clock network delay
    Info (332115):      3.155      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      3.261      0.106 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      3.296      0.035 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_lab/laboutt[6]
    Info (332115):      3.963      0.667 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.963      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.438      1.562  R                    clock network delay
    Info (332115):     -8.368      0.070                       clock uncertainty
    Info (332115):     -8.368      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.963
    Info (332115): Data Required Time :    -8.368
    Info (332115): Slack              :    12.331 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.337
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.337 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.155      3.155  R                    clock network delay
    Info (332115):      3.155      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      3.261      0.106 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      3.330      0.069 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutt[8]
    Info (332115):      3.969      0.639 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.969      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.438      1.562  R                    clock network delay
    Info (332115):     -8.368      0.070                       clock uncertainty
    Info (332115):     -8.368      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.969
    Info (332115): Data Required Time :    -8.368
    Info (332115): Slack              :    12.337 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.588
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.588 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.155      3.155  R                    clock network delay
    Info (332115):      3.155      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      3.262      0.107 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      3.317      0.055 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_lab/laboutb[0]
    Info (332115):      4.220      0.903 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.220      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.438      1.562  R                    clock network delay
    Info (332115):     -8.368      0.070                       clock uncertainty
    Info (332115):     -8.368      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.220
    Info (332115): Data Required Time :    -8.368
    Info (332115): Slack              :    12.588 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.963
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.963 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.729      2.729  R                    clock network delay
    Info (332115):      2.729      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.829      0.100 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.829      0.000 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      3.002      0.173 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.003      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[18]
    Info (332115):      3.665      0.662 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      3.665      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.389      3.611  R                    clock network delay
    Info (332115):    -46.320      0.069                       clock uncertainty
    Info (332115):    -46.298      0.022      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     3.665
    Info (332115): Data Required Time :   -46.298
    Info (332115): Slack              :    49.963 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.045
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.045 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.728      2.728  R                    clock network delay
    Info (332115):      2.728      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.838      0.110 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.838      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      3.016      0.178 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.018      0.002 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[18]
    Info (332115):      3.747      0.729 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      3.747      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.389      3.611  R                    clock network delay
    Info (332115):    -46.320      0.069                       clock uncertainty
    Info (332115):    -46.298      0.022      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     3.747
    Info (332115): Data Required Time :   -46.298
    Info (332115): Slack              :    50.045 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.278
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.278 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.723      2.723  R                    clock network delay
    Info (332115):      2.723      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.824      0.101 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.824      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      2.988      0.164 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.991      0.003 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutb[4]
    Info (332115):      3.998      1.007 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      3.998      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.371      3.629  R                    clock network delay
    Info (332115):    -46.302      0.069                       clock uncertainty
    Info (332115):    -46.280      0.022      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     3.998
    Info (332115): Data Required Time :   -46.280
    Info (332115): Slack              :    50.278 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.330
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.330 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.727      2.727  R                    clock network delay
    Info (332115):      2.727      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.830      0.103 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.830      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      2.992      0.162 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.995      0.003 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[17]
    Info (332115):      4.045      1.050 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.045      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.376      3.624  R                    clock network delay
    Info (332115):    -46.307      0.069                       clock uncertainty
    Info (332115):    -46.285      0.022      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.045
    Info (332115): Data Required Time :   -46.285
    Info (332115): Slack              :    50.330 
    Info (332115): ===================================================================
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 1.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.563               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.598               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.684               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.747               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     1.935               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     2.079               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     2.171               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     2.308               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     2.416               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     2.513               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     2.561               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     4.973               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     5.871               0.000 sys_clk_100mhz 
    Info (332119):     6.550               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     7.005               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     7.289               0.000 i_system_bd|ad9680_jesd204|avmmclk 
    Info (332119):     7.687               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     7.894               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     8.133               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
Info (332146): Worst-case hold slack is 0.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.012               0.000 sys_clk_100mhz 
    Info (332119):     0.013               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     0.015               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.015               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.019               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     0.020               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.021               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     0.024               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     0.078               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.130               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     0.138               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     0.336               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     0.387               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     0.423               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     0.466               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     0.511               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.580               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     0.655               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     0.806               0.000 i_system_bd|ad9680_jesd204|avmmclk 
Info (332146): Worst-case recovery slack is 2.552
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.552               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     2.633               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     4.569               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     6.957               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     7.524               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     8.395               0.000 sys_clk_100mhz 
    Info (332119):    16.607               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    16.875               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    17.044               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    17.281               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.345               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    17.441               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    17.542               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    17.604               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    19.867               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):    47.909               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    48.027               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    48.261               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    48.450               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
Info (332146): Worst-case removal slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 sys_clk_100mhz 
    Info (332119):     0.173               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.193               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     0.248               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     0.336               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.119               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.318               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):    10.745               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    10.965               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    10.981               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    11.011               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    11.107               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    11.212               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    11.508               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    11.693               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    49.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    49.899               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    50.069               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    50.124               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
Info (332146): Worst-case minimum pulse width slack is 0.204
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.204               0.000 hps_ddr_dqs_p[1]_IN 
    Info (332119):     0.204               0.000 sys_ddr_dqs_p[2]_IN 
    Info (332119):     0.204               0.000 sys_ddr_dqs_p[6]_IN 
    Info (332119):     0.205               0.000 hps_ddr_dqs_p[0]_IN 
    Info (332119):     0.205               0.000 hps_ddr_dqs_p[2]_IN 
    Info (332119):     0.205               0.000 hps_ddr_dqs_p[3]_IN 
    Info (332119):     0.205               0.000 sys_ddr_dqs_p[0]_IN 
    Info (332119):     0.205               0.000 sys_ddr_dqs_p[1]_IN 
    Info (332119):     0.205               0.000 sys_ddr_dqs_p[3]_IN 
    Info (332119):     0.205               0.000 sys_ddr_dqs_p[4]_IN 
    Info (332119):     0.205               0.000 sys_ddr_dqs_p[5]_IN 
    Info (332119):     0.205               0.000 sys_ddr_dqs_p[7]_IN 
    Info (332119):     0.443               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_10 
    Info (332119):     0.443               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.443               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.443               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.443               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.443               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_7 
    Info (332119):     0.443               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_8 
    Info (332119):     0.443               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_9 
    Info (332119):     0.446               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.446               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.446               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.446               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.459               0.000 i_system_bd|sys_ddr4_cntrl_vco_clk 
    Info (332119):     0.461               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.461               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.463               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.463               0.000 i_system_bd|sys_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.463               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.463               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.466               0.000 i_system_bd|sys_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.466               0.000 i_system_bd|sys_ddr4_cntrl_vco_clk_2 
    Info (332119):     0.466               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_0 
    Info (332119):     0.466               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.889               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.889               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.889               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_2 
    Info (332119):     0.889               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.889               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.889               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.889               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.403               0.000 rx_ref_clk 
    Info (332119):     1.479               0.000 tx_ref_clk 
    Info (332119):     1.551               0.000 i_system_bd|sys_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.658               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.674               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.827               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     1.827               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.827               0.000 i_system_bd|sys_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     1.841               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.841               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.841               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.841               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.938               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.938               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.938               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.938               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     2.500               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     2.967               0.000 i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     3.712               0.000 i_system_bd|sys_hps_ddr4_cntrl_ref_clock 
    Info (332119):     3.729               0.000 i_system_bd|sys_ddr4_cntrl_ref_clock 
    Info (332119):     3.891               0.000 ~ALTERA_CLKUSR~ 
    Info (332119):     4.661               0.000 sys_clk_100mhz 
    Info (332119):     4.956               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.956               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.956               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.956               0.000 i_system_bd|ad9680_jesd204|avmmclk 
Info (332114): Report Metastability: Found 492 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 492
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.367 ns
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_yepuh6a
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_yepuh6a INSTANCE: i_system_bd|sys_ddr4_cntrl
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.684
    Info (332115): -from [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Core To Periphery (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.078
    Info (332115): -from [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Core To Periphery (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.563
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.095
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 22.158
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (recovery)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.119
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Periphery To Core (removal)}
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 3.301
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.024
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 6.957
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.248
    Info (332115): -from [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|sys_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_* i_system_bd|sys_ddr4_cntrl_core_afi_* i_system_bd|sys_ddr4_cntrl_core_dft_* i_system_bd|sys_ddr4_cntrl_ref_clock i_system_bd|sys_ddr4_cntrl_core_nios_clk i_system_bd|sys_ddr4_cntrl_oct_clock i_system_bd|sys_ddr4_cntrl_oct_gated_clock i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_ddr4_cntrl Within Core (removal)}
Info: Core: system_bd_altera_emif_arch_nf_181_yepuh6a - Instance: i_system_bd|sys_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Fast 900mV 0C Model)                       |  0.185  0.185
Info: Core (Fast 900mV 0C Model)                                  |  1.563  0.024
Info: Core Recovery/Removal (Fast 900mV 0C Model)                 |  6.957  0.248
Info: DQS Gating (Fast 900mV 0C Model)                            |  0.615  0.615
Info: Read Capture (Fast 900mV 0C Model)                          |   0.02   0.02
Info: Write (Fast 900mV 0C Model)                                 |  0.022  0.022
Info: Write Levelling (Fast 900mV 0C Model)                       |  0.146  0.146
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_gsbdrhy
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_gsbdrhy INSTANCE: i_system_bd|sys_hps_ddr4_cntrl
Info: Core: system_bd_altera_emif_arch_nf_181_gsbdrhy - Instance: i_system_bd|sys_hps_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Fast 900mV 0C Model)                       |  0.185  0.185
Info: Core (Fast 900mV 0C Model)                                  |     --     --
Info: Core Recovery/Removal (Fast 900mV 0C Model)                 |     --     --
Info: DQS Gating (Fast 900mV 0C Model)                            |  0.615  0.615
Info: Read Capture (Fast 900mV 0C Model)                          |  0.025  0.025
Info: Write (Fast 900mV 0C Model)                                 |  0.022  0.022
Info: Write Levelling (Fast 900mV 0C Model)                       |  0.158  0.158
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.563
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.563 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a16~reg0
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_phy_clk_l_2
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.207      1.090  R                    clock network delay
    Info (332115):      1.207      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115):      1.603      0.396 FF  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|data_to_core[68]
    Info (332115):      3.001      1.398 FF    IC  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a16|portadatain[2]
    Info (332115):      3.001      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a16~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.674      0.805  R                    clock network delay
    Info (332115):      4.682      0.008                       clock pessimism removed
    Info (332115):      4.448     -0.234                       clock uncertainty
    Info (332115):      4.564      0.116     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a16~reg0
    Info (332115): Data Arrival Time  :     3.001
    Info (332115): Data Required Time :     4.564
    Info (332115): Slack              :     1.563 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.598
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.598 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[0]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a279~reg0
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.187      3.187  R                    clock network delay
    Info (332115):      3.187      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[0]
    Info (332115):      3.314      0.127 FF  uTco              i_system_bd|ad9680_adcfifo|adc_waddr_int[0]|q
    Info (332115):      3.361      0.047 FF  CELL   Low Power  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[0]~la_lab/laboutt[1]
    Info (332115):      5.627      2.266 FF    IC   Low Power  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a279|portaaddr[0]
    Info (332115):      5.627      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a279~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.655      2.655  R                    clock network delay
    Info (332115):      7.151      0.496                       clock pessimism removed
    Info (332115):      7.121     -0.030                       clock uncertainty
    Info (332115):      7.225      0.104     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a279~reg0
    Info (332115): Data Arrival Time  :     5.627
    Info (332115): Data Required Time :     7.225
    Info (332115): Slack              :     1.598 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.684
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.684 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[358]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.301      1.184  R                    clock network delay
    Info (332115):      1.301      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[358]
    Info (332115):      1.491      0.190 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[358]|q
    Info (332115):      1.538      0.047 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[358]~la_lab/laboutb[17]
    Info (332115):      2.880      1.342 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|data_from_core[69]
    Info (332115):      2.880      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.659      0.790  R                    clock network delay
    Info (332115):      4.667      0.008                       clock pessimism removed
    Info (332115):      4.412     -0.255                       clock uncertainty
    Info (332115):      4.564      0.152     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     2.880
    Info (332115): Data Required Time :     4.564
    Info (332115): Slack              :     1.684 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.747
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.747 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[338]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.332      1.215  R                    clock network delay
    Info (332115):      1.332      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[338]
    Info (332115):      1.517      0.185 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[338]|q
    Info (332115):      1.564      0.047 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[338]~la_lab/laboutb[9]
    Info (332115):      2.819      1.255 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|data_from_core[53]
    Info (332115):      2.819      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.654      0.785  R                    clock network delay
    Info (332115):      4.662      0.008                       clock pessimism removed
    Info (332115):      4.407     -0.255                       clock uncertainty
    Info (332115):      4.566      0.159     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     2.819
    Info (332115): Data Required Time :     4.566
    Info (332115): Slack              :     1.747 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.935
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.935 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[10]
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a116~reg1
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.342      3.342  R                    clock network delay
    Info (332115):      3.342      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[10]
    Info (332115):      3.523      0.181 FF  uTco              i_system_bd|avl_ad9144_fifo|i_rd|dac_mem_raddr[10]|q
    Info (332115):      3.568      0.045 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[10]~la_lab/laboutb[1]
    Info (332115):      5.445      1.877 FF    IC       Mixed  i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a116|portbaddr[10]
    Info (332115):      5.445      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a116~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.757      2.757  R                    clock network delay
    Info (332115):      7.295      0.538                       clock pessimism removed
    Info (332115):      7.265     -0.030                       clock uncertainty
    Info (332115):      7.380      0.115     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a116~reg1
    Info (332115): Data Arrival Time  :     5.445
    Info (332115): Data Required Time :     7.380
    Info (332115): Slack              :     1.935 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.079
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.079 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.250      3.250  R                    clock network delay
    Info (332115):      3.250      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[3]
    Info (332115):      3.376      0.126 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[3]|q
    Info (332115):      3.420      0.044 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[3]~la_mlab/laboutt[1]
    Info (332115):      5.098      1.678 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[3]
    Info (332115):      5.098      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.720      2.720  R                    clock network delay
    Info (332115):      7.256      0.536                       clock pessimism removed
    Info (332115):      7.216     -0.040                       clock uncertainty
    Info (332115):      7.177     -0.039     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.098
    Info (332115): Data Required Time :     7.177
    Info (332115): Slack              :     2.079 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.171
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.171 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[27]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.247      3.247  R                    clock network delay
    Info (332115):      3.247      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[27]
    Info (332115):      3.379      0.132 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[27]|q
    Info (332115):      3.448      0.069 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[27]~la_mlab/laboutb[4]
    Info (332115):      5.009      1.561 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[27]
    Info (332115):      5.009      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.711      2.711  R                    clock network delay
    Info (332115):      7.247      0.536                       clock pessimism removed
    Info (332115):      7.207     -0.040                       clock uncertainty
    Info (332115):      7.180     -0.027     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.009
    Info (332115): Data Required Time :     7.180
    Info (332115): Slack              :     2.171 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.308
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.308 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[11]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.241      3.241  R                    clock network delay
    Info (332115):      3.241      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[11]
    Info (332115):      3.367      0.126 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[11]|q
    Info (332115):      3.411      0.044 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[11]~la_lab/laboutb[5]
    Info (332115):      4.876      1.465 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[11]
    Info (332115):      4.876      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.712      2.712  R                    clock network delay
    Info (332115):      7.248      0.536                       clock pessimism removed
    Info (332115):      7.208     -0.040                       clock uncertainty
    Info (332115):      7.184     -0.024     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.876
    Info (332115): Data Required Time :     7.184
    Info (332115): Slack              :     2.308 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.416
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.416 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a504~reg1
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.845      1.845  R                    clock network delay
    Info (332115):      1.845      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]
    Info (332115):      1.971      0.126 FF  uTco              i_system_bd|ad9680_adcfifo|dma_raddr[1]|q
    Info (332115):      2.019      0.048 FF  CELL   Low Power  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]~la_lab/laboutt[2]
    Info (332115):      5.131      3.112 FF    IC       Mixed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a504|portbaddr[1]
    Info (332115):      5.131      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a504~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      5.714      5.714                       latch edge time
    Info (332115):      7.350      1.636  R                    clock network delay
    Info (332115):      7.420      0.070                       clock pessimism removed
    Info (332115):      7.547      0.127     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a504~reg1
    Info (332115): Data Arrival Time  :     5.131
    Info (332115): Data Required Time :     7.547
    Info (332115): Slack              :     2.416 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.513
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.513 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[15]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.317      1.200  R                    clock network delay
    Info (332115):      1.317      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[15]
    Info (332115):      1.435      0.118 FF  uTco              i_system_bd|avl_ad9144_fifo|avl_address[15]|q
    Info (332115):      1.483      0.048 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[15]~la_lab/laboutb[10]
    Info (332115):      2.343      0.860 FF    IC  High Speed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[17]
    Info (332115):      2.343      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.670      0.801  R                    clock network delay
    Info (332115):      4.873      0.203                       clock pessimism removed
    Info (332115):      4.711     -0.162                       clock uncertainty
    Info (332115):      4.856      0.145     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     2.343
    Info (332115): Data Required Time :     4.856
    Info (332115): Slack              :     2.513 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.561
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.561 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.244      3.244  R                    clock network delay
    Info (332115):      3.244      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[8]
    Info (332115):      3.370      0.126 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[8]|q
    Info (332115):      3.414      0.044 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[8]~la_lab/laboutb[1]
    Info (332115):      4.647      1.233 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[8]
    Info (332115):      4.647      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.728      2.728  R                    clock network delay
    Info (332115):      7.264      0.536                       clock pessimism removed
    Info (332115):      7.224     -0.040                       clock uncertainty
    Info (332115):      7.208     -0.016     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.647
    Info (332115): Data Required Time :     7.208
    Info (332115): Slack              :     2.561 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.973
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.973 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|wr_reg_writedata[12]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.345      3.345  R                    clock network delay
    Info (332115):      3.345      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115):      3.742      0.397 FF  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_write_data[12]
    Info (332115):      4.832      1.090 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|wr_reg_writedata[12]|asdata
    Info (332115):      4.832      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|wr_reg_writedata[12]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):      9.321      2.755  R                    clock network delay
    Info (332115):      9.767      0.446                       clock pessimism removed
    Info (332115):      9.717     -0.050                       clock uncertainty
    Info (332115):      9.805      0.088     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|wr_reg_writedata[12]
    Info (332115): Data Arrival Time  :     4.832
    Info (332115): Data Required Time :     9.805
    Info (332115): Slack              :     4.973 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.871
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.871 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|data1[76]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data1[76]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.667      2.667  R                    clock network delay
    Info (332115):      2.667      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|data1[76]
    Info (332115):      2.793      0.126 FF  uTco              i_system_bd|mm_interconnect_1|limiter_pipeline_002|core|data1[76]|q
    Info (332115):      2.844      0.051 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|data1[76]~la_lab/laboutb[2]
    Info (332115):      6.791      3.947 FF    IC       Mixed  i_system_bd|mm_interconnect_1|mux_pipeline_011|core|data1[76]|asdata
    Info (332115):      6.791      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data1[76]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.455      2.455  R                    clock network delay
    Info (332115):     12.593      0.138                       clock pessimism removed
    Info (332115):     12.563     -0.030                       clock uncertainty
    Info (332115):     12.662      0.099     uTsu              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data1[76]
    Info (332115): Data Arrival Time  :     6.791
    Info (332115): Data Required Time :    12.662
    Info (332115): Slack              :     5.871 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.550
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.550 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.553      2.553  R                    clock network delay
    Info (332115):      2.553      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115):      2.677      0.124 FF  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|q
    Info (332115):      2.721      0.044 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~la_lab/laboutb[13]
    Info (332115):      3.288      0.567 FF    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|dataf
    Info (332115):      3.473      0.185 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|sumout
    Info (332115):      3.477      0.004 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|Add0~1~la_lab/laboutb[11]
    Info (332115):      3.568      0.091 FF    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|dataf
    Info (332115):      3.593      0.025 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      3.593      0.000 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      3.593      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):      9.844      2.340  R                    clock network delay
    Info (332115):     10.058      0.214                       clock pessimism removed
    Info (332115):     10.028     -0.030                       clock uncertainty
    Info (332115):     10.143      0.115     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     3.593
    Info (332115): Data Required Time :    10.143
    Info (332115): Slack              :     6.550 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.005
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.005 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[1]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]~DUPLICATE
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.364      3.364  R                    clock network delay
    Info (332115):      3.364      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[1]
    Info (332115):      3.489      0.125 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|sched_counter[1]|q
    Info (332115):      3.553      0.064 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|sched_counter[1]~la_mlab/laboutt[13]
    Info (332115):      3.806      0.253 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~1|datab
    Info (332115):      3.938      0.132 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|Mux1~1|combout
    Info (332115):      3.944      0.006 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|Mux1~1~la_mlab/laboutb[11]
    Info (332115):      4.037      0.093 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|always0~0|dataa
    Info (332115):      4.177      0.140 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|always0~0|combout
    Info (332115):      4.181      0.004 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|always0~0~la_lab/laboutb[13]
    Info (332115):      4.347      0.166 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~4|datab
    Info (332115):      4.487      0.140 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter~4|combout
    Info (332115):      4.487      0.000 RR  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_counter[0]~DUPLICATE|d
    Info (332115):      4.487      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]~DUPLICATE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     10.834      2.834  R                    clock network delay
    Info (332115):     11.355      0.521                       clock pessimism removed
    Info (332115):     11.325     -0.030                       clock uncertainty
    Info (332115):     11.492      0.167     uTsu              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_counter[0]~DUPLICATE
    Info (332115): Data Arrival Time  :     4.487
    Info (332115): Data Required Time :    11.492
    Info (332115): Slack              :     7.005 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.289
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.289 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.670      2.670  R                    clock network delay
    Info (332115):      2.670      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[0]
    Info (332115):      2.796      0.126 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[0]|q
    Info (332115):      2.868      0.072 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[0]~la_lab/laboutt[0]
    Info (332115):      5.438      2.570 FF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[0]
    Info (332115):      5.438      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.553      2.553  R                    clock network delay
    Info (332115):     12.691      0.138                       clock pessimism removed
    Info (332115):     12.661     -0.030                       clock uncertainty
    Info (332115):     12.727      0.066     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.438
    Info (332115): Data Required Time :    12.727
    Info (332115): Slack              :     7.289 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.687
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.687 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.666      2.666  R                    clock network delay
    Info (332115):      2.666      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[6]
    Info (332115):      2.856      0.190 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[6]|q
    Info (332115):      2.906      0.050 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[6]~la_lab/laboutt[13]
    Info (332115):      4.980      2.074 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[6]
    Info (332115):      4.980      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.551      2.551  R                    clock network delay
    Info (332115):     12.689      0.138                       clock pessimism removed
    Info (332115):     12.659     -0.030                       clock uncertainty
    Info (332115):     12.667      0.008     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.980
    Info (332115): Data Required Time :    12.667
    Info (332115): Slack              :     7.687 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.894
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.894 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.657      2.657  R                    clock network delay
    Info (332115):      2.657      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115):      2.846      0.189 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_address_int[6]|q
    Info (332115):      2.921      0.075 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]~la_lab/laboutb[16]
    Info (332115):      4.766      1.845 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[6]
    Info (332115):      4.766      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.544      2.544  R                    clock network delay
    Info (332115):     12.682      0.138                       clock pessimism removed
    Info (332115):     12.652     -0.030                       clock uncertainty
    Info (332115):     12.660      0.008     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.766
    Info (332115): Data Required Time :    12.660
    Info (332115): Slack              :     7.894 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.133
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 8.133 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.667      2.667  R                    clock network delay
    Info (332115):      2.667      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[7]
    Info (332115):      2.857      0.190 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_address_int[7]|q
    Info (332115):      2.908      0.051 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[7]~la_lab/laboutt[6]
    Info (332115):      4.518      1.610 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[7]
    Info (332115):      4.518      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.537      2.537  R                    clock network delay
    Info (332115):     12.675      0.138                       clock pessimism removed
    Info (332115):     12.645     -0.030                       clock uncertainty
    Info (332115):     12.651      0.006     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.518
    Info (332115): Data Required Time :    12.651
    Info (332115): Slack              :     8.133 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.012
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.012 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_rdata[28]
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.463      2.463  R                    clock network delay
    Info (332115):      2.463      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_rdata[28]
    Info (332115):      2.576      0.113 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|up_rdata[28]|q
    Info (332115):      2.576      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d~28|datad
    Info (332115):      2.732      0.156 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d~28|combout
    Info (332115):      2.732      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d[28]|d
    Info (332115):      2.732      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.687      2.687  R                    clock network delay
    Info (332115):      2.463     -0.224                       clock pessimism removed
    Info (332115):      2.463      0.000                       clock uncertainty
    Info (332115):      2.720      0.257      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]
    Info (332115): Data Arrival Time  :     2.732
    Info (332115): Data Required Time :     2.720
    Info (332115): Slack              :     0.012 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.013
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.013 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.693      1.693  R                    clock network delay
    Info (332115):      1.693      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115):      1.805      0.112 FF  uTco              i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0|q
    Info (332115):      1.805      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0~0|datad
    Info (332115):      1.960      0.155 FF  CELL  High Speed  i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0~0|combout
    Info (332115):      1.960      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0|d
    Info (332115):      1.960      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      1.847      1.847  R                    clock network delay
    Info (332115):      1.693     -0.154                       clock pessimism removed
    Info (332115):      1.947      0.254      uTh              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0
    Info (332115): Data Arrival Time  :     1.960
    Info (332115): Data Required Time :     1.947
    Info (332115): Slack              :     0.013 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.015
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.015 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[0]
    Info (332115): To Node      : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[0]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.735      2.735  R                    clock network delay
    Info (332115):      2.735      0.000                       system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[0]
    Info (332115):      2.848      0.113 FF  uTco              i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[0]|q
    Info (332115):      2.848      0.000 FF  CELL   Low Power  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_i_s[0]~0|datad
    Info (332115):      3.010      0.162 FF  CELL   Low Power  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_i_s[0]~0|combout
    Info (332115):      3.010      0.000 FF  CELL   Low Power  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[0]|d
    Info (332115):      3.010      0.000 FF  CELL   Low Power  system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.315      3.315  R                    clock network delay
    Info (332115):      2.735     -0.580                       clock pessimism removed
    Info (332115):      2.735      0.000                       clock uncertainty
    Info (332115):      2.995      0.260      uTh              system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[0]
    Info (332115): Data Arrival Time  :     3.010
    Info (332115): Data Required Time :     2.995
    Info (332115): Slack              :     0.015 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.015
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.015 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg|sync_bits:i_sync_out|cdc_sync_stage2[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg|out_toggle_d1
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.579      2.579  R                    clock network delay
    Info (332115):      2.579      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg|sync_bits:i_sync_out|cdc_sync_stage2[0]
    Info (332115):      2.692      0.113 FF  uTco              i_system_bd|ad9680_jesd204|axi_jesd204_rx|i_up_rx|i_cdc_cfg|i_sync_out|cdc_sync_stage2[0]|q
    Info (332115):      2.856      0.164 FF  CELL   Low Power  i_system_bd|ad9680_jesd204|axi_jesd204_rx|i_up_rx|i_cdc_cfg|out_toggle_d1|d
    Info (332115):      2.856      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg|out_toggle_d1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.167      3.167  R                    clock network delay
    Info (332115):      2.579     -0.588                       clock pessimism removed
    Info (332115):      2.579      0.000                       clock uncertainty
    Info (332115):      2.841      0.262      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg|out_toggle_d1
    Info (332115): Data Arrival Time  :     2.856
    Info (332115): Data Required Time :     2.841
    Info (332115): Slack              :     0.015 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.019
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.019 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_FULL_BURST
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_FULL_BURST
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.917      0.800  R                    clock network delay
    Info (332115):      0.917      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_FULL_BURST
    Info (332115):      1.015      0.098 FF  uTco              i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state.XFER_FULL_BURST|q
    Info (332115):      1.015      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state~10|datae
    Info (332115):      1.170      0.155 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state~10|combout
    Info (332115):      1.170      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state.XFER_FULL_BURST|d
    Info (332115):      1.170      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_FULL_BURST
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.306      1.189  R                    clock network delay
    Info (332115):      0.917     -0.389                       clock pessimism removed
    Info (332115):      0.917      0.000                       clock uncertainty
    Info (332115):      1.151      0.234      uTh              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_FULL_BURST
    Info (332115): Data Arrival Time  :     1.170
    Info (332115): Data Required Time :     1.151
    Info (332115): Slack              :     0.019 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.020
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.020 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[1]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[1]~DUPLICATE
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.833      2.833  R                    clock network delay
    Info (332115):      2.833      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[1]
    Info (332115):      2.936      0.103 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[1]|q
    Info (332115):      2.936      0.000 FF  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[1]~1|datae
    Info (332115):      3.102      0.166 FF  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[1]~1|combout
    Info (332115):      3.102      0.000 FF  CELL   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_reg[1]~DUPLICATE|d
    Info (332115):      3.102      0.000 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[1]~DUPLICATE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.364      3.364  R                    clock network delay
    Info (332115):      2.833     -0.531                       clock pessimism removed
    Info (332115):      2.833      0.000                       clock uncertainty
    Info (332115):      3.082      0.249      uTh              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_reg[1]~DUPLICATE
    Info (332115): Data Arrival Time  :     3.102
    Info (332115): Data Required Time :     3.082
    Info (332115): Slack              :     0.020 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.021
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.021 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.745      2.745  R                    clock network delay
    Info (332115):      2.745      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115):      2.845      0.100 FF  uTco              i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|q
    Info (332115):      2.845      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|datad
    Info (332115):      3.002      0.157 FF  CELL  High Speed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|combout
    Info (332115):      3.002      0.000 FF  CELL  High Speed  i_system_bd|sys_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|d
    Info (332115):      3.002      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.220      3.220  R                    clock network delay
    Info (332115):      2.745     -0.475                       clock pessimism removed
    Info (332115):      2.745      0.000                       clock uncertainty
    Info (332115):      2.981      0.236      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_fflgvsa:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Arrival Time  :     3.002
    Info (332115): Data Required Time :     2.981
    Info (332115): Slack              :     0.021 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.024
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.024 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.343      2.343  R                    clock network delay
    Info (332115):      2.343      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rr
    Info (332115):      2.446      0.103 FF  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rr|q
    Info (332115):      2.615      0.169 FF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|d
    Info (332115):      2.615      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.556      2.556  R                    clock network delay
    Info (332115):      2.342     -0.214                       clock pessimism removed
    Info (332115):      2.342      0.000                       clock uncertainty
    Info (332115):      2.591      0.249      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): Data Arrival Time  :     2.615
    Info (332115): Data Required Time :     2.591
    Info (332115): Slack              :     0.024 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.078
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.078 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[20]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.927      0.810  R                    clock network delay
    Info (332115):      0.927      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[20]
    Info (332115):      1.025      0.098 FF  uTco              i_system_bd|avl_ad9144_fifo|avl_address[20]|q
    Info (332115):      1.075      0.050 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[20]~la_lab/laboutt[7]
    Info (332115):      1.522      0.447 FF    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[22]
    Info (332115):      1.522      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.206      1.089  R                    clock network delay
    Info (332115):      1.003     -0.203                       clock pessimism removed
    Info (332115):      1.196      0.193                       clock uncertainty
    Info (332115):      1.444      0.248      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     1.522
    Info (332115): Data Required Time :     1.444
    Info (332115): Slack              :     0.078 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.130
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.130 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[331]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.927      0.810  R                    clock network delay
    Info (332115):      0.927      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[331]
    Info (332115):      1.023      0.096 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[331]|q
    Info (332115):      1.069      0.046 RR  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[331]~la_lab/laboutt[17]
    Info (332115):      1.798      0.729 RR    IC  High Speed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|data_from_core[5]
    Info (332115):      1.798      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.207      1.090  R                    clock network delay
    Info (332115):      1.199     -0.008                       clock pessimism removed
    Info (332115):      1.485      0.286                       clock uncertainty
    Info (332115):      1.668      0.183      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     1.798
    Info (332115): Data Required Time :     1.668
    Info (332115): Slack              :     0.130 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.138
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.138 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[301]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.907      0.790  R                    clock network delay
    Info (332115):      0.907      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[301]
    Info (332115):      1.005      0.098 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[301]|q
    Info (332115):      1.070      0.065 RR  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[301]~la_lab/laboutb[11]
    Info (332115):      1.812      0.742 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[28]
    Info (332115):      1.812      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.208      1.091  R                    clock network delay
    Info (332115):      1.200     -0.008                       clock pessimism removed
    Info (332115):      1.486      0.286                       clock uncertainty
    Info (332115):      1.674      0.188      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     1.812
    Info (332115): Data Required Time :     1.674
    Info (332115): Slack              :     0.138 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.336
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.336 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[28]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.658      2.658  R                    clock network delay
    Info (332115):      2.658      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[28]
    Info (332115):      2.760      0.102 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[28]|q
    Info (332115):      2.809      0.049 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[28]~la_lab/laboutt[17]
    Info (332115):      3.332      0.523 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[28]
    Info (332115):      3.332      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.366      3.366  R                    clock network delay
    Info (332115):      2.830     -0.536                       clock pessimism removed
    Info (332115):      2.899      0.069                       clock uncertainty
    Info (332115):      2.996      0.097      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.332
    Info (332115): Data Required Time :     2.996
    Info (332115): Slack              :     0.336 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.387
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.387 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.444      2.444  R                    clock network delay
    Info (332115):      2.444      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[3]
    Info (332115):      2.548      0.104 RR  uTco              i_system_bd|avl_adxcfg_2|rcfg_writedata_int[3]|q
    Info (332115):      2.595      0.047 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[3]~la_lab/laboutb[6]
    Info (332115):      3.310      0.715 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[3]
    Info (332115):      3.310      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.819      2.819  R                    clock network delay
    Info (332115):      2.681     -0.138                       clock pessimism removed
    Info (332115):      2.711      0.030                       clock uncertainty
    Info (332115):      2.923      0.212      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.310
    Info (332115): Data Required Time :     2.923
    Info (332115): Slack              :     0.387 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.423
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.423 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[32]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.659      2.659  R                    clock network delay
    Info (332115):      2.659      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[32]
    Info (332115):      2.763      0.104 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[32]|q
    Info (332115):      2.812      0.049 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[32]~la_lab/laboutb[1]
    Info (332115):      3.412      0.600 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[32]
    Info (332115):      3.412      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.349      3.349  R                    clock network delay
    Info (332115):      2.813     -0.536                       clock pessimism removed
    Info (332115):      2.882      0.069                       clock uncertainty
    Info (332115):      2.989      0.107      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.412
    Info (332115): Data Required Time :     2.989
    Info (332115): Slack              :     0.423 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.466
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.466 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.443      2.443  R                    clock network delay
    Info (332115):      2.443      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[1]
    Info (332115):      2.546      0.103 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_writedata_int[1]|q
    Info (332115):      2.599      0.053 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[1]~la_lab/laboutb[15]
    Info (332115):      3.384      0.785 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      3.384      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.834      2.834  R                    clock network delay
    Info (332115):      2.696     -0.138                       clock pessimism removed
    Info (332115):      2.726      0.030                       clock uncertainty
    Info (332115):      2.918      0.192      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.384
    Info (332115): Data Required Time :     2.918
    Info (332115): Slack              :     0.466 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.511
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.511 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.435      2.435  R                    clock network delay
    Info (332115):      2.435      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[1]
    Info (332115):      2.539      0.104 RR  uTco              i_system_bd|avl_adxcfg_0|rcfg_writedata_int[1]|q
    Info (332115):      2.608      0.069 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[1]~la_lab/laboutt[7]
    Info (332115):      3.397      0.789 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      3.397      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.826      2.826  R                    clock network delay
    Info (332115):      2.688     -0.138                       clock pessimism removed
    Info (332115):      2.718      0.030                       clock uncertainty
    Info (332115):      2.886      0.168      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.397
    Info (332115): Data Required Time :     2.886
    Info (332115): Slack              :     0.511 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.580
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.580 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[8]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.660      2.660  R                    clock network delay
    Info (332115):      2.660      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[8]
    Info (332115):      2.763      0.103 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[8]|q
    Info (332115):      2.829      0.066 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[8]~la_lab/laboutt[8]
    Info (332115):      3.579      0.750 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[8]
    Info (332115):      3.579      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.347      3.347  R                    clock network delay
    Info (332115):      2.811     -0.536                       clock pessimism removed
    Info (332115):      2.880      0.069                       clock uncertainty
    Info (332115):      2.999      0.119      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.579
    Info (332115): Data Required Time :     2.999
    Info (332115): Slack              :     0.580 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.655
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.655 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[26]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.669      2.669  R                    clock network delay
    Info (332115):      2.669      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[26]
    Info (332115):      2.773      0.104 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[26]|q
    Info (332115):      2.842      0.069 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[26]~la_lab/laboutb[7]
    Info (332115):      3.646      0.804 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[26]
    Info (332115):      3.646      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.358      3.358  R                    clock network delay
    Info (332115):      2.822     -0.536                       clock pessimism removed
    Info (332115):      2.891      0.069                       clock uncertainty
    Info (332115):      2.991      0.100      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.646
    Info (332115): Data Required Time :     2.991
    Info (332115): Slack              :     0.655 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.806
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.806 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.447      2.447  R                    clock network delay
    Info (332115):      2.447      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]
    Info (332115):      2.551      0.104 RR  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[1]|q
    Info (332115):      2.600      0.049 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[1]~la_lab/laboutb[9]
    Info (332115):      3.701      1.101 RR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[1]
    Info (332115):      3.701      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.835      2.835  R                    clock network delay
    Info (332115):      2.697     -0.138                       clock pessimism removed
    Info (332115):      2.727      0.030                       clock uncertainty
    Info (332115):      2.895      0.168      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     3.701
    Info (332115): Data Required Time :     2.895
    Info (332115): Slack              :     0.806 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.552
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.552 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.249      3.249  R                    clock network delay
    Info (332115):      3.249      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.375      0.126 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      3.423      0.048 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]
    Info (332115):      4.589      1.166 FF    IC       Mixed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_status|d_acc_data[0]|clrn
    Info (332115):      4.589      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.693      2.693  R                    clock network delay
    Info (332115):      7.245      0.552                       clock pessimism removed
    Info (332115):      7.215     -0.030                       clock uncertainty
    Info (332115):      7.141     -0.074     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]
    Info (332115): Data Arrival Time  :     4.589
    Info (332115): Data Required Time :     7.141
    Info (332115): Slack              :     2.552 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.633
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.633 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.173      3.173  R                    clock network delay
    Info (332115):      3.173      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.296      0.123 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      3.366      0.070 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]
    Info (332115):      4.330      0.964 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[4]|clrn
    Info (332115):      4.330      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.584      2.584  R                    clock network delay
    Info (332115):      7.080      0.496                       clock pessimism removed
    Info (332115):      7.050     -0.030                       clock uncertainty
    Info (332115):      6.963     -0.087     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4]
    Info (332115): Data Arrival Time  :     4.330
    Info (332115): Data Required Time :     6.963
    Info (332115): Slack              :     2.633 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.569
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.569 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.193      3.193  R                    clock network delay
    Info (332115):      3.193      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      3.320      0.127 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      3.382      0.062 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_mlab/laboutb[18]
    Info (332115):      5.175      1.793 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      5.175      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):      9.379      2.813  R                    clock network delay
    Info (332115):      9.810      0.431                       clock pessimism removed
    Info (332115):      9.760     -0.050                       clock uncertainty
    Info (332115):      9.744     -0.016     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     5.175
    Info (332115): Data Required Time :     9.744
    Info (332115): Slack              :     4.569 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.957
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.957 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[7]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.556      2.556  R                    clock network delay
    Info (332115):      2.556      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      2.687      0.131 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      2.774      0.087 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_mlab/laboutt[16]
    Info (332115):      2.965      0.191 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[7]|clrn
    Info (332115):      2.965      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[7]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      7.504      7.504                       latch edge time
    Info (332115):      9.844      2.340  R                    clock network delay
    Info (332115):     10.030      0.186                       clock pessimism removed
    Info (332115):     10.000     -0.030                       clock uncertainty
    Info (332115):      9.922     -0.078     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[7]
    Info (332115): Data Arrival Time  :     2.965
    Info (332115): Data Required Time :     9.922
    Info (332115): Slack              :     6.957 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.524
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.524 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[4].sync_r[2]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.365      3.365  R                    clock network delay
    Info (332115):      3.365      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      3.491      0.126 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      3.553      0.062 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutb[6]
    Info (332115):      3.722      0.169 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_req_synchronizers|resync_chains[4].sync_r[2]|clrn
    Info (332115):      3.722      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[4].sync_r[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      8.000      8.000                       latch edge time
    Info (332115):     10.834      2.834  R                    clock network delay
    Info (332115):     11.355      0.521                       clock pessimism removed
    Info (332115):     11.325     -0.030                       clock uncertainty
    Info (332115):     11.246     -0.079     uTsu              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[4].sync_r[2]
    Info (332115): Data Arrival Time  :     3.722
    Info (332115): Data Required Time :    11.246
    Info (332115): Slack              :     7.524 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.395
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 8.395 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.671      2.671  R                    clock network delay
    Info (332115):      2.671      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115):      2.797      0.126 RR  uTco              i_system_bd|ad9144_jesd204|axi_xcvr|i_up|up_rst_cnt[3]|q
    Info (332115):      2.884      0.087 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]~la_lab/laboutb[0]
    Info (332115):      3.044      0.160 RR    IC   Low Power  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|dataf
    Info (332115):      3.071      0.027 RF  CELL   Low Power  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|combout
    Info (332115):      3.075      0.004 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_reset_controller:rst_controller_001|merged_reset~0~la_lab/laboutt[10]
    Info (332115):      4.084      1.009 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch|clrn
    Info (332115):      4.084      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     12.452      2.452  R                    clock network delay
    Info (332115):     12.590      0.138                       clock pessimism removed
    Info (332115):     12.560     -0.030                       clock uncertainty
    Info (332115):     12.479     -0.081     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|g_tx.g_tx[0].g_tx.pll_locked_latch
    Info (332115): Data Arrival Time  :     4.084
    Info (332115): Data Required Time :    12.479
    Info (332115): Slack              :     8.395 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.607
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.607 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.364      3.364  R                    clock network delay
    Info (332115):      3.364      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      3.555      0.191 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      3.634      0.079 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[3]
    Info (332115):      4.778      1.144 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.778      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.455      1.455  R                    clock network delay
    Info (332115):     21.385     -0.070                       clock uncertainty
    Info (332115):     21.385      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.778
    Info (332115): Data Required Time :    21.385
    Info (332115): Slack              :    16.607 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.875
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.875 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.364      3.364  R                    clock network delay
    Info (332115):      3.364      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      3.551      0.187 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      3.602      0.051 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_mlab/laboutb[9]
    Info (332115):      4.511      0.909 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.511      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.456      1.456  R                    clock network delay
    Info (332115):     21.386     -0.070                       clock uncertainty
    Info (332115):     21.386      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.511
    Info (332115): Data Required Time :    21.386
    Info (332115): Slack              :    16.875 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.044
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.044 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.365      3.365  R                    clock network delay
    Info (332115):      3.365      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      3.554      0.189 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      3.622      0.068 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_lab/laboutb[0]
    Info (332115):      4.634      1.012 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.634      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.748      1.748  R                    clock network delay
    Info (332115):     21.678     -0.070                       clock uncertainty
    Info (332115):     21.678      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.634
    Info (332115): Data Required Time :    21.678
    Info (332115): Slack              :    17.044 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.281
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.281 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.365      3.365  R                    clock network delay
    Info (332115):      3.365      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      3.554      0.189 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      3.622      0.068 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutt[8]
    Info (332115):      4.397      0.775 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.397      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.748      1.748  R                    clock network delay
    Info (332115):     21.678     -0.070                       clock uncertainty
    Info (332115):     21.678      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.397
    Info (332115): Data Required Time :    21.678
    Info (332115): Slack              :    17.281 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.345
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.345 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.365      3.365  R                    clock network delay
    Info (332115):      3.365      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      3.554      0.189 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      3.598      0.044 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_lab/laboutt[6]
    Info (332115):      4.333      0.735 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.333      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.748      1.748  R                    clock network delay
    Info (332115):     21.678     -0.070                       clock uncertainty
    Info (332115):     21.678      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.333
    Info (332115): Data Required Time :    21.678
    Info (332115): Slack              :    17.345 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.441
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.441 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.363      3.363  R                    clock network delay
    Info (332115):      3.363      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      3.544      0.181 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      3.586      0.042 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutb[5]
    Info (332115):      3.946      0.360 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.946      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.457      1.457  R                    clock network delay
    Info (332115):     21.387     -0.070                       clock uncertainty
    Info (332115):     21.387      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.946
    Info (332115): Data Required Time :    21.387
    Info (332115): Slack              :    17.441 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.542
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.542 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.365      3.365  R                    clock network delay
    Info (332115):      3.365      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      3.537      0.172 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      3.598      0.061 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutb[17]
    Info (332115):      3.846      0.248 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.846      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.458      1.458  R                    clock network delay
    Info (332115):     21.388     -0.070                       clock uncertainty
    Info (332115):     21.388      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.846
    Info (332115): Data Required Time :    21.388
    Info (332115): Slack              :    17.542 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.604
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.604 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.365      3.365  R                    clock network delay
    Info (332115):      3.365      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      3.551      0.186 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      3.627      0.076 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[11]
    Info (332115):      4.108      0.481 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.108      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.782      1.782  R                    clock network delay
    Info (332115):     21.712     -0.070                       clock uncertainty
    Info (332115):     21.712      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.108
    Info (332115): Data Required Time :    21.712
    Info (332115): Slack              :    17.604 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 19.867
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 19.867 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_yepuh6a.sdc:717: set_multicycle_path -setup -through [get_pins {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.553      2.553  R                    clock network delay
    Info (332115):      2.553      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115):      2.734      0.181 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|q
    Info (332115):      2.734      0.000 RR  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datad
    Info (332115):      2.953      0.219 RF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      2.957      0.004 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      3.316      0.359 FF    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]|clrn
    Info (332115):      3.316      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     22.629     22.629                       latch edge time
    Info (332115):     23.449      0.820  R                    clock network delay
    Info (332115):     23.249     -0.200                       clock uncertainty
    Info (332115):     23.183     -0.066     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[1]
    Info (332115): Data Arrival Time  :     3.316
    Info (332115): Data Required Time :    23.183
    Info (332115): Slack              :    19.867 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.909
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.909 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.680      2.680  R                    clock network delay
    Info (332115):      2.680      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      2.871      0.191 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      2.962      0.091 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      3.617      0.655 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      3.701      0.084 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.706      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutb[4]
    Info (332115):      4.717      1.011 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.717      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.728      2.728  R                    clock network delay
    Info (332115):     52.688     -0.040                       clock uncertainty
    Info (332115):     52.626     -0.062     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.717
    Info (332115): Data Required Time :    52.626
    Info (332115): Slack              :    47.909 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.027
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.027 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.680      2.680  R                    clock network delay
    Info (332115):      2.680      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      2.871      0.191 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      2.962      0.091 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      3.492      0.530 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      3.516      0.024 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.521      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[17]
    Info (332115):      4.591      1.070 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.591      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.720      2.720  R                    clock network delay
    Info (332115):     52.680     -0.040                       clock uncertainty
    Info (332115):     52.618     -0.062     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.591
    Info (332115): Data Required Time :    52.618
    Info (332115): Slack              :    48.027 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.261
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.261 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.680      2.680  R                    clock network delay
    Info (332115):      2.680      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      2.871      0.191 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      2.962      0.091 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      3.457      0.495 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataa
    Info (332115):      3.588      0.131 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.593      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[18]
    Info (332115):      4.349      0.756 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.349      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.712      2.712  R                    clock network delay
    Info (332115):     52.672     -0.040                       clock uncertainty
    Info (332115):     52.610     -0.062     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.349
    Info (332115): Data Required Time :    52.610
    Info (332115): Slack              :    48.261 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.450
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.450 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.680      2.680  R                    clock network delay
    Info (332115):      2.680      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset
    Info (332115):      2.871      0.191 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset|q
    Info (332115):      2.962      0.091 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~la_mlab/laboutb[19]
    Info (332115):      3.387      0.425 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      3.464      0.077 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.468      0.004 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[18]
    Info (332115):      4.159      0.691 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.159      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.711      2.711  R                    clock network delay
    Info (332115):     52.671     -0.040                       clock uncertainty
    Info (332115):     52.609     -0.062     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.159
    Info (332115): Data Required Time :    52.609
    Info (332115): Slack              :    48.450 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.146
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.146 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.468      2.468  R                    clock network delay
    Info (332115):      2.468      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115):      2.565      0.097 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q
    Info (332115):      2.611      0.046 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[14]
    Info (332115):      2.687      0.076 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn
    Info (332115):      2.687      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.692      2.692  R                    clock network delay
    Info (332115):      2.478     -0.214                       clock pessimism removed
    Info (332115):      2.478      0.000                       clock uncertainty
    Info (332115):      2.541      0.063      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Arrival Time  :     2.687
    Info (332115): Data Required Time :     2.541
    Info (332115): Slack              :     0.146 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.173
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.173 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.668      2.668  R                    clock network delay
    Info (332115):      2.668      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      2.771      0.103 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      2.806      0.035 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]
    Info (332115):      2.932      0.126 FF    IC   Low Power  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[2]|clrn
    Info (332115):      2.932      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.247      3.247  R                    clock network delay
    Info (332115):      2.677     -0.570                       clock pessimism removed
    Info (332115):      2.677      0.000                       clock uncertainty
    Info (332115):      2.759      0.082      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2]
    Info (332115): Data Arrival Time  :     2.932
    Info (332115): Data Required Time :     2.759
    Info (332115): Slack              :     0.173 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.193
    Info (332115): -to_clock [get_clocks {~ALTERA_CLKUSR~}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.193 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[1]
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : ~ALTERA_CLKUSR~
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.834      2.834  R                    clock network delay
    Info (332115):      2.834      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]
    Info (332115):      2.938      0.104 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_n_generator|resync_chains[0].sync_r[2]|q
    Info (332115):      2.985      0.047 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_n_generator|resync_chains[0].sync_r[2]~la_lab/laboutb[6]
    Info (332115):      3.088      0.103 RR    IC   Low Power  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_req_synchronizers|resync_chains[6].sync_r[1]|clrn
    Info (332115):      3.088      0.000 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.365      3.365  R                    clock network delay
    Info (332115):      2.834     -0.531                       clock pessimism removed
    Info (332115):      2.834      0.000                       clock uncertainty
    Info (332115):      2.895      0.061      uTh              sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|alt_xcvr_resync:reset_req_synchronizers|resync_chains[6].sync_r[1]
    Info (332115): Data Arrival Time  :     3.088
    Info (332115): Data Required Time :     2.895
    Info (332115): Slack              :     0.193 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.248
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.248 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.343      2.343  R                    clock network delay
    Info (332115):      2.343      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      2.451      0.108 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      2.517      0.066 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_mlab/laboutt[16]
    Info (332115):      2.677      0.160 RR    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|clrn
    Info (332115):      2.677      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.553      2.553  R                    clock network delay
    Info (332115):      2.367     -0.186                       clock pessimism removed
    Info (332115):      2.367      0.000                       clock uncertainty
    Info (332115):      2.429      0.062      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): Data Arrival Time  :     2.677
    Info (332115): Data Required Time :     2.429
    Info (332115): Slack              :     0.248 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.336
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.336 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m1
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.585      2.585  R                    clock network delay
    Info (332115):      2.585      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      2.686      0.101 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      2.738      0.052 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]
    Info (332115):      3.019      0.281 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_clock_mon|d_count_run_m1|clrn
    Info (332115):      3.019      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.182      3.182  R                    clock network delay
    Info (332115):      2.621     -0.561                       clock pessimism removed
    Info (332115):      2.621      0.000                       clock uncertainty
    Info (332115):      2.683      0.062      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m1
    Info (332115): Data Arrival Time  :     3.019
    Info (332115): Data Required Time :     2.683
    Info (332115): Slack              :     0.336 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.119
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_usr_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.119 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_yepuh6a.sdc:718: set_multicycle_path -hold -through [get_pins {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Multicycle - Hold End    : 6
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.919      0.802  R                    clock network delay
    Info (332115):      0.919      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      1.153      0.234 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|afi_ctl2core[18]
    Info (332115):      2.055      0.902 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|dataa
    Info (332115):      2.157      0.102 RF  CELL   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      2.158      0.001 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      2.453      0.295 FF    IC   Low Power  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]|clrn
    Info (332115):      2.453      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.327      1.210  R                    clock network delay
    Info (332115):      1.124     -0.203                       clock pessimism removed
    Info (332115):      1.269      0.145                       clock uncertainty
    Info (332115):      1.334      0.065      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[5]
    Info (332115): Data Arrival Time  :     2.453
    Info (332115): Data Required Time :     1.334
    Info (332115): Slack              :     1.119 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.318
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.318 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|sys_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.720      2.720  R                    clock network delay
    Info (332115):      2.720      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      2.825      0.105 RR  uTco              i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      2.872      0.047 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_mlab/laboutb[18]
    Info (332115):      4.260      1.388 RR    IC       Mixed  i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      4.260      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.345      3.345  R                    clock network delay
    Info (332115):      2.914     -0.431                       clock pessimism removed
    Info (332115):      2.914      0.000                       clock uncertainty
    Info (332115):      2.942      0.028      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|system_bd_altera_emif_arch_nf_181_yepuh6a_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     4.260
    Info (332115): Data Required Time :     2.942
    Info (332115): Slack              :     1.318 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.745
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 10.745 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.834      2.834  R                    clock network delay
    Info (332115):      2.834      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      2.937      0.103 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      3.008      0.071 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutt[11]
    Info (332115):      3.343      0.335 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.343      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.472      2.528  R                    clock network delay
    Info (332115):     -7.402      0.070                       clock uncertainty
    Info (332115):     -7.402      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.343
    Info (332115): Data Required Time :    -7.402
    Info (332115): Slack              :    10.745 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.965
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 10.965 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.834      2.834  R                    clock network delay
    Info (332115):      2.834      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      2.937      0.103 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      3.003      0.066 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_lab/laboutt[8]
    Info (332115):      3.520      0.517 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.520      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.515      2.485  R                    clock network delay
    Info (332115):     -7.445      0.070                       clock uncertainty
    Info (332115):     -7.445      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.520
    Info (332115): Data Required Time :    -7.445
    Info (332115): Slack              :    10.965 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.981
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 10.981 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.834      2.834  R                    clock network delay
    Info (332115):      2.834      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      2.938      0.104 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      2.985      0.047 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_lab/laboutt[6]
    Info (332115):      3.536      0.551 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.536      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.515      2.485  R                    clock network delay
    Info (332115):     -7.445      0.070                       clock uncertainty
    Info (332115):     -7.445      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.536
    Info (332115): Data Required Time :    -7.445
    Info (332115): Slack              :    10.981 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.011
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.011 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.834      2.834  R                    clock network delay
    Info (332115):      2.834      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      2.931      0.097 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      2.963      0.032 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutb[17]
    Info (332115):      3.126      0.163 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.126      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.955      2.045  R                    clock network delay
    Info (332115):     -7.885      0.070                       clock uncertainty
    Info (332115):     -7.885      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.126
    Info (332115): Data Required Time :    -7.885
    Info (332115): Slack              :    11.011 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.107
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.107 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.832      2.832  R                    clock network delay
    Info (332115):      2.832      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      2.930      0.098 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      2.962      0.032 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_lab/laboutb[5]
    Info (332115):      3.220      0.258 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.220      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.957      2.043  R                    clock network delay
    Info (332115):     -7.887      0.070                       clock uncertainty
    Info (332115):     -7.887      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.220
    Info (332115): Data Required Time :    -7.887
    Info (332115): Slack              :    11.107 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.212
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.212 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.834      2.834  R                    clock network delay
    Info (332115):      2.834      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      2.938      0.104 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      3.005      0.067 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_lab/laboutb[0]
    Info (332115):      3.767      0.762 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.767      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.515      2.485  R                    clock network delay
    Info (332115):     -7.445      0.070                       clock uncertainty
    Info (332115):     -7.445      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.767
    Info (332115): Data Required Time :    -7.445
    Info (332115): Slack              :    11.212 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.508
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.508 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.833      2.833  R                    clock network delay
    Info (332115):      2.833      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      2.936      0.103 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      2.987      0.051 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_mlab/laboutb[9]
    Info (332115):      3.620      0.633 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.620      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.958      2.042  R                    clock network delay
    Info (332115):     -7.888      0.070                       clock uncertainty
    Info (332115):     -7.888      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.620
    Info (332115): Data Required Time :    -7.888
    Info (332115): Slack              :    11.508 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.693
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.693 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : ~ALTERA_CLKUSR~
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.833      2.833  R                    clock network delay
    Info (332115):      2.833      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      2.941      0.108 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      3.012      0.071 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6nw3lty:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[3]
    Info (332115):      3.805      0.793 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.805      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.958      2.042  R                    clock network delay
    Info (332115):     -7.888      0.070                       clock uncertainty
    Info (332115):     -7.888      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.805
    Info (332115): Data Required Time :    -7.888
    Info (332115): Slack              :    11.693 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.830
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.830 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.469      2.469  R                    clock network delay
    Info (332115):      2.469      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.567      0.098 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.567      0.000 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      2.736      0.169 RR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.737      0.001 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[18]
    Info (332115):      3.267      0.530 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      3.267      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.653      3.347  R                    clock network delay
    Info (332115):    -46.584      0.069                       clock uncertainty
    Info (332115):    -46.563      0.021      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     3.267
    Info (332115): Data Required Time :   -46.563
    Info (332115): Slack              :    49.830 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 49.899
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 49.899 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.467      2.467  R                    clock network delay
    Info (332115):      2.467      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      2.574      0.107 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      2.626      0.052 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_mlab/laboutt[16]
    Info (332115):      2.727      0.101 FF    IC   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|dataf
    Info (332115):      2.749      0.022 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.751      0.002 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[18]
    Info (332115):      3.338      0.587 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      3.338      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.651      3.349  R                    clock network delay
    Info (332115):    -46.582      0.069                       clock uncertainty
    Info (332115):    -46.561      0.021      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     3.338
    Info (332115): Data Required Time :   -46.561
    Info (332115): Slack              :    49.899 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.069
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.069 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.463      2.463  R                    clock network delay
    Info (332115):      2.463      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.562      0.099 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.562      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      2.722      0.160 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.724      0.002 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutb[4]
    Info (332115):      3.525      0.801 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      3.525      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.634      3.366  R                    clock network delay
    Info (332115):    -46.565      0.069                       clock uncertainty
    Info (332115):    -46.544      0.021      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     3.525
    Info (332115): Data Required Time :   -46.544
    Info (332115): Slack              :    50.069 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 50.124
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 50.124 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.468      2.468  R                    clock network delay
    Info (332115):      2.468      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      2.568      0.100 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      2.568      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      2.727      0.159 FR  CELL  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      2.729      0.002 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|alt_xcvr_native_rcfg_opt_logic_a4siy7a:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_mlab/laboutt[17]
    Info (332115):      3.572      0.843 RR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      3.572      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.642      3.358  R                    clock network delay
    Info (332115):    -46.573      0.069                       clock uncertainty
    Info (332115):    -46.552      0.021      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     3.572
    Info (332115): Data Required Time :   -46.552
    Info (332115): Slack              :    50.124 
    Info (332115): ===================================================================
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332115): Report Timing: Found 20 setup paths (0 violated).  Worst case slack is 0.198
    Info (332115): -setup
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
Info (332115): Report Timing: Found 20 hold paths (0 violated).  Worst case slack is 0.044
    Info (332115): -hold
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
    Info (332115): -append
Info (332115): Report Timing: Found 20 recovery paths (0 violated).  Worst case slack is 1.669
    Info (332115): -recovery
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
    Info (332115): -append
Info (332115): Report Timing: Found 20 removal paths (0 violated).  Worst case slack is 0.321
    Info (332115): -removal
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
    Info (332115): -append
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5630 megabytes
    Info: Processing ended: Mon Jul 15 14:11:10 2019
    Info: Elapsed time: 00:02:19
    Info: Total CPU time (on all processors): 00:05:35
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 123 warnings
Info (23030): Evaluation of Tcl script system_project.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 123 warnings
    Info: Peak virtual memory: 558 megabytes
    Info: Processing ended: Mon Jul 15 14:11:12 2019
    Info: Elapsed time: 00:41:07
    Info: Total CPU time (on all processors): 00:00:05
