
*** Running vivado
    with args -log Binary_to_BCD_Board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Binary_to_BCD_Board.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Binary_to_BCD_Board.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 434.465 ; gain = 164.277
Command: read_checkpoint -auto_incremental -incremental {Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/utils_1/imports/synth_1/Binary_to_BCD_Board.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/utils_1/imports/synth_1/Binary_to_BCD_Board.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Binary_to_BCD_Board -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1388
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1252.961 ; gain = 410.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Binary_to_BCD_Board' [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/Sources/Binary_to_BCD_Board.v:25]
INFO: [Synth 8-6157] synthesizing module 'Binary_to_BCD' [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/Sources/Binary_to_BCD.v:24]
INFO: [Synth 8-6157] synthesizing module 'C' [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/Sources/C.v:23]
INFO: [Synth 8-6155] done synthesizing module 'C' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/Sources/C.v:23]
WARNING: [Synth 8-689] width (35) of port connection 'addr' does not match port width (4) of module 'C' [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/Sources/Binary_to_BCD.v:34]
WARNING: [Synth 8-689] width (35) of port connection 'addr' does not match port width (4) of module 'C' [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/Sources/Binary_to_BCD.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Binary_to_BCD' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/Sources/Binary_to_BCD.v:24]
INFO: [Synth 8-6157] synthesizing module 'Mux_2x4' [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/Sources/Mux_2x4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2x4' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/Sources/Mux_2x4.v:24]
WARNING: [Synth 8-689] width (66) of port connection 'c' does not match port width (4) of module 'Mux_2x4' [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/Sources/Binary_to_BCD_Board.v:38]
WARNING: [Synth 8-567] referenced signal 'mux1_out' should be on the sensitivity list [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/Sources/Binary_to_BCD_Board.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Binary_to_BCD_Board' (0#1) [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/Sources/Binary_to_BCD_Board.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1343.426 ; gain = 501.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1343.426 ; gain = 501.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1343.426 ; gain = 501.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1343.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/constrs_1/imports/Master_Constraints/zybo_z7_master.xdc]
Finished Parsing XDC File [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/constrs_1/imports/Master_Constraints/zybo_z7_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.srcs/constrs_1/imports/Master_Constraints/zybo_z7_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Binary_to_BCD_Board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Binary_to_BCD_Board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1403.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1403.309 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     2|
|3     |LUT5 |     2|
|4     |LUT6 |    12|
|5     |IBUF |    10|
|6     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1403.309 ; gain = 561.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1403.309 ; gain = 501.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1403.309 ; gain = 561.277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1403.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1403.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e1630cdb
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1403.309 ; gain = 943.969
INFO: [Common 17-1381] The checkpoint 'Y:/School/ECE 530 - Digital Hardware Design/Activities/01/Binary_to_BCD/Binary_to_BCD.runs/synth_1/Binary_to_BCD_Board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Binary_to_BCD_Board_utilization_synth.rpt -pb Binary_to_BCD_Board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 17:01:24 2023...
