vendor_name = ModelSim
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/SRAM_4.bdf
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/Sram_32.bdf
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/D-LATCH.bdf
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/SRAM_16.bdf
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/SRAM_CELL.bdf
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/SRAM_FINAL.bdf
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/SRAM_4x4.bdf
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/SRAM_16Times4.bdf
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/dec_to_hex.vhd
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/decode4to16.vhd
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/decode2to4.vhd
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/RAMPORT1.qip
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/RAMPORT1.vhd
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/RAMPORT1_SIMULATION.vwf
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/jgutierrez/QUARTUS/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/jgutierrez/Documents/GUTIERREZ_JETER_CSC343_LAB6_MEMORY LAB_FALL_2017/db/altsyncram_d6p3.tdf
design_name = RAMPORT1
instance = comp, \q[0]~output , q[0]~output, RAMPORT1, 1
instance = comp, \q[1]~output , q[1]~output, RAMPORT1, 1
instance = comp, \q[2]~output , q[2]~output, RAMPORT1, 1
instance = comp, \q[3]~output , q[3]~output, RAMPORT1, 1
instance = comp, \wren~input , wren~input, RAMPORT1, 1
instance = comp, \clock~input , clock~input, RAMPORT1, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, RAMPORT1, 1
instance = comp, \data[0]~input , data[0]~input, RAMPORT1, 1
instance = comp, \address[0]~input , address[0]~input, RAMPORT1, 1
instance = comp, \address[1]~input , address[1]~input, RAMPORT1, 1
instance = comp, \address[2]~input , address[2]~input, RAMPORT1, 1
instance = comp, \address[3]~input , address[3]~input, RAMPORT1, 1
instance = comp, \data[1]~input , data[1]~input, RAMPORT1, 1
instance = comp, \data[2]~input , data[2]~input, RAMPORT1, 1
instance = comp, \data[3]~input , data[3]~input, RAMPORT1, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a0 , altsyncram_component|auto_generated|ram_block1a0, RAMPORT1, 1
