****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 22:59:37 2023
****************************************

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                   4.193
  Critical Path Slack:                   26.006
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   1.665
  Critical Path Slack:                   -0.939
  Total Negative Slack:                 -55.581
  No. of Violating Paths:                    64
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   2.016
  Critical Path Slack:                   -2.416
  Total Negative Slack:                -160.096
  No. of Violating Paths:                    78
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   2.643
  Critical Path Slack:                    5.035
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   1.292
  Critical Path Slack:                   -0.395
  Total Negative Slack:                  -0.918
  No. of Violating Paths:                     3
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   1.464
  Critical Path Slack:                    0.181
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   2.084
  Critical Path Slack:                    0.399
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'ate_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           15
  Critical Path Length:                   7.397
  Critical Path Slack:                    7.139
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_pclk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   4.338
  Critical Path Slack:                    3.349
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sdram' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   4.580
  Critical Path Slack:                   -0.124
  Total Negative Slack:                  -0.218
  No. of Violating Paths:                     2
  ---------------------------------------------

  Timing Path Group 'group_sys' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   5.228
  Critical Path Slack:                    5.253
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   3.313
  Critical Path Slack:                    0.133
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3295
  Leaf Cell Count:                        48424
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              68088.555
  Total cell area:                   390720.500
  Design Area:                       458809.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           191958
  max_capacitance Count:                     99
  min_capacitance Count:                     16
  max_transition Count:                      29
  max_capacitance Cost:                -800.614
  min_capacitance Cost:                  -1.424
  max_transition Cost:                   -0.828
  Total DRC Cost:                      -802.866
  ---------------------------------------------

1
