$date
	Wed Jun 28 22:03:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cmosnot_test $end
$var wire 1 ! f $end
$var reg 1 " a $end
$scope module not_1 $end
$var wire 1 " a $end
$var wire 1 ! f $end
$var wire 1 # gnd $end
$var wire 1 $ vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
1"
0!
$end
#1
1!
0"
#2
0!
1"
#3
