
---------- Begin Simulation Statistics ----------
final_tick                               2542231494500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190741                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   190740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.00                       # Real time elapsed on the host
host_tick_rate                              555453156                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196855                       # Number of instructions simulated
sim_ops                                       4196855                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012222                       # Number of seconds simulated
sim_ticks                                 12221649500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.560350                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  383708                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               744192                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2633                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            124828                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            960575                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25761                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          214680                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           188919                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1170700                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73171                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30724                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196855                       # Number of instructions committed
system.cpu.committedOps                       4196855                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.820906                       # CPI: cycles per instruction
system.cpu.discardedOps                        340705                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621077                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1484411                       # DTB hits
system.cpu.dtb.data_misses                       8525                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419079                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       879831                       # DTB read hits
system.cpu.dtb.read_misses                       7648                       # DTB read misses
system.cpu.dtb.write_accesses                  201998                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604580                       # DTB write hits
system.cpu.dtb.write_misses                       877                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18315                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3732414                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1187960                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           694693                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17104265                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171795                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1015748                       # ITB accesses
system.cpu.itb.fetch_acv                          403                       # ITB acv
system.cpu.itb.fetch_hits                     1010197                       # ITB hits
system.cpu.itb.fetch_misses                      5551                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11262354500     92.12%     92.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9437500      0.08%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19587500      0.16%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               934618500      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12225998000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8209239500     67.15%     67.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4016758500     32.85%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24429499                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85405      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541995     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839517     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592663     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196855                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7325234                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318883                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22734955                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22734955                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22734955                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22734955                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116589.512821                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116589.512821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116589.512821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116589.512821                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12970990                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12970990                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12970990                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12970990                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66517.897436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66517.897436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66517.897436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66517.897436                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66665.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66665.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22384958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22384958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116588.322917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116588.322917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12770993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12770993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66515.588542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66515.588542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.288871                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539718202000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.288871                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205554                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205554                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131189                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34896                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89158                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34564                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28975                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28975                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41335                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11445824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11445824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722041                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18179129                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160473                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002723                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052113                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160036     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160473                       # Request fanout histogram
system.membus.reqLayer0.occupancy              356500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838476538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378274250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475817750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5739712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10239232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5739712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5739712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34896                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469634807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368159797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837794604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469634807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469634807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182736708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182736708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182736708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469634807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368159797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020531312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000177850250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114307                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159988                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123837                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159988                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123837                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10679                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2111                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5807                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2037674250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4837218000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13647.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32397.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105839                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82196                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159988                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123837                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.030050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.560765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.363192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35035     42.23%     42.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24712     29.79%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10172     12.26%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4757      5.73%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2382      2.87%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1480      1.78%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          972      1.17%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          617      0.74%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2836      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82963                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.939770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.357387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.544638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1360     18.16%     18.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5633     75.23%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           307      4.10%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.19%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.52%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            17      0.23%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6656     88.90%     88.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.12%     90.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              502      6.70%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              182      2.43%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               53      0.71%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7487                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9555776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  683456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7788800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10239232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7925568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       781.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12221644500                       # Total gap between requests
system.mem_ctrls.avgGap                      43060.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5089024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7788800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416394202.762892186642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365478653.270166158676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637295317.624678969383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89683                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123837                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2580249250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256968750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299779314750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28770.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32102.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2420757.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318793860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169420185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569479260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315768240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5339714400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7874058105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.271308                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    457487000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11356222500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273640500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145424400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496587000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319474440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5281454130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245573280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7726523910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.199762                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    583259750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11230449750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003955                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12214449500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1736897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1736897                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1736897                       # number of overall hits
system.cpu.icache.overall_hits::total         1736897                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89749                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89749                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89749                       # number of overall misses
system.cpu.icache.overall_misses::total         89749                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5513985500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5513985500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5513985500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5513985500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1826646                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1826646                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1826646                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1826646                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049133                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049133                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049133                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049133                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61437.848890                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61437.848890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61437.848890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61437.848890                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89158                       # number of writebacks
system.cpu.icache.writebacks::total             89158                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89749                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5424237500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5424237500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5424237500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5424237500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049133                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049133                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049133                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049133                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60437.860032                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60437.860032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60437.860032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60437.860032                       # average overall mshr miss latency
system.cpu.icache.replacements                  89158                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1736897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1736897                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89749                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89749                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5513985500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5513985500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1826646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1826646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61437.848890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61437.848890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5424237500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5424237500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60437.860032                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60437.860032                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.827239                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1788944                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89236                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.047335                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.827239                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3743040                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3743040                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1340388                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1340388                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1340388                       # number of overall hits
system.cpu.dcache.overall_hits::total         1340388                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106011                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106011                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106011                       # number of overall misses
system.cpu.dcache.overall_misses::total        106011                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6788161000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6788161000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6788161000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6788161000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1446399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1446399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1446399                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1446399                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073293                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073293                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073293                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073293                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64032.609824                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64032.609824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64032.609824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64032.609824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34720                       # number of writebacks
system.cpu.dcache.writebacks::total             34720                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36573                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36573                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4418007500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4418007500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4418007500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4418007500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048008                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63625.212420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63625.212420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63625.212420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63625.212420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69281                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809377                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809377                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3312961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3312961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       858974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       858974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66797.608726                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66797.608726                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2695544500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2695544500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66638.924598                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66638.924598                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475200000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475200000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61601.730067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61601.730067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722463000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722463000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59419.863392                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59419.863392                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64265500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64265500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079013                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079013                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72698.529412                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72698.529412                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63381500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63381500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079013                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079013                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71698.529412                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71698.529412                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542231494500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.295669                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1401713                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69281                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.232286                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.295669                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3007723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3007723                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2604259999500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 250199                       # Simulator instruction rate (inst/s)
host_mem_usage                                 756032                       # Number of bytes of host memory used
host_op_rate                                   250199                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   152.67                       # Real time elapsed on the host
host_tick_rate                              391167933                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38196645                       # Number of instructions simulated
sim_ops                                      38196645                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059718                       # Number of seconds simulated
sim_ticks                                 59717773000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.692763                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2730389                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4286812                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             125929                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            612979                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4877345                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             130504                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          725385                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           594881                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6908430                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1133526                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        91268                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33260543                       # Number of instructions committed
system.cpu.committedOps                      33260543                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.532739                       # CPI: cycles per instruction
system.cpu.discardedOps                       3424097                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6463575                       # DTB accesses
system.cpu.dtb.data_acv                            59                       # DTB access violations
system.cpu.dtb.data_hits                      9725664                       # DTB hits
system.cpu.dtb.data_misses                      16162                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3662045                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                      5515029                       # DTB read hits
system.cpu.dtb.read_misses                      14582                       # DTB read misses
system.cpu.dtb.write_accesses                 2801530                       # DTB write accesses
system.cpu.dtb.write_acv                           34                       # DTB write access violations
system.cpu.dtb.write_hits                     4210635                       # DTB write hits
system.cpu.dtb.write_misses                      1580                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4614114                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           27553339                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           8000435                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4524047                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63190762                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283067                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10604310                       # ITB accesses
system.cpu.itb.fetch_acv                         1054                       # ITB acv
system.cpu.itb.fetch_hits                    10600160                       # ITB hits
system.cpu.itb.fetch_misses                      4150                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   327      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15723     27.95%     28.56% # number of callpals executed
system.cpu.kern.callpal::rdps                     724      1.29%     29.84% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.84% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.85% # number of callpals executed
system.cpu.kern.callpal::rti                     1602      2.85%     32.69% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.56% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.57% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.43%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56248                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63510                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6972     39.81%     39.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.71%     40.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      61      0.35%     40.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10353     59.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17511                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6601     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.93%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       61      0.46%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6601     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13388                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              50411067500     84.41%     84.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               234640000      0.39%     84.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                76873500      0.13%     84.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8997296000     15.07%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          59719877000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946787                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637593                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764548                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1100                      
system.cpu.kern.mode_good::user                  1077                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1881                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1077                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  48                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.584795                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.479167                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731870                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33347006000     55.84%     55.84% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24749811000     41.44%     97.28% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1623060000      2.72%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      327                       # number of times the context was actually changed
system.cpu.numCycles                        117500802                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328071      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18477783     55.55%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533715      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282164      3.85%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4457442     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429546     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771717      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           772002      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184584      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33260543                       # Class of committed instruction
system.cpu.quiesceCycles                      1934744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        54310040                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          751                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       757644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1514681                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15474528040                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15474528040                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15474528040                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15474528040                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118024.360971                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118024.360971                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118024.360971                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118024.360971                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           784                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   34                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    23.058824                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8911514279                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8911514279                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8911514279                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8911514279                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67968.197501                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67968.197501                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67968.197501                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67968.197501                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35765381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35765381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 120422.158249                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120422.158249                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20915381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20915381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 70422.158249                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70422.158249                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15438762659                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15438762659                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118018.917097                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118018.917097                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8890598898                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8890598898                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67962.626116                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67962.626116                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             517039                       # Transaction distribution
system.membus.trans_dist::WriteReq               2244                       # Transaction distribution
system.membus.trans_dist::WriteResp              2244                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267328                       # Transaction distribution
system.membus.trans_dist::WritebackClean       363983                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125723                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               34                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110768                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110768                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         363984                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151533                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           48                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1091935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1091935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       785977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       793509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2147680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46588864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46588864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25504832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25512497                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80474225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              354                       # Total snoops (count)
system.membus.snoopTraffic                      19584                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            760901                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001045                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032307                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  760106     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     795      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              760901                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7072000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4110522101                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1659128                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1408030500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1911568500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23293952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16768064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40062656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23293952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23293952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17108992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17108992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          363968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          262001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              625979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267328                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267328                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         390067326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         280788502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide          10717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             670866544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    390067326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        390067326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      286497489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            286497489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      286497489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        390067326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        280788502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide         10717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            957364033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    563888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    271239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001389439750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34508                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34508                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1543288                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             532613                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      625979                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     630974                       # Number of write requests accepted
system.mem_ctrls.readBursts                    625979                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   630974                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  94792                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 67086                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            51061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30573                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7392536000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2655935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17352292250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13917.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32667.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       512                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   384109                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  416900                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                625979                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               630974                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  495143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       294080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.329053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.075397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.700871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       121059     41.17%     41.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        84114     28.60%     69.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34332     11.67%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14726      5.01%     86.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8744      2.97%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4909      1.67%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3004      1.02%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2403      0.82%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20789      7.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       294080                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.393271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.885675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8385     24.30%     24.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4324     12.53%     36.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18467     53.52%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1542      4.47%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           647      1.87%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           378      1.10%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           206      0.60%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           157      0.45%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           100      0.29%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            75      0.22%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            62      0.18%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            31      0.09%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           32      0.09%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           21      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           13      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           21      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           16      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           20      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34508                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.340964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.307312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.521079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         34096     98.81%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           366      1.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            23      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             7      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34508                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33995968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6066688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36089216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40062656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40382336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       569.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       604.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    670.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    676.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59717773000                       # Total gap between requests
system.mem_ctrls.avgGap                      47509.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17359296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16636032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36089216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 290688937.780717313290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 278577568.523863077164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 10717.077477085422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 604329568.686360716820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       363968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       262001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       630974                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9160528000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8190422750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1341500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1512033406000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25168.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31261.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    134150.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2396348.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1133460720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            602441070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2006118660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1518007320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4714288800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24306865680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2463546240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36744728490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.306410                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6170938500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1994200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51554876500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            966377580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            513638070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1786849260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1425691620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4714288800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24459170250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2335564800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        36201580380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.211159                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5830895250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1994200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51895635750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133060                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133060                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269758                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7665                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               831000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5288000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683194040                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5507500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              555500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     2714488.950276                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    36161000.037975                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       212000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    688794500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     61045860000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    982645000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14269044                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14269044                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14269044                       # number of overall hits
system.cpu.icache.overall_hits::total        14269044                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       363984                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         363984                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       363984                       # number of overall misses
system.cpu.icache.overall_misses::total        363984                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20541277000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20541277000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20541277000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20541277000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14633028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14633028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14633028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14633028                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024874                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024874                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024874                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024874                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56434.560310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56434.560310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56434.560310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56434.560310                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       363983                       # number of writebacks
system.cpu.icache.writebacks::total            363983                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       363984                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       363984                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       363984                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       363984                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20177293000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20177293000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20177293000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20177293000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024874                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024874                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024874                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024874                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55434.560310                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55434.560310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55434.560310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55434.560310                       # average overall mshr miss latency
system.cpu.icache.replacements                 363983                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14269044                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14269044                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       363984                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        363984                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20541277000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20541277000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14633028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14633028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56434.560310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56434.560310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       363984                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       363984                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20177293000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20177293000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55434.560310                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55434.560310                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999815                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14678906                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            363983                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.328548                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999815                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29630040                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29630040                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9101120                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9101120                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9101120                       # number of overall hits
system.cpu.dcache.overall_hits::total         9101120                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       368027                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         368027                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       368027                       # number of overall misses
system.cpu.dcache.overall_misses::total        368027                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23333458500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23333458500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23333458500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23333458500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9469147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9469147                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9469147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9469147                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038866                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038866                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038866                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038866                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63401.485489                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63401.485489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63401.485489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63401.485489                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136512                       # number of writebacks
system.cpu.dcache.writebacks::total            136512                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107871                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107871                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107871                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107871                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       260156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       260156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       260156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       260156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3766                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3766                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16316656500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16316656500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16316656500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16316656500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256505500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256505500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027474                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027474                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027474                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027474                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62718.739910                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62718.739910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62718.739910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62718.739910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68110.860329                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68110.860329                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 261938                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5231732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5231732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       152806                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152806                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10135465000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10135465000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5384538                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5384538                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66328.972684                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66328.972684                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149364                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149364                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9764983000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9764983000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256505500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256505500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65377.085509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65377.085509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168531.865966                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168531.865966                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3869388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3869388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13197993500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13197993500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61322.981958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61322.981958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104429                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104429                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2244                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2244                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6551673500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6551673500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59134.896924                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59134.896924                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106830                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106830                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    144940500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    144940500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017384                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017384                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76688.095238                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76688.095238                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    142471000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142471000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017311                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017311                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75701.912859                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75701.912859                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62028505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.598044                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9352768                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            262004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.697043                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.598044                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999607                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999607                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19634904                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19634904                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3052747446000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279847                       # Simulator instruction rate (inst/s)
host_mem_usage                                 764224                       # Number of bytes of host memory used
host_op_rate                                   279847                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1619.02                       # Real time elapsed on the host
host_tick_rate                              277011064                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   453078932                       # Number of instructions simulated
sim_ops                                     453078932                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.448487                       # Number of seconds simulated
sim_ticks                                448487446500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.035548                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                31937964                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             40409619                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              17215                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8415026                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          49635741                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             397699                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1958555                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1560856                       # Number of indirect misses.
system.cpu.branchPred.lookups                57999063                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2761830                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       164012                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   414882287                       # Number of instructions committed
system.cpu.committedOps                     414882287                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.126884                       # CPI: cycles per instruction
system.cpu.discardedOps                      25687491                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                117090033                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                    119463054                       # DTB hits
system.cpu.dtb.data_misses                     236331                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 84889254                       # DTB read accesses
system.cpu.dtb.read_acv                           126                       # DTB read access violations
system.cpu.dtb.read_hits                     85628371                       # DTB read hits
system.cpu.dtb.read_misses                     203724                       # DTB read misses
system.cpu.dtb.write_accesses                32200779                       # DTB write accesses
system.cpu.dtb.write_acv                            3                       # DTB write access violations
system.cpu.dtb.write_hits                    33834683                       # DTB write hits
system.cpu.dtb.write_misses                     32607                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            77975633                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          261412205                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         103483630                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         39414826                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       285774991                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.470171                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               126849167                       # ITB accesses
system.cpu.itb.fetch_acv                          663                       # ITB acv
system.cpu.itb.fetch_hits                   126841919                       # ITB hits
system.cpu.itb.fetch_misses                      7248                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   275      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17582     18.45%     18.74% # number of callpals executed
system.cpu.kern.callpal::rdps                    1118      1.17%     19.92% # number of callpals executed
system.cpu.kern.callpal::rti                     2126      2.23%     22.15% # number of callpals executed
system.cpu.kern.callpal::callsys                  452      0.47%     22.62% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     22.62% # number of callpals executed
system.cpu.kern.callpal::rdunique               73725     77.38%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  95281                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     180926                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       60                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7399     36.65%     36.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      19      0.09%     36.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     460      2.28%     39.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12309     60.97%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                20187                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7398     48.43%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       19      0.12%     48.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      460      3.01%     51.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7399     48.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15276                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             439502518000     98.00%     98.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                38597500      0.01%     98.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               636783500      0.14%     98.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8304170000      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         448482069000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999865                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.601105                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.756725                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2097                      
system.cpu.kern.mode_good::user                  2088                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2379                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2088                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.881463                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.933853                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        25312517000      5.64%      5.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         415579339000     92.66%     98.31% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7583293000      1.69%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      275                       # number of times the context was actually changed
system.cpu.numCycles                        882406519                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        60                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            29054528      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu               204437528     49.28%     56.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                1452220      0.35%     56.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              42454490     10.23%     66.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               9583413      2.31%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               1823740      0.44%     69.61% # Class of committed instruction
system.cpu.op_class_0::FloatMult              9619042      2.32%     71.93% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.93% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                904335      0.22%     72.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               220044      0.05%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::MemRead               53815674     12.97%     85.17% # Class of committed instruction
system.cpu.op_class_0::MemWrite              28684644      6.91%     92.09% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          27093082      6.53%     98.62% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4728362      1.14%     99.76% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1011185      0.24%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                414882287                       # Class of committed instruction
system.cpu.quiesceCycles                     14568374                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       596631528                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   786432                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                         99                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          170                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2908898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5817759                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12321                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12321                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12321                       # number of overall misses
system.iocache.overall_misses::total            12321                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1450379132                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1450379132                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1450379132                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1450379132                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12321                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12321                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12321                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12321                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117716.024024                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117716.024024                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117716.024024                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117716.024024                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12288                       # number of writebacks
system.iocache.writebacks::total                12288                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12321                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12321                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12321                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12321                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    833640974                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    833640974                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    833640974                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    833640974                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67660.171577                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67660.171577                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67660.171577                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67660.171577                       # average overall mshr miss latency
system.iocache.replacements                     12321                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           33                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               33                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3857483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3857483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           33                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             33                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116893.424242                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116893.424242                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           33                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2207483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2207483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66893.424242                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66893.424242                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12288                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12288                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1446521649                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1446521649                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12288                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12288                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117718.233154                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117718.233154                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12288                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12288                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    831433491                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    831433491                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67662.230713                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67662.230713                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12337                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12337                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               110889                       # Number of tag accesses
system.iocache.tags.data_accesses              110889                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 207                       # Transaction distribution
system.membus.trans_dist::ReadResp            1950156                       # Transaction distribution
system.membus.trans_dist::WriteReq                776                       # Transaction distribution
system.membus.trans_dist::WriteResp               776                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1408098                       # Transaction distribution
system.membus.trans_dist::WritebackClean       447122                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1053639                       # Transaction distribution
system.membus.trans_dist::ReadExReq            946623                       # Transaction distribution
system.membus.trans_dist::ReadExResp           946623                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         447123                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1502827                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12288                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1341299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1341299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7348222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7350190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8716131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       786432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     57227264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     57227264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4779                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    246092800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    246097579                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               304111275                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              128                       # Total snoops (count)
system.membus.snoopTraffic                       8192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2909844                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000058                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007643                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2909674     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2909844                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2127500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13906662859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             182733                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        13014709000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2358109249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       28611456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      156760960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          185372416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     28611456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28611456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     90118272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        90118272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          447054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2449390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2896444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1408098                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1408098                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63795444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         349532548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             413327993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63795444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63795444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      200938226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            200938226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      200938226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63795444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        349532548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            614266219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1728649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    353469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2230741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011716042500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       105526                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       105526                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6995262                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1625221                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2896444                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1855122                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2896444                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1855122                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 312234                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                126473                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            179911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            122910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            148238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            176381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            227154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            131694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            136814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            158888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            181071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            132851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           162183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           147807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           222269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           143165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           147341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           165533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            139220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            115267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            139744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            140263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             80330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             86098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            112756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            102144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             79284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           141402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            89925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           102004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           122165                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30795122750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12921050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             79249060250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11916.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30666.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        39                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1895779                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1317900                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2896444                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1855122                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2489816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   91315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  95415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 105724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 107522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 106489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 106298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 105966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 105676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 105744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 105692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    113                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1099162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.119074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.984826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.659180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       434582     39.54%     39.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       308439     28.06%     67.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       117486     10.69%     78.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62352      5.67%     83.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52458      4.77%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20035      1.82%     90.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13107      1.19%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10455      0.95%     92.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        80248      7.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1099162                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       105526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.488723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.279510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        105268     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          197      0.19%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           43      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        105526                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       105526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.381157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.358301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.058279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        104638     99.16%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           877      0.83%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        105526                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              165389440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19982976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               110632832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               185372416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            118727808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       368.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       246.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    413.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    264.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  448487385000                       # Total gap between requests
system.mem_ctrls.avgGap                      94387.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     22622016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    142767424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    110632832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50440689.425183273852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 318330925.679544091225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 246679885.609685629606                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       447054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2449390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1855122                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11690590750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  67558469500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10947705279500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26150.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27581.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5901339.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4129197660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2194701630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9297850800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4299536520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     35402649360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     151374678270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44745766080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       251444380320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.649762                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 114663854250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14975740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 318847852250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3718869000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1976618160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9153408600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4723953840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     35402649360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     149950529850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      45945048960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       250871077770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.371460                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 117754936000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14975740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 315756770500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  240                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 240                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13064                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13064                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1966                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24642                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24642                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   26608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           34                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4779                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       786696                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       786696                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   791475                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1246500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12354000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64193132                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              779500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               51000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 120                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            60                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     121436941.666667                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    316813870.425337                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           60    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974218000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              60                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    441201230000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7286216500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    128247198                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        128247198                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    128247198                       # number of overall hits
system.cpu.icache.overall_hits::total       128247198                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       447122                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         447122                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       447122                       # number of overall misses
system.cpu.icache.overall_misses::total        447122                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25834764000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25834764000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25834764000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25834764000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    128694320                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    128694320                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    128694320                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    128694320                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003474                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003474                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003474                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003474                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57780.122651                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57780.122651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57780.122651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57780.122651                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       447122                       # number of writebacks
system.cpu.icache.writebacks::total            447122                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       447122                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       447122                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       447122                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       447122                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  25387642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  25387642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  25387642000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  25387642000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003474                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003474                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003474                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003474                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56780.122651                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56780.122651                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56780.122651                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56780.122651                       # average overall mshr miss latency
system.cpu.icache.replacements                 447122                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    128247198                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       128247198                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       447122                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        447122                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25834764000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25834764000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    128694320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    128694320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57780.122651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57780.122651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       447122                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       447122                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  25387642000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  25387642000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56780.122651                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56780.122651                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           128706459                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            447634                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            287.526102                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         257835762                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        257835762                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    107143947                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        107143947                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    107143947                       # number of overall hits
system.cpu.dcache.overall_hits::total       107143947                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3297849                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3297849                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3297849                       # number of overall misses
system.cpu.dcache.overall_misses::total       3297849                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 198251798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 198251798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 198251798000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 198251798000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    110441796                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110441796                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    110441796                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110441796                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029861                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029861                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029861                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029861                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60115.486792                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60115.486792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60115.486792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60115.486792                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1395810                       # number of writebacks
system.cpu.dcache.writebacks::total           1395810                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       851151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       851151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       851151                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       851151                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2446698                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2446698                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2446698                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2446698                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          983                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          983                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 142886924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 142886924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 142886924000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 142886924000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     34396500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     34396500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022154                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022154                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022154                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022154                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58399.902236                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58399.902236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58399.902236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58399.902236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 34991.353001                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 34991.353001                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2449416                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     75539801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        75539801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1594796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1594796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  93037849500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  93037849500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     77134597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     77134597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020675                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020675                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58338.401589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58338.401589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        94620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        94620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1500176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1500176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          207                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          207                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  86023457000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  86023457000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     34396500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     34396500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57342.243177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57342.243177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 166166.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 166166.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     31604146                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       31604146                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1703053                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1703053                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 105213948500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 105213948500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     33307199                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     33307199                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.051132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.051132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61779.609032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61779.609032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       756531                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       756531                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       946522                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       946522                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          776                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          776                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  56863467000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  56863467000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60076.223268                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60076.223268                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        69991                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        69991                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2722                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2722                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    205600500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    205600500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        72713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        72713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037435                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037435                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75532.880235                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75532.880235                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2721                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2721                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    202822500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    202822500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037421                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037421                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74539.691290                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74539.691290                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        72623                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        72623                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        72623                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        72623                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 448487446500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           109993307                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2450440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.887166                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          518                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          275                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         223623680                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        223623680                       # Number of data accesses

---------- End Simulation Statistics   ----------
