// Seed: 758337865
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wor id_8
);
  assign id_4 = -1 & 1;
endmodule
module module_1 #(
    parameter id_0  = 32'd35,
    parameter id_10 = 32'd86
) (
    input supply1 _id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8
);
  parameter id_10 = -1 == 1;
  wire id_11;
  logic [id_0 : id_10] id_12;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_6,
      id_2,
      id_4,
      id_5,
      id_7,
      id_7,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
