[
 {
  "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/DVP_Capture/DVP_Capture_tb.v",
  "InstLine" : 20,
  "InstName" : "DVP_Capture_tb",
  "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/DVP_Capture/DVP_Capture_tb.v",
  "ModuleLine" : 20,
  "ModuleName" : "DVP_Capture_tb",
  "SubInsts" : [
   {
    "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/DVP_Capture/DVP_Capture_tb.v",
    "InstLine" : 36,
    "InstName" : "DVP_Capture",
    "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/DVP_Capture/DVP_Capture.v",
    "ModuleLine" : 18,
    "ModuleName" : "DVP_Capture"
   }
  ]
 },
 {
  "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/RAM_based_shift_reg_top/RAM_based_shift_reg_top.v",
  "InstLine" : 976,
  "InstName" : "RAM_based_shift_reg_top",
  "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/RAM_based_shift_reg_top/RAM_based_shift_reg_top.v",
  "ModuleLine" : 976,
  "ModuleName" : "RAM_based_shift_reg_top",
  "SubInsts" : [
   {
    "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/RAM_based_shift_reg_top/RAM_based_shift_reg_top.v",
    "InstLine" : 989,
    "InstName" : "u_RAM_based_shift_reg",
    "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/RAM_based_shift_reg_top/RAM_based_shift_reg_top.v",
    "ModuleLine" : 10,
    "ModuleName" : "~RAM_based_shift_reg.RAM_based_shift_reg_top"
   }
  ]
 },
 {
  "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/top.v",
    "InstLine" : 73,
    "InstName" : "ddr_PLL_inst",
    "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/gowin_pll/ddr_pll.v",
    "ModuleLine" : 10,
    "ModuleName" : "ddr_PLL"
   },
   {
    "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/top.v",
    "InstLine" : 101,
    "InstName" : "ddr3_ctrl_2port",
    "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/ddr3_ctrl_2port/ddr3_ctrl_2port.v",
    "ModuleLine" : 1,
    "ModuleName" : "ddr3_ctrl_2port",
    "SubInsts" : [
     {
      "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/ddr3_ctrl_2port/ddr3_ctrl_2port.v",
      "InstLine" : 55,
      "InstName" : "fifo_ddr3_adapter",
      "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/ddr3_ctrl_2port/fifo_ddr3_adapter.v",
      "ModuleLine" : 2,
      "ModuleName" : "fifo_ddr3_adapter",
      "SubInsts" : [
       {
        "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/ddr3_ctrl_2port/fifo_ddr3_adapter.v",
        "InstLine" : 332,
        "InstName" : "rd_data_fifo",
        "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/fifo_top/rd_data_fifo.v",
        "ModuleLine" : 2025,
        "ModuleName" : "rd_data_fifo",
        "SubInsts" : [
         {
          "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/fifo_top/rd_data_fifo.v",
          "InstLine" : 2056,
          "InstName" : "fifo_inst",
          "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/fifo_top/rd_data_fifo.v",
          "ModuleLine" : 13,
          "ModuleName" : "~fifo.rd_data_fifo"
         }
        ]
       },
       {
        "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/ddr3_ctrl_2port/fifo_ddr3_adapter.v",
        "InstLine" : 348,
        "InstName" : "wr_data_fifo",
        "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/fifo_top/wr_data_fifo.v",
        "ModuleLine" : 851,
        "ModuleName" : "wr_data_fifo",
        "SubInsts" : [
         {
          "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/fifo_top/wr_data_fifo.v",
          "InstLine" : 882,
          "InstName" : "fifo_inst",
          "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/fifo_top/wr_data_fifo.v",
          "ModuleLine" : 13,
          "ModuleName" : "~fifo.wr_data_fifo"
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/ddr3_ctrl_2port/ddr3_ctrl_2port.v",
      "InstLine" : 85,
      "InstName" : "your_instance_name",
      "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/ddr3_memory_interface/ddr3_memory_interface.v",
      "ModuleLine" : 31486,
      "ModuleName" : "DDR3_Memory_Interface_Top",
      "SubInsts" : [
       {
        "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/ddr3_memory_interface/ddr3_memory_interface.v",
        "InstLine" : 31571,
        "InstName" : "gw3_top",
        "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/ddr3_memory_interface/ddr3_memory_interface.v",
        "ModuleLine" : 10,
        "ModuleName" : "~GW_DDR3_PHY_MC.DDR3_Memory_Interface_Top"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/top.v",
    "InstLine" : 153,
    "InstName" : "hdmi_PLL_inst",
    "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/gowin_pll/hdmi_pll.v",
    "ModuleLine" : 10,
    "ModuleName" : "hdmi_PLL"
   },
   {
    "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/top.v",
    "InstLine" : 162,
    "InstName" : "u_Reset_Sync",
    "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/reset.v",
    "ModuleLine" : 1,
    "ModuleName" : "Reset_Sync"
   },
   {
    "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/top.v",
    "InstLine" : 187,
    "InstName" : "disp_driver0",
    "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/video-misc/disp_driver.v",
    "ModuleLine" : 3,
    "ModuleName" : "disp_driver",
    "SubInsts" : [
     {
      "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/video-misc/disp_driver.v",
      "InstLine" : 61,
      "InstName" : "video_timing_ctrl_inst0",
      "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/video-misc/video_timing_ctrl.v",
      "ModuleLine" : 3,
      "ModuleName" : "video_timing_ctrl"
     }
    ]
   },
   {
    "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/top.v",
    "InstLine" : 205,
    "InstName" : "dvi_tx_top_inst",
    "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_top.v",
    "ModuleLine" : 1,
    "ModuleName" : "dvi_tx_top",
    "SubInsts" : [
     {
      "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_top.v",
      "InstLine" : 37,
      "InstName" : "gen_enc[0].dvi_tx_tmds_enc_inst",
      "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_tmds_enc.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_tmds_enc"
     },
     {
      "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_top.v",
      "InstLine" : 48,
      "InstName" : "gen_enc[0].dvi_tx_tmds_phy_inst",
      "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_tmds_phy.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_tmds_phy"
     },
     {
      "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_top.v",
      "InstLine" : 37,
      "InstName" : "gen_enc[1].dvi_tx_tmds_enc_inst",
      "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_tmds_enc.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_tmds_enc"
     },
     {
      "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_top.v",
      "InstLine" : 48,
      "InstName" : "gen_enc[1].dvi_tx_tmds_phy_inst",
      "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_tmds_phy.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_tmds_phy"
     },
     {
      "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_top.v",
      "InstLine" : 37,
      "InstName" : "gen_enc[2].dvi_tx_tmds_enc_inst",
      "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_tmds_enc.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_tmds_enc"
     },
     {
      "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_top.v",
      "InstLine" : 48,
      "InstName" : "gen_enc[2].dvi_tx_tmds_phy_inst",
      "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_tmds_phy.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_tmds_phy"
     },
     {
      "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_top.v",
      "InstLine" : 60,
      "InstName" : "clock_phy",
      "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/dvi-tx/dvi_tx_clk_drv.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_clk_drv"
     }
    ]
   },
   {
    "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/top.v",
    "InstLine" : 237,
    "InstName" : "CAMERA_PLL",
    "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/gowin_pll/camera_pll.v",
    "ModuleLine" : 10,
    "ModuleName" : "CAMERA_PLL"
   },
   {
    "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/top.v",
    "InstLine" : 256,
    "InstName" : "camera_init",
    "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/camera_init/camera_init.v",
    "ModuleLine" : 18,
    "ModuleName" : "camera_init",
    "SubInsts" : [
     {
      "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/camera_init/camera_init.v",
      "InstLine" : 81,
      "InstName" : "ov5640_init_table_rgb_inst",
      "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/camera_init/ov5640_init_table_rgb.v",
      "ModuleLine" : 18,
      "ModuleName" : "ov5640_init_table_rgb"
     },
     {
      "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/camera_init/camera_init.v",
      "InstLine" : 134,
      "InstName" : "i2c_control",
      "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/camera_init/i2c_control/i2c_control.v",
      "ModuleLine" : 18,
      "ModuleName" : "i2c_control",
      "SubInsts" : [
       {
        "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/camera_init/i2c_control/i2c_control.v",
        "InstLine" : 65,
        "InstName" : "i2c_bit_shift",
        "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/camera_init/i2c_control/i2c_bit_shift.v",
        "ModuleLine" : 18,
        "ModuleName" : "i2c_bit_shift"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/top.v",
    "InstLine" : 268,
    "InstName" : "DVP_Capture",
    "ModuleFile" : "D:/Desktop/match/FPGA/git/FPGA_ISP_10_5/remake/src/DVP_Capture/DVP_Capture.v",
    "ModuleLine" : 18,
    "ModuleName" : "DVP_Capture"
   }
  ]
 }
]