$date
   Sat Mar 30 17:11:28 2024
$end

$version
  2023.2
  $dumpfile ("dump.vcd") 
$end

$timescale
  1ps
$end

$scope module module_testbench $end
$var reg 8 ! data [7:0] $end
$var reg 6 " addr [5:0] $end
$var reg 1 # we $end
$var reg 1 $ clk $end
$var wire 8 % q [7:0] $end
$upscope $end
$scope module glbl $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
b1 !
b0 "
1#
1$
bx %
$end

#5000
0$

#10000
b10 !
b1 "
1$

#15000
0$

#20000
b11 !
b10 "
1$

#25000
0$

#30000
b0 "
0#
1$
b1 %

#35000
0$

#40000
b1 "
1$
b10 %

#45000
0$

#50000
b10 "
1$
b11 %

#55000
0$

#60000
b100 !
b1 "
1#
1$

#65000
0$

#70000
0#
1$
b100 %

#75000
0$

#80000
b11 "
1$
bx %

#85000
0$
