<module name="DSS0_DISPC_0_COMMON_S1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="DISPC_0_COMMON_S1_DISPC_IRQSTATUS_RAW" acronym="DISPC_0_COMMON_S1_DISPC_IRQSTATUS_RAW" offset="0x28" width="32" description="RAW Interrupt status. Raw status is set even if interrupt is not enabled. Write 1 to set the RAW status">
		<bitfield id="DUMMY_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Dummy IRQ STATUS- Reserved for future use" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="DUMMY1_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Dummy IRQ STATUS- Reserved for future use" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="WB_IRQ" width="1" begin="14" end="14" resetval="0x0" description="WB IRQ STATUS. Register indicates the WB pipeline interrupt events, if WB pipeline is present" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="VID_IRQ" width="4" begin="7" end="4" resetval="0x0" description="VID IRQ STATUS. Register indicates the Video pipeline[s] interrupt events. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2" range="7 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="VP_IRQ" width="4" begin="3" end="0" resetval="0x0" description="VP[3:0] IRQ STATUS. Register indicates the Video Port[s] interrupt events" range="3 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="DISPC_0_COMMON_S1_DISPC_IRQSTATUS" acronym="DISPC_0_COMMON_S1_DISPC_IRQSTATUS" offset="0x2C" width="32" description="Interrupt status. Enabled status, isn't set unless event is enabled. Write 1 to clear the status after interrupt has been serviced. RAW status also gets cleared, i.e. even if not enabled">
		<bitfield id="DUMMY_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Dummy IRQ STATUS-Reserved for future use" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="DUMMY1_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Dummy IRQ STATUS-Reserved for future use" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="WB_IRQ" width="1" begin="14" end="14" resetval="0x0" description="WB IRQ STATUS. Register indicates the WB pipeline interrupt events, if WB pipeline is present" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="VID_IRQ" width="4" begin="7" end="4" resetval="0x0" description="VID IRQ STATUS. Register indicates the Video pipeline[s] interrupt events. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2" range="7 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="VP_IRQ" width="4" begin="3" end="0" resetval="0x0" description="VP IRQ STATUS. Register indicates the Video Port[s] interrupt events" range="3 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_S1_DISPC_IRQENABLE_SET" acronym="DISPC_0_COMMON_S1_DISPC_IRQENABLE_SET" offset="0x30" width="32" description="SET Interrupt enable.  Write 1 to set interrupt enable. Readout equal to corresponding _CLR register">
		<bitfield id="SET_DUMMY_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Dummy IRQ" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="SET_DUMMY1_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Dummy IRQ" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="SET_WB_IRQ" width="1" begin="14" end="14" resetval="0x0" description="WB IRQ, if WB pipeline is present" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="SET_VID_IRQ" width="4" begin="7" end="4" resetval="0x0" description="VID IRQ. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2" range="7 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="SET_VP_IRQ" width="4" begin="3" end="0" resetval="0x0" description="VP IRQ" range="3 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="DISPC_0_COMMON_S1_DISPC_IRQENABLE_CLR" acronym="DISPC_0_COMMON_S1_DISPC_IRQENABLE_CLR" offset="0x34" width="32" description="CLR Interrupt enable.  Write 1 to clear interrupt enable">
		<bitfield id="CLR_DUMMY_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Dummy IRQ" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="CLR_DUMMY1_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Dummy IRQ" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="CLR_WB_IRQ" width="1" begin="14" end="14" resetval="0x0" description="WB IRQ, if WB pipeline is present" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="CLR_VID_IRQ" width="4" begin="7" end="4" resetval="0x0" description="VID IRQ. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2" range="7 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="CLR_VP_IRQ" width="4" begin="3" end="0" resetval="0x0" description="VP IRQ" range="3 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VID_IRQENABLE_0" acronym="DISPC_0_COMMON_S1_VID_IRQENABLE_0" offset="0x38" width="32" description="This register allows to mask/unmask the VID internal sources of interrupt, on an event-by-event basis. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2">
		<bitfield id="FBDC_ILLEGALTILEREQ_EN" width="1" begin="4" end="4" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="4" rwaccess="R/W"/> 
		<bitfield id="FBDC_CORRUPTTILE_EN" width="1" begin="3" end="3" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="3" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W"/> 
		<bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VID_IRQENABLE_1" acronym="DISPC_0_COMMON_S1_VID_IRQENABLE_1" offset="0x3C" width="32" description="This register allows to mask/unmask the VID internal sources of interrupt, on an event-by-event basis. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2">
		<bitfield id="FBDC_ILLEGALTILEREQ_EN" width="1" begin="4" end="4" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="4" rwaccess="R/W"/> 
		<bitfield id="FBDC_CORRUPTTILE_EN" width="1" begin="3" end="3" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="3" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W"/> 
		<bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VID_IRQENABLE_2" acronym="DISPC_0_COMMON_S1_VID_IRQENABLE_2" offset="0x40" width="32" description="This register allows to mask/unmask the VID internal sources of interrupt, on an event-by-event basis. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2">
		<bitfield id="FBDC_ILLEGALTILEREQ_EN" width="1" begin="4" end="4" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="4" rwaccess="R/W"/> 
		<bitfield id="FBDC_CORRUPTTILE_EN" width="1" begin="3" end="3" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="3" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W"/> 
		<bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VID_IRQENABLE_3" acronym="DISPC_0_COMMON_S1_VID_IRQENABLE_3" offset="0x44" width="32" description="This register allows to mask/unmask the VID internal sources of interrupt, on an event-by-event basis. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2">
		<bitfield id="FBDC_ILLEGALTILEREQ_EN" width="1" begin="4" end="4" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="4" rwaccess="R/W"/> 
		<bitfield id="FBDC_CORRUPTTILE_EN" width="1" begin="3" end="3" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="3" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W"/> 
		<bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VID_IRQSTATUS_0" acronym="DISPC_0_COMMON_S1_VID_IRQSTATUS_0" offset="0x48" width="32" description="This register groups all the status of the VID internal events that generate an interrupt. Write 1 to a clear a bit field. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2">
		<bitfield id="FBDC_ILLEGALTILEREQ_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="FBDC_CORRUPTTILE_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VID_IRQSTATUS_1" acronym="DISPC_0_COMMON_S1_VID_IRQSTATUS_1" offset="0x4C" width="32" description="This register groups all the status of the VID internal events that generate an interrupt. Write 1 to a clear a bit field. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2">
		<bitfield id="FBDC_ILLEGALTILEREQ_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="FBDC_CORRUPTTILE_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VID_IRQSTATUS_2" acronym="DISPC_0_COMMON_S1_VID_IRQSTATUS_2" offset="0x50" width="32" description="This register groups all the status of the VID internal events that generate an interrupt. Write 1 to a clear a bit field. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2">
		<bitfield id="FBDC_ILLEGALTILEREQ_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="FBDC_CORRUPTTILE_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VID_IRQSTATUS_3" acronym="DISPC_0_COMMON_S1_VID_IRQSTATUS_3" offset="0x54" width="32" description="This register groups all the status of the VID internal events that generate an interrupt. Write 1 to a clear a bit field. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2">
		<bitfield id="FBDC_ILLEGALTILEREQ_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="FBDC_CORRUPTTILE_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VP_IRQENABLE_0" acronym="DISPC_0_COMMON_S1_VP_IRQENABLE_0" offset="0x58" width="32" description="This register allows to mask/unmask the VP_0 internal sources of interrupt, on an event-by-event basis">
		<bitfield id="SAFETYREGION1_EN" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W"/> 
		<bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W"/> 
		<bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W"/> 
		<bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="4" rwaccess="R/W"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="2" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="1" rwaccess="R/W"/> 
		<bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VP_IRQENABLE_1" acronym="DISPC_0_COMMON_S1_VP_IRQENABLE_1" offset="0x5C" width="32" description="This register allows to mask/unmask the VP_1 internal sources of interrupt, on an event-by-event basis">
		<bitfield id="SAFETYREGION1_EN" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W"/> 
		<bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W"/> 
		<bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W"/> 
		<bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="4" rwaccess="R/W"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="2" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="1" rwaccess="R/W"/> 
		<bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VP_IRQENABLE_2" acronym="DISPC_0_COMMON_S1_VP_IRQENABLE_2" offset="0x60" width="32" description="This register allows to mask/unmask the VP_2 internal sources of interrupt, on an event-by-event basis">
		<bitfield id="SAFETYREGION1_EN" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W"/> 
		<bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W"/> 
		<bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W"/> 
		<bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="4" rwaccess="R/W"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="2" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="1" rwaccess="R/W"/> 
		<bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VP_IRQENABLE_3" acronym="DISPC_0_COMMON_S1_VP_IRQENABLE_3" offset="0x64" width="32" description="This register allows to mask/unmask the VP_3 internal sources of interrupt, on an event-by-event basis">
		<bitfield id="SAFETYREGION1_EN" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W"/> 
		<bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W"/> 
		<bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W"/> 
		<bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="4" rwaccess="R/W"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="2" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="1" rwaccess="R/W"/> 
		<bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VP_IRQSTATUS_0" acronym="DISPC_0_COMMON_S1_VP_IRQSTATUS_0" offset="0x68" width="32" description="This register groups all the status of the VP_0 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
		<bitfield id="SAFETYREGION1_IRQ" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W1TC"/> 
		<bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W1TC"/> 
		<bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VP_IRQSTATUS_1" acronym="DISPC_0_COMMON_S1_VP_IRQSTATUS_1" offset="0x6C" width="32" description="This register groups all the status of the VP_1 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
		<bitfield id="SAFETYREGION1_IRQ" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W1TC"/> 
		<bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W1TC"/> 
		<bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VP_IRQSTATUS_2" acronym="DISPC_0_COMMON_S1_VP_IRQSTATUS_2" offset="0x70" width="32" description="This register groups all the status of the VP_2 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
		<bitfield id="SAFETYREGION1_IRQ" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W1TC"/> 
		<bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W1TC"/> 
		<bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_S1_VP_IRQSTATUS_3" acronym="DISPC_0_COMMON_S1_VP_IRQSTATUS_3" offset="0x74" width="32" description="This register groups all the status of the VP_3 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
		<bitfield id="SAFETYREGION1_IRQ" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W1TC"/> 
		<bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W1TC"/> 
		<bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_S1_WB_IRQENABLE" acronym="DISPC_0_COMMON_S1_WB_IRQENABLE" offset="0x78" width="32" description="This register allows to mask/unmask the WB internal sources of interrupt, if WB pipeline is present, on an event-by-event basis">
		<bitfield id="WBSYNC_EN" width="1" begin="4" end="4" resetval="0x0" description="Write-back sync IRQ. Configuration copied from shadow to work for WB for next frame" range="4" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="3" end="3" resetval="0x0" description="Security Violation IRQ. Non-secure WB connected to a secure VID/OVR" range="3" rwaccess="R/W"/> 
		<bitfield id="WBFRAMEDONE_EN" width="1" begin="2" end="2" resetval="0x0" description="Write-back Frame Done" range="2" rwaccess="R/W"/> 
		<bitfield id="WBUNCOMPLETEERROR_EN" width="1" begin="1" end="1" resetval="0x0" description="The write back buffer has been flushed before been fully drained. Can only occur in WB Capture Mode use-case" range="1" rwaccess="R/W"/> 
		<bitfield id="WBBUFFEROVERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Write-back DMA Buffer Overflow. Can only occur in WB Capture Mode use-case" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_S1_WB_IRQSTATUS" acronym="DISPC_0_COMMON_S1_WB_IRQSTATUS" offset="0x7C" width="32" description="This register groups all the status of the WB internal events that generate an interrupt, if WB pipeline is present. Write 1 to a given bit resets this bit">
		<bitfield id="WBSYNC_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Write-back sync IRQ. Configuration copied from shadow to work for WB for next frame" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Security Violation IRQ. Non-secure WB connected to a secure VID/OVR" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="WBFRAMEDONE_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Write-back Frame Done" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="WBUNCOMPLETEERROR_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Write back DMA buffer is flushed before been completely drained.  Can only occur in WB Capture Mode use-case" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="WBBUFFEROVERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Write-back DMA Buffer Overflow The DMA buffer is full" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_S1_DISPC_IRQ_EOI_FUNC" acronym="DISPC_0_COMMON_S1_DISPC_IRQ_EOI_FUNC" offset="0x80" width="32" description="End-Of-Interrupt register for FUNC interrupts, to be used if pulse interrupts are used">
		<bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to acknowledge a pulse IRQ" range="0" rwaccess="W"/>
	</register>
	<register id="DISPC_0_COMMON_S1_DISPC_IRQ_EOI_SAFETY" acronym="DISPC_0_COMMON_S1_DISPC_IRQ_EOI_SAFETY" offset="0x84" width="32" description="End-Of-Interrupt register for SAFETY interrupts, to be used if pulse interrupts are used">
		<bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to acknowledge a pulse IRQ" range="0" rwaccess="W"/>
	</register>
	<register id="DISPC_0_COMMON_S1_DISPC_IRQ_EOI_SECURITY" acronym="DISPC_0_COMMON_S1_DISPC_IRQ_EOI_SECURITY" offset="0x88" width="32" description="End-Of-Interrupt register for SECURITY interrupts, to be used if pulse interrupts are used">
		<bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to acknowledge a pulse IRQ" range="0" rwaccess="W"/>
	</register>
</module>