<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>uart-loopback: include/regs/xmega_osc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>include/regs/xmega_osc.h</h1><a href="xmega__osc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="preprocessor">#ifndef REGS_XMEGA_OSC_H_INCLUDED</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define REGS_XMEGA_OSC_H_INCLUDED</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="memory-map_8h.html" title="Physical memory map for the ATxmega128A1.">chip/memory-map.h</a>&gt;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="cpu_2xmega_2include_2cpu_2io_8h.html" title="AVR XMEGA I/O read/write functions.">io.h</a>&gt;</span>
<a name="l00043"></a>00043 
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 
<a name="l00056"></a><a class="code" href="group__xmega__osc__regs__group.html#gaa9f1c3806034d0e0b8b04a147782cf68">00056</a> <span class="preprocessor">#define XMEGA_OSC_CTRL          0x00    //!&lt; Oscillator Control</span>
<a name="l00057"></a><a class="code" href="group__xmega__osc__regs__group.html#gaaaa595bc16ab9dff5d069dfa5bb82b9c">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_STATUS        0x01    //!&lt; Oscillator Status</span>
<a name="l00058"></a><a class="code" href="group__xmega__osc__regs__group.html#ga3ebcf3c9c470f4d0a9b2a0e9210eb42f">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_XOSCCTRL      0x02    //!&lt; XOSC Control</span>
<a name="l00059"></a><a class="code" href="group__xmega__osc__regs__group.html#ga17bcf4d1c3eb396d5a4a9b1edd694f6b">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_XOSCFAIL      0x03    //!&lt; XOSC Failure Detection</span>
<a name="l00060"></a><a class="code" href="group__xmega__osc__regs__group.html#ga6aab0f19ebdf39d816512a570ad145b5">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_RC32KCAL      0x04    //!&lt; 32 kHz Oscillator Calibration</span>
<a name="l00061"></a><a class="code" href="group__xmega__osc__regs__group.html#ga2d2526f86701b61d16426a238f23653d">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_PLLCTRL       0x05    //!&lt; PLL Control</span>
<a name="l00062"></a><a class="code" href="group__xmega__osc__regs__group.html#gac7d45364903907f3e85d771b9fa855c6">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_DFLLCTRL      0x06    //!&lt; DFLL Control</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>
<a name="l00064"></a>00064 
<a name="l00066"></a>00066 
<a name="l00067"></a><a class="code" href="group__xmega__osc__regs__group.html#gaf789f9ab7a315c5ca6a50ec3a041712d">00067</a> <span class="preprocessor">#define XMEGA_OSC_RC2MEN_BIT      0     //!&lt; 2 MHz RCOSC Enable</span>
<a name="l00068"></a><a class="code" href="group__xmega__osc__regs__group.html#ga49389148c4d854eff5fda03d80d51101">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_RC32MEN_BIT     1     //!&lt; 32 MHz RCOSC Enable</span>
<a name="l00069"></a><a class="code" href="group__xmega__osc__regs__group.html#ga39e86ccc32f7872c9d3138cc2e41f261">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_RC32KEN_BIT     2     //!&lt; 32 kHz RCOSC Enable</span>
<a name="l00070"></a><a class="code" href="group__xmega__osc__regs__group.html#gac947150651eb97bbe0431b2814deab01">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_XOSCEN_BIT      3     //!&lt; External Oscillator Enable</span>
<a name="l00071"></a><a class="code" href="group__xmega__osc__regs__group.html#ga2fb516cb98061669b5273559eb6688e8">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_PLLEN_BIT       4     //!&lt; PLL Enable</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00073"></a>00073 
<a name="l00075"></a>00075 
<a name="l00076"></a><a class="code" href="group__xmega__osc__regs__group.html#gab44ff8261564e60254474bc0af76594b">00076</a> <span class="preprocessor">#define XMEGA_OSC_RC2MRDY_BI      0     //!&lt; 2 MHz RCOSC Enable</span>
<a name="l00077"></a><a class="code" href="group__xmega__osc__regs__group.html#gac30f14bfb9b9a20cf6d06015ab0e1740">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_RC32MRDY_BIT    1     //!&lt; 32 MHz RCOSC Enable</span>
<a name="l00078"></a><a class="code" href="group__xmega__osc__regs__group.html#ga0bbbfafbd1734189f1da191cc5bb6e7c">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_RC32KRDY_BIT    2     //!&lt; 32 kHz RCOSC Enable</span>
<a name="l00079"></a><a class="code" href="group__xmega__osc__regs__group.html#gab618de4205188c81bb441474381a6920">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_XOSCRDY_BIT     3     //!&lt; External Oscillator Enable</span>
<a name="l00080"></a><a class="code" href="group__xmega__osc__regs__group.html#ga9dfc3b45840c3b4a1592aded4180cd2f">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_PLLRDY_BIT      4     //!&lt; PLL Enable</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 
<a name="l00084"></a>00084 
<a name="l00085"></a><a class="code" href="group__xmega__osc__regs__group.html#gaf45fa871919bc92aa5906037c48778c1">00085</a> <span class="preprocessor">#define XMEGA_OSC_XOSCSEL_START   0     //!&lt; Crystal Oscillator Type</span>
<a name="l00086"></a><a class="code" href="group__xmega__osc__regs__group.html#ga035f4a33cc366f72f346e53687045149">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_XOSCSEL_SIZE    4     //!&lt; Crystal Oscillator Type</span>
<a name="l00087"></a><a class="code" href="group__xmega__osc__regs__group.html#gabe181c3d65e4335097b94d74a55d96a0">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_X32KLPM_BIT     5     //!&lt; XTAL 32 kHz Low Power Mode</span>
<a name="l00088"></a><a class="code" href="group__xmega__osc__regs__group.html#ga9070652ca44daacb77022a1b597b37c8">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_FRQRANGE_START  6     //!&lt; XTAL Frequency Range</span>
<a name="l00089"></a><a class="code" href="group__xmega__osc__regs__group.html#ga94215821f1af662af2402626908d8404">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_FRQRANGE_SIZE   2     //!&lt; XTAL Frequency Range</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span>
<a name="l00091"></a>00091 
<a name="l00093"></a>00093 
<a name="l00094"></a><a class="code" href="group__xmega__osc__regs__group.html#gac7bfc93dc36948156cfe5de664b407e9">00094</a> <span class="preprocessor">#define XMEGA_OSC_XOSCFDEN_BIT    0     //!&lt; Failure Detection Enable</span>
<a name="l00095"></a><a class="code" href="group__xmega__osc__regs__group.html#ga015ab4fa5846bd2e30bb4c11de24f6b0">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_XOSCFDIF_BIT    1     //!&lt; Failure Detection Interrupt Flag</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span>
<a name="l00097"></a>00097 
<a name="l00099"></a>00099 
<a name="l00100"></a><a class="code" href="group__xmega__osc__regs__group.html#gaf9c107727005160f64e02d87cdeb4e14">00100</a> <span class="preprocessor">#define XMEGA_OSC_PLLFAC_START    0     //!&lt; Multiplication Factor</span>
<a name="l00101"></a><a class="code" href="group__xmega__osc__regs__group.html#ga7524ecb21a28883ec8cd6cbc3414d196">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_PLLFAC_SIZE     5     //!&lt; Multiplication Factor</span>
<a name="l00102"></a><a class="code" href="group__xmega__osc__regs__group.html#gaaefb9960cb5416116c2ef57f37107a38">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_PLLSRC_START    6     //!&lt; Clock Source</span>
<a name="l00103"></a><a class="code" href="group__xmega__osc__regs__group.html#ga3d9c97dedf51f5ada948081b16c5476c">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_OSC_PLLSRC_SIZE     2     //!&lt; Clock Source</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00105"></a>00105 
<a name="l00107"></a>00107 
<a name="l00108"></a>00108 
<a name="l00109"></a><a class="code" href="group__xmega__osc__regs__group.html#gaa76fa326b01668011fc06e6cad39f18f">00109</a> <span class="preprocessor">#define OSC_BIT(name)           (1U &lt;&lt; XMEGA_OSC_##name##_BIT)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a><a class="code" href="group__xmega__osc__regs__group.html#gaca44d6e488bad21f6ac869bd4e0e27be">00111</a> <span class="preprocessor">#define OSC_BF(name, value)                                             \</span>
<a name="l00112"></a>00112 <span class="preprocessor">        ((value) &lt;&lt; XMEGA_OSC_##name##_START)</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>
<a name="l00114"></a><a class="code" href="group__xmega__osc__regs__group.html#gaa63f23fb4c6dfc8a5d62bda822360913">00114</a> <span class="preprocessor">#define OSC_BFMASK(name)                                                \</span>
<a name="l00115"></a>00115 <span class="preprocessor">        (((1U &lt;&lt; XMEGA_OSC_##name##_SIZE) - 1)                          \</span>
<a name="l00116"></a>00116 <span class="preprocessor">                &lt;&lt; XMEGA_OSC_##name##_START)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a><a class="code" href="group__xmega__osc__regs__group.html#ga114e0315086f9fbb0f518b5f1e16bac8">00118</a> <span class="preprocessor">#define OSC_BFEXT(name, regval)                                         \</span>
<a name="l00119"></a>00119 <span class="preprocessor">        (((regval) &gt;&gt; XMEGA_OSC_##name##_START)                         \</span>
<a name="l00120"></a>00120 <span class="preprocessor">                &amp; ((1U &lt;&lt; XMEGA_OSC_##name##_SIZE) - 1))</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span>
<a name="l00122"></a><a class="code" href="group__xmega__osc__regs__group.html#ga721d3d4a026ee83b2ecb4e93ffd3c998">00122</a> <span class="preprocessor">#define OSC_BFINS(name, value, regval)                                  \</span>
<a name="l00123"></a>00123 <span class="preprocessor">        (((regval) &amp; ~(((1U &lt;&lt; XMEGA_OSC_##name##_SIZE) - 1)            \</span>
<a name="l00124"></a>00124 <span class="preprocessor">                        &lt;&lt; XMEGA_OSC_##name##_START))                   \</span>
<a name="l00125"></a>00125 <span class="preprocessor">                | XMEGA_OSC_BF(name, value))</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a>00127 
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 
<a name="l00131"></a><a class="code" href="group__xmega__osc__regs__group.html#ga205f660f0487d0286518b21814270a9d">00131</a> <span class="preprocessor">#define osc_read_reg(reg)                                       \</span>
<a name="l00132"></a>00132 <span class="preprocessor">        _osc_read_reg(reg)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define _osc_read_reg(reg)                                      \</span>
<a name="l00134"></a>00134 <span class="preprocessor">        mmio_read8((void *)(OSC_BASE + XMEGA_OSC_##reg))</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a><a class="code" href="group__xmega__osc__regs__group.html#gafc619e5d3ec2c8e273f57ca11537da40">00136</a> <span class="preprocessor">#define osc_write_reg(reg, value)                               \</span>
<a name="l00137"></a>00137 <span class="preprocessor">        _osc_write_reg(reg, value)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define _osc_write_reg(reg, value)                              \</span>
<a name="l00139"></a>00139 <span class="preprocessor">        mmio_write8((void *)(OSC_BASE + XMEGA_OSC_##reg), (value))</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a><a class="code" href="group__xmega__osc__regs__group.html#ga40f2625265f0e280c0b2ec9d6479faab">00141</a> <span class="preprocessor">#define osc_write_ccp_reg(reg, value)                           \</span>
<a name="l00142"></a>00142 <span class="preprocessor">        _osc_write_ccp_reg(reg, value)</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define _osc_write_ccp_reg(reg, value)                          \</span>
<a name="l00144"></a>00144 <span class="preprocessor">        mmio_ccp_write8((void *)(OSC_BASE + XMEGA_OSC_##reg), (value))</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>
<a name="l00146"></a>00146 
<a name="l00148"></a>00148 
<a name="l00149"></a>00149 <span class="preprocessor">#endif </span><span class="comment">/* REGS_XMEGA_OSC_H_INCLUDED */</span>
</pre></div></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:42 2010 for uart-loopback by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
