
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.660390                       # Number of seconds simulated
sim_ticks                                1660390476500                       # Number of ticks simulated
final_tick                               1660390476500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 353130                       # Simulator instruction rate (inst/s)
host_op_rate                                   618905                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1172666515                       # Simulator tick rate (ticks/s)
host_mem_usage                                 598720                       # Number of bytes of host memory used
host_seconds                                  1415.91                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       400563072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          400606272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70370176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70370176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6258798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6259473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1099534                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1099534                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          241246308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             241272326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        42381703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42381703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        42381703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         241246308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            283654029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6259473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1099534                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6259473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1099534                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              400227328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  378944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70368320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               400606272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70370176                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5921                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            404927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            387953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            395081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            379252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            383784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            385811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            379413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            387397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            384294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           385532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           390309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           399261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           403292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           399189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           400529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             66891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            68954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            70984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71049                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1660373293500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6259473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1099534                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6253552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5480600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.865717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.997860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.765923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4922414     89.82%     89.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       403136      7.36%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        43525      0.79%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19532      0.36%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14015      0.26%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13648      0.25%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11596      0.21%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7618      0.14%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45116      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5480600                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.761496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.796845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.624335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64779     99.20%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          516      0.79%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65303                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.836975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.809204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.972773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            37077     56.78%     56.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1806      2.77%     59.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26409     40.44%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65303                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 195403985250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            312658085250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31267760000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31246.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49996.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       241.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    241.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1339728                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  532729                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.45                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     225624.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19430667480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10327644690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             22160767860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2863143900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         122997454320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          95235817740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4143076800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    470651053710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     75460437600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      59276124585                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           882556256835                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            531.535361                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1440719164750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5122009500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   52121684000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 212087151250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 196511407500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  162418913250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1032129311000                       # Time in different power states
system.mem_ctrls_1.actEnergy              19700816520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10471232310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22489593420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2876272200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         122996839680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96143099850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4264051680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    470183599560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     75669171360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      58698555660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           883501599150                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            532.104712                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1438419201000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5101910750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   52119984000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 210267874500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 197055645000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  164741530750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1031103531500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                97901001                       # Number of BP lookups
system.cpu.branchPred.condPredicted          97901001                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           5177394                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             49457318                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                49171235                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.421556                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             0.578444                       # BTB Miss Percentage
system.cpu.branchPred.usedRAS                 5508601                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              21120                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3320780953                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3320780953                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.predictedBranches                 54679836                       # Number of branches predicted as taken
system.cpu.BranchMispred                      5177394                       # Number of branch mispredictions
system.cpu.BranchMispredPercent              5.288397                       # Number of branch mispredictions percent
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          10223939                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.308961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           283551739                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10225987                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.728545                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1284511500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.308961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          605                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597781439                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597781439                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    211414928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211414928                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72136811                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72136811                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     283551739                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        283551739                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    283551739                       # number of overall hits
system.cpu.dcache.overall_hits::total       283551739                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9884241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9884241                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       341746                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       341746                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     10225987                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10225987                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10225987                       # number of overall misses
system.cpu.dcache.overall_misses::total      10225987                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 676793678000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 676793678000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22675061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22675061000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 699468739000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 699468739000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 699468739000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 699468739000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.044665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044665                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004715                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004715                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034809                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034809                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034809                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034809                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68471.992741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68471.992741                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66350.625903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66350.625903                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68401.098006                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68401.098006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68401.098006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68401.098006                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2732592                       # number of writebacks
system.cpu.dcache.writebacks::total           2732592                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9884241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9884241                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       341746                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341746                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10225987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10225987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10225987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10225987                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 666909437000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 666909437000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22333315000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22333315000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 689242752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 689242752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 689242752000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 689242752000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.044665                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044665                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034809                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034809                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034809                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034809                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67471.992741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67471.992741                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65350.625903                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65350.625903                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67401.098006                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67401.098006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67401.098006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67401.098006                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                21                       # number of replacements
system.cpu.icache.tags.tagsinuse           618.703470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317268                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1001948.621302                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   618.703470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.302101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.302101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          655                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.319824                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636564                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636564                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677317268                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317268                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317268                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317268                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317268                       # number of overall hits
system.cpu.icache.overall_hits::total       677317268                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     59797000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59797000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     59797000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59797000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     59797000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59797000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 88457.100592                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88457.100592                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 88457.100592                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88457.100592                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 88457.100592                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88457.100592                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           21                       # number of writebacks
system.cpu.icache.writebacks::total                21                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     59121000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59121000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     59121000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59121000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     59121000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59121000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 87457.100592                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87457.100592                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 87457.100592                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87457.100592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 87457.100592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87457.100592                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6251435                       # number of replacements
system.l2.tags.tagsinuse                 16341.069913                       # Cycle average of tags in use
system.l2.tags.total_refs                    14178891                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6267819                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.262173                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9763179000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       34.143637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.714333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16304.211943                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.995130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997380                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3416                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  88070307                       # Number of tag accesses
system.l2.tags.data_accesses                 88070307                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2732592                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2732592                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             133547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                133547                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3833642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3833642                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3967189                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3967190                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              3967189                       # number of overall hits
system.l2.overall_hits::total                 3967190                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           208199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208199                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6050599                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6050599                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6258798                       # number of demand (read+write) misses
system.l2.demand_misses::total                6259473                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            6258798                       # number of overall misses
system.l2.overall_misses::total               6259473                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20418452000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20418452000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     58093500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58093500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 611829834500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 611829834500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      58093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  632248286500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     632306380000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     58093500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 632248286500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    632306380000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2732592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2732592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         341746                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341746                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9884241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9884241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          10225987                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10226663                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         10225987                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10226663                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.609221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.609221                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.612146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.612146                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.612048                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.612074                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.612048                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.612074                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 98071.806301                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98071.806301                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86064.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86064.444444                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101118.886659                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101118.886659                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86064.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101017.525490                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101015.913001                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86064.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101017.525490                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101015.913001                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1099534                       # number of writebacks
system.l2.writebacks::total                   1099534                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         3912                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3912                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       208199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208199                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6050599                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6050599                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6258798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6259473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6258798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6259473                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18336462000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18336462000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     51343500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51343500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 551323844500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 551323844500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     51343500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 569660306500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 569711650000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     51343500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 569660306500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 569711650000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.609221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.609221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.612146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.612146                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.612048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.612074                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.612048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.612074                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 88071.806301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88071.806301                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76064.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76064.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91118.886659                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91118.886659                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76064.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91017.525490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91015.913001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76064.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91017.525490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91015.913001                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      12501896                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6242423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6051274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1099534                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5142889                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208199                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208199                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6051274                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18761369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18761369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18761369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    470976448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    470976448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               470976448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6259473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6259473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6259473                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16907096500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34894294750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     20450623                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10223960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12924                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        12924                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1660390476500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9884917                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3832126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12643248                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341746                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341746                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9884241                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30675913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30677286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    829349056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              829393664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6251435                       # Total snoops (count)
system.tol2bus.snoopTraffic                  70370176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16478098                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000784                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027996                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16465173     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12925      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16478098                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12957924500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15338980500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
