// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Giraffe_ADC")
  (DATE "04/14/2023 18:53:10")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3656:3656:3656) (3779:3779:3779))
        (IOPATH i o (2714:2714:2714) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3207:3207:3207) (3207:3207:3207))
        (IOPATH i o (2714:2714:2714) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4386:4386:4386) (4307:4307:4307))
        (IOPATH i o (2774:2774:2774) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3867:3867:3867) (3827:3827:3827))
        (IOPATH i o (2784:2784:2784) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3663:3663:3663) (3652:3652:3652))
        (IOPATH i o (2764:2764:2764) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3917:3917:3917) (3920:3920:3920))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3380:3380:3380) (3498:3498:3498))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5305:5305:5305) (5217:5217:5217))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5027:5027:5027) (4997:4997:4997))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2832:2832:2832) (2840:2840:2840))
        (IOPATH i o (2714:2714:2714) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3332:3332:3332) (3317:3317:3317))
        (IOPATH i o (2734:2734:2734) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3294:3294:3294) (3276:3276:3276))
        (IOPATH i o (2724:2724:2724) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3576:3576:3576) (3539:3539:3539))
        (IOPATH i o (2694:2694:2694) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3506:3506:3506) (3635:3635:3635))
        (IOPATH i o (3342:3342:3342) (3693:3693:3693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2592:2592:2592) (2668:2668:2668))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3780:3780:3780) (3706:3706:3706))
        (IOPATH i o (2714:2714:2714) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3888:3888:3888) (3855:3855:3855))
        (IOPATH i o (2734:2734:2734) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3882:3882:3882) (3821:3821:3821))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4715:4715:4715) (4647:4647:4647))
        (IOPATH i o (2724:2724:2724) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3825:3825:3825) (3778:3778:3778))
        (IOPATH i o (3332:3332:3332) (3683:3683:3683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3549:3549:3549) (3518:3518:3518))
        (IOPATH i o (2694:2694:2694) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4093:4093:4093) (4035:4035:4035))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_state\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3501:3501:3501) (3424:3424:3424))
        (IOPATH i o (2744:2744:2744) (2787:2787:2787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_state\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3440:3440:3440) (3362:3362:3362))
        (IOPATH i o (2774:2774:2774) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_state\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4114:4114:4114) (4092:4092:4092))
        (IOPATH i o (2744:2744:2744) (2787:2787:2787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE tx2M\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6323:6323:6323) (6413:6413:6413))
        (IOPATH i o (3683:3683:3683) (3332:3332:3332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rstn_adc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3884:3884:3884) (3979:3979:3979))
        (IOPATH i o (2827:2827:2827) (2784:2784:2784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE clk_adc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1917:1917:1917) (1906:1906:1906))
        (IOPATH i o (2744:2744:2744) (2787:2787:2787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE calib_ena_adc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3996:3996:3996) (4247:4247:4247))
        (IOPATH i o (2794:2794:2794) (2837:2837:2837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE adc_ena\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2337:2337:2337) (2413:2413:2413))
        (IOPATH i o (2764:2764:2764) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1985:1985:1985) (2076:2076:2076))
        (IOPATH i o (2774:2774:2774) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (599:599:599) (594:594:594))
        (IOPATH i o (2784:2784:2784) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3356:3356:3356) (3377:3377:3377))
        (IOPATH i o (2784:2784:2784) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (903:903:903) (904:904:904))
        (IOPATH i o (2774:2774:2774) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (590:590:590) (590:590:590))
        (IOPATH i o (2724:2724:2724) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (584:584:584) (583:583:583))
        (IOPATH i o (2754:2754:2754) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (618:618:618) (614:614:614))
        (IOPATH i o (2724:2724:2724) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (587:587:587) (586:586:586))
        (IOPATH i o (2764:2764:2764) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1564:1564:1564) (1566:1566:1566))
        (IOPATH i o (2774:2774:2774) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cap_rstn\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3765:3765:3765) (3842:3842:3842))
        (IOPATH i o (2827:2827:2827) (2784:2784:2784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE nrst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk_50M\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE u_my_PLL\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (6578:6578:6578) (6578:6578:6578))
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u_my_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u_my_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_bit\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5198:5198:5198) (4839:4839:4839))
        (PORT ena (1017:1017:1017) (1031:1031:1031))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_bit\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (318:318:318))
        (PORT datab (322:322:322) (425:425:425))
        (PORT datad (269:269:269) (309:309:309))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5198:5198:5198) (4839:4839:4839))
        (PORT ena (1017:1017:1017) (1031:1031:1031))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (406:406:406))
        (PORT datab (317:317:317) (420:420:420))
        (PORT datac (271:271:271) (359:359:359))
        (PORT datad (279:279:279) (360:360:360))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (283:283:283))
        (PORT datab (299:299:299) (348:348:348))
        (PORT datad (231:231:231) (271:271:271))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5198:5198:5198) (4839:4839:4839))
        (PORT ena (1017:1017:1017) (1031:1031:1031))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (400:400:400))
        (PORT datab (322:322:322) (424:424:424))
        (PORT datac (265:265:265) (353:353:353))
        (PORT datad (277:277:277) (358:358:358))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[6\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (591:591:591))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (762:762:762) (792:792:792))
        (PORT datad (481:481:481) (532:532:532))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[12\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[13\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[15\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[16\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[17\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[18\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[19\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[20\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[21\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[22\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[23\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[24\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[25\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[26\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (758:758:758))
        (PORT datab (521:521:521) (570:570:570))
        (PORT datac (483:483:483) (533:533:533))
        (PORT datad (447:447:447) (496:496:496))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (780:780:780))
        (PORT datab (481:481:481) (541:541:541))
        (PORT datac (483:483:483) (534:534:534))
        (PORT datad (700:700:700) (728:728:728))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[27\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[28\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (570:570:570))
        (PORT datad (476:476:476) (525:525:525))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[29\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[30\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5208:5208:5208) (4852:4852:4852))
        (PORT sclr (1312:1312:1312) (1357:1357:1357))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (706:706:706) (751:751:751))
        (PORT datac (485:485:485) (539:539:539))
        (PORT datad (694:694:694) (725:725:725))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1055:1055:1055))
        (PORT datab (813:813:813) (870:870:870))
        (PORT datac (1005:1005:1005) (1021:1021:1021))
        (PORT datad (749:749:749) (797:797:797))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1093:1093:1093))
        (PORT datab (1040:1040:1040) (1056:1056:1056))
        (PORT datac (780:780:780) (831:831:831))
        (PORT datad (769:769:769) (814:814:814))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (549:549:549))
        (PORT datab (523:523:523) (568:568:568))
        (PORT datac (485:485:485) (537:537:537))
        (PORT datad (477:477:477) (525:525:525))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (810:810:810))
        (PORT datab (528:528:528) (575:575:575))
        (PORT datac (710:710:710) (733:733:733))
        (PORT datad (454:454:454) (504:504:504))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (656:656:656) (662:662:662))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rxfM\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (629:629:629) (735:735:735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (630:630:630) (630:630:630))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (5017:5017:5017) (5452:5452:5452))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|flag\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (317:317:317))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (270:270:270) (310:310:310))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|flag)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5198:5198:5198) (4839:4839:4839))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[0\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (268:268:268) (308:308:308))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_clk\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_clk\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5195:5195:5195) (4840:4840:4840))
        (PORT sclr (997:997:997) (1047:1047:1047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (590:590:590))
        (PORT datab (631:631:631) (631:631:631))
        (PORT datac (762:762:762) (792:792:792))
        (PORT datad (479:479:479) (530:530:530))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|cnt_bit\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (451:451:451))
        (PORT datab (323:323:323) (427:427:427))
        (PORT datad (279:279:279) (360:360:360))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|cnt_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5198:5198:5198) (4839:4839:4839))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|end_cnt_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (405:405:405))
        (PORT datab (318:318:318) (421:421:421))
        (PORT datac (270:270:270) (358:358:358))
        (PORT datad (279:279:279) (360:360:360))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inst_uart_rx\|end_cnt_bit)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (317:317:317))
        (PORT datad (271:271:271) (311:311:311))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inst_uart_rx\|vld_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5198:5198:5198) (4839:4839:4839))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[20\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[21\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[22\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[23\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[24\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[25\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[26\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[27\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[28\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[29\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (844:844:844))
        (PORT datab (1033:1033:1033) (1053:1053:1053))
        (PORT datac (1011:1011:1011) (1046:1046:1046))
        (PORT datad (758:758:758) (806:806:806))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[30\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (304:304:304))
        (PORT datab (1207:1207:1207) (1255:1255:1255))
        (PORT datac (807:807:807) (864:864:864))
        (PORT datad (928:928:928) (914:914:914))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (492:492:492) (546:546:546))
        (PORT datad (460:460:460) (510:510:510))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (773:773:773))
        (PORT datab (522:522:522) (568:568:568))
        (PORT datac (446:446:446) (503:503:503))
        (PORT datad (446:446:446) (495:495:495))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (475:475:475) (524:524:524))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (562:562:562))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (541:541:541))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (432:432:432))
        (PORT datab (1547:1547:1547) (1550:1550:1550))
        (PORT datac (1607:1607:1607) (1652:1652:1652))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (257:257:257))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5222:5222:5222) (4867:4867:4867))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (562:562:562))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (466:466:466))
        (PORT datab (1546:1546:1546) (1549:1549:1549))
        (PORT datac (1606:1606:1606) (1651:1651:1651))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (656:656:656) (683:683:683))
        (PORT clrn (5222:5222:5222) (4867:4867:4867))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (744:744:744))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1599:1599:1599))
        (PORT datab (403:403:403) (408:408:408))
        (PORT datad (1645:1645:1645) (1713:1713:1713))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5256:5256:5256) (4894:4894:4894))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (740:740:740))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1599:1599:1599))
        (PORT datab (1694:1694:1694) (1757:1757:1757))
        (PORT datad (364:364:364) (365:365:365))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5256:5256:5256) (4894:4894:4894))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (552:552:552))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (1697:1697:1697) (1761:1761:1761))
        (PORT datac (1555:1555:1555) (1556:1556:1556))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (258:258:258))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5256:5256:5256) (4894:4894:4894))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (768:768:768))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1601:1601:1601))
        (PORT datab (1696:1696:1696) (1760:1760:1760))
        (PORT datad (390:390:390) (389:389:389))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5256:5256:5256) (4894:4894:4894))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (594:594:594))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (416:416:416))
        (PORT datab (1694:1694:1694) (1758:1758:1758))
        (PORT datac (1553:1553:1553) (1555:1555:1555))
        (PORT datad (453:453:453) (506:506:506))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5256:5256:5256) (4894:4894:4894))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (571:571:571))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1601:1601:1601))
        (PORT datab (1696:1696:1696) (1760:1760:1760))
        (PORT datac (378:378:378) (383:383:383))
        (PORT datad (284:284:284) (361:361:361))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (394:394:394) (410:410:410))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5256:5256:5256) (4894:4894:4894))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (550:550:550))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (685:685:685))
        (PORT datab (1695:1695:1695) (1759:1759:1759))
        (PORT datac (1554:1554:1554) (1555:1555:1555))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (257:257:257))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5256:5256:5256) (4894:4894:4894))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (724:724:724))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1602:1602:1602))
        (PORT datab (1697:1697:1697) (1761:1761:1761))
        (PORT datad (394:394:394) (396:396:396))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5256:5256:5256) (4894:4894:4894))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (577:577:577))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (851:851:851))
        (PORT datab (1547:1547:1547) (1550:1550:1550))
        (PORT datac (1607:1607:1607) (1652:1652:1652))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (257:257:257))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5222:5222:5222) (4867:4867:4867))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (569:569:569))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (PORT datab (1546:1546:1546) (1549:1549:1549))
        (PORT datac (1606:1606:1606) (1651:1651:1651))
        (PORT datad (398:398:398) (402:402:402))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (634:634:634) (661:661:661))
        (PORT clrn (5222:5222:5222) (4867:4867:4867))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (562:562:562))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (2011:2011:2011))
        (PORT datab (1426:1426:1426) (1396:1396:1396))
        (PORT datac (754:754:754) (761:761:761))
        (PORT datad (453:453:453) (504:504:504))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (1397:1397:1397) (1374:1374:1374))
        (PORT clrn (5222:5222:5222) (4867:4867:4867))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (535:535:535))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2236:2236:2236))
        (PORT datab (1057:1057:1057) (1097:1097:1097))
        (PORT datac (1449:1449:1449) (1431:1431:1431))
        (PORT datad (949:949:949) (938:938:938))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (1373:1373:1373) (1349:1349:1349))
        (PORT clrn (5222:5222:5222) (4867:4867:4867))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (395:395:395))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2202:2202:2202) (2238:2238:2238))
        (PORT datab (975:975:975) (959:959:959))
        (PORT datac (1448:1448:1448) (1430:1430:1430))
        (PORT datad (1017:1017:1017) (1050:1050:1050))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT asdata (1435:1435:1435) (1405:1405:1405))
        (PORT clrn (5160:5160:5160) (4801:4801:4801))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1102:1102:1102))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (623:623:623))
        (PORT datab (1546:1546:1546) (1549:1549:1549))
        (PORT datad (1627:1627:1627) (1665:1665:1665))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5222:5222:5222) (4867:4867:4867))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (603:603:603))
        (PORT datab (321:321:321) (413:413:413))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (820:820:820) (881:881:881))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2204:2204:2204) (2241:2241:2241))
        (PORT datab (1488:1488:1488) (1464:1464:1464))
        (PORT datac (1334:1334:1334) (1329:1329:1329))
        (PORT datad (1064:1064:1064) (1093:1093:1093))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (1940:1940:1940) (1885:1885:1885))
        (PORT clrn (5222:5222:5222) (4867:4867:4867))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (792:792:792) (849:849:849))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (2048:2048:2048))
        (PORT datab (1430:1430:1430) (1403:1403:1403))
        (PORT datac (1315:1315:1315) (1343:1343:1343))
        (PORT datad (955:955:955) (946:946:946))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (1169:1169:1169) (1167:1167:1167))
        (PORT clrn (5222:5222:5222) (4867:4867:4867))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (549:549:549))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (375:375:375) (377:377:377))
        (PORT datad (2052:2052:2052) (2119:2119:2119))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[30\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1553:1553:1553) (1554:1554:1554))
        (PORT datad (1645:1645:1645) (1714:1714:1714))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5245:5245:5245) (4879:4879:4879))
        (PORT ena (1699:1699:1699) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (571:571:571))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (2165:2165:2165))
        (PORT datad (363:363:363) (363:363:363))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5245:5245:5245) (4879:4879:4879))
        (PORT ena (1699:1699:1699) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (549:549:549))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2100:2100:2100) (2168:2168:2168))
        (PORT datad (390:390:390) (389:389:389))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5245:5245:5245) (4879:4879:4879))
        (PORT ena (1699:1699:1699) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (569:569:569))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2102:2102:2102) (2171:2171:2171))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5245:5245:5245) (4879:4879:4879))
        (PORT ena (1699:1699:1699) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (782:782:782))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2109:2109:2109) (2180:2180:2180))
        (PORT datad (375:375:375) (367:367:367))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5245:5245:5245) (4879:4879:4879))
        (PORT ena (1699:1699:1699) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (PORT datab (305:305:305) (388:388:388))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (275:275:275) (347:347:347))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (748:748:748) (810:810:810))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (700:700:700) (688:688:688))
        (PORT datad (1545:1545:1545) (1560:1560:1560))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5521:5521:5521) (5173:5173:5173))
        (PORT ena (1725:1725:1725) (1664:1664:1664))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (741:741:741))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2111:2111:2111) (2181:2181:2181))
        (PORT datad (366:366:366) (368:368:368))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5245:5245:5245) (4879:4879:4879))
        (PORT ena (1699:1699:1699) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (542:542:542))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2110:2110:2110) (2181:2181:2181))
        (PORT datad (392:392:392) (394:394:394))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5245:5245:5245) (4879:4879:4879))
        (PORT ena (1699:1699:1699) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (554:554:554))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (2166:2166:2166))
        (PORT datad (367:367:367) (370:370:370))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5245:5245:5245) (4879:4879:4879))
        (PORT ena (1699:1699:1699) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (570:570:570))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2178:2178:2178))
        (PORT datad (395:395:395) (397:397:397))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5245:5245:5245) (4879:4879:4879))
        (PORT ena (1699:1699:1699) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (583:583:583))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (402:402:402) (409:409:409))
        (PORT datad (2044:2044:2044) (2109:2109:2109))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5245:5245:5245) (4879:4879:4879))
        (PORT ena (1699:1699:1699) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (571:571:571))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2176:2176:2176))
        (PORT datad (391:391:391) (392:392:392))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5245:5245:5245) (4879:4879:4879))
        (PORT ena (1699:1699:1699) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~62)
    (DELAY
      (ABSOLUTE
        (PORT datad (476:476:476) (525:525:525))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2179:2179:2179))
        (PORT datad (365:365:365) (367:367:367))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5245:5245:5245) (4879:4879:4879))
        (PORT ena (1699:1699:1699) (1643:1643:1643))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (305:305:305) (388:388:388))
        (PORT datac (718:718:718) (767:767:767))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (933:933:933) (917:917:917))
        (PORT datad (689:689:689) (722:722:722))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[12\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[13\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[15\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[16\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[17\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[18\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[19\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[20\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[21\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[22\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[23\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[24\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[25\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[26\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (538:538:538))
        (PORT datab (511:511:511) (553:553:553))
        (PORT datac (446:446:446) (491:491:491))
        (PORT datad (438:438:438) (482:482:482))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[27\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[28\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[29\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[30\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5421:5421:5421) (5085:5085:5085))
        (PORT sclr (1632:1632:1632) (1723:1723:1723))
        (PORT ena (3081:3081:3081) (2985:2985:2985))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (770:770:770))
        (PORT datab (469:469:469) (525:525:525))
        (PORT datac (472:472:472) (519:519:519))
        (PORT datad (466:466:466) (510:510:510))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (564:564:564))
        (PORT datab (727:727:727) (746:746:746))
        (PORT datac (443:443:443) (490:490:490))
        (PORT datad (436:436:436) (483:483:483))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (466:466:466) (521:521:521))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1297:1297:1297) (1326:1326:1326))
        (PORT datad (1699:1699:1699) (1733:1733:1733))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1655:1655:1655))
        (PORT datab (1391:1391:1391) (1419:1419:1419))
        (PORT datac (1319:1319:1319) (1356:1356:1356))
        (PORT datad (415:415:415) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adc_ack\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (649:649:649) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adc_ack_sub\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (719:719:719) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ack_unit_delay\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1647:1647:1647))
        (PORT datac (4194:4194:4194) (4563:4563:4563))
        (PORT datad (3744:3744:3744) (4080:4080:4080))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ack_unit_delay)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5012:5012:5012) (4714:4714:4714))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (374:374:374))
        (PORT datac (3887:3887:3887) (4223:4223:4223))
        (PORT datad (3714:3714:3714) (3985:3985:3985))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_received\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (2050:2050:2050))
        (PORT datac (1395:1395:1395) (1420:1420:1420))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1645:1645:1645))
        (PORT datac (2022:2022:2022) (2033:2033:2033))
        (PORT datad (235:235:235) (260:260:260))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[6\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (421:421:421))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5173:5173:5173) (4820:4820:4820))
        (PORT sclr (1945:1945:1945) (2016:2016:2016))
        (PORT ena (2810:2810:2810) (2734:2734:2734))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1151:1151:1151))
        (PORT datab (1131:1131:1131) (1164:1164:1164))
        (PORT datac (1021:1021:1021) (1073:1073:1073))
        (PORT datad (1101:1101:1101) (1127:1127:1127))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1174:1174:1174))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1045:1045:1045) (1079:1079:1079))
        (PORT datad (1081:1081:1081) (1113:1113:1113))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[15\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[16\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[17\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[18\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[19\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[20\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[21\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[22\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[23\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[24\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[25\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[26\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[27\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[28\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[29\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[30\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5534:5534:5534) (5188:5188:5188))
        (PORT sclr (2114:2114:2114) (2159:2159:2159))
        (PORT ena (1311:1311:1311) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (523:523:523))
        (PORT datac (474:474:474) (522:522:522))
        (PORT datad (465:465:465) (508:508:508))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (536:536:536))
        (PORT datab (476:476:476) (526:526:526))
        (PORT datac (435:435:435) (491:491:491))
        (PORT datad (462:462:462) (508:508:508))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (737:737:737))
        (PORT datab (469:469:469) (526:526:526))
        (PORT datac (662:662:662) (684:684:684))
        (PORT datad (438:438:438) (483:483:483))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (562:562:562))
        (PORT datab (726:726:726) (744:744:744))
        (PORT datac (446:446:446) (491:491:491))
        (PORT datad (461:461:461) (507:507:507))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1191:1191:1191))
        (PORT datab (1090:1090:1090) (1134:1134:1134))
        (PORT datac (1067:1067:1067) (1090:1090:1090))
        (PORT datad (1050:1050:1050) (1088:1088:1088))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1285:1285:1285))
        (PORT datab (1066:1066:1066) (1110:1110:1110))
        (PORT datac (1047:1047:1047) (1089:1089:1089))
        (PORT datad (1079:1079:1079) (1111:1111:1111))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (491:491:491))
        (PORT datab (640:640:640) (642:642:642))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (422:422:422) (425:425:425))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (793:793:793))
        (PORT datab (520:520:520) (568:568:568))
        (PORT datac (444:444:444) (502:502:502))
        (PORT datad (446:446:446) (495:495:495))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (682:682:682) (655:655:655))
        (PORT datac (672:672:672) (698:698:698))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1377:1377:1377))
        (PORT datab (1101:1101:1101) (1168:1168:1168))
        (PORT datac (954:954:954) (973:973:973))
        (PORT datad (1085:1085:1085) (1154:1154:1154))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (560:560:560))
        (PORT datab (475:475:475) (525:525:525))
        (PORT datac (434:434:434) (490:490:490))
        (PORT datad (461:461:461) (506:506:506))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (976:976:976))
        (PORT datab (742:742:742) (768:768:768))
        (PORT datac (478:478:478) (527:527:527))
        (PORT datad (474:474:474) (520:520:520))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (563:563:563))
        (PORT datab (699:699:699) (737:737:737))
        (PORT datac (700:700:700) (716:716:716))
        (PORT datad (436:436:436) (482:482:482))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1268:1268:1268))
        (PORT datab (396:396:396) (410:410:410))
        (PORT datac (373:373:373) (376:376:376))
        (PORT datad (391:391:391) (393:393:393))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (244:244:244) (282:282:282))
        (PORT datac (984:984:984) (988:988:988))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SEND\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (894:894:894))
        (PORT datab (269:269:269) (322:322:322))
        (PORT datac (4180:4180:4180) (4519:4519:4519))
        (PORT datad (973:973:973) (974:974:974))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cs\.SEND\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (223:223:223) (255:255:255))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.SEND)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5193:5193:5193) (4831:4831:4831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SEND\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1401:1401:1401))
        (PORT datab (1421:1421:1421) (1464:1464:1464))
        (PORT datac (3323:3323:3323) (3571:3571:3571))
        (PORT datad (269:269:269) (349:349:349))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (789:789:789))
        (PORT datab (520:520:520) (568:568:568))
        (PORT datac (444:444:444) (503:503:503))
        (PORT datad (446:446:446) (495:495:495))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (822:822:822))
        (PORT datab (522:522:522) (568:568:568))
        (PORT datac (483:483:483) (534:534:534))
        (PORT datad (715:715:715) (745:745:745))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (787:787:787))
        (PORT datab (479:479:479) (542:542:542))
        (PORT datac (480:480:480) (532:532:532))
        (PORT datad (474:474:474) (524:524:524))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (547:547:547))
        (PORT datab (748:748:748) (788:788:788))
        (PORT datac (479:479:479) (529:529:529))
        (PORT datad (475:475:475) (522:522:522))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (552:552:552))
        (PORT datab (520:520:520) (568:568:568))
        (PORT datac (481:481:481) (531:531:531))
        (PORT datad (474:474:474) (523:523:523))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (549:549:549))
        (PORT datab (480:480:480) (540:540:540))
        (PORT datac (483:483:483) (533:533:533))
        (PORT datad (452:452:452) (501:501:501))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (718:718:718) (721:721:721))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (768:768:768))
        (PORT datab (1295:1295:1295) (1275:1275:1275))
        (PORT datac (698:698:698) (700:700:700))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (591:591:591))
        (PORT datab (531:531:531) (580:580:580))
        (PORT datac (490:490:490) (544:544:544))
        (PORT datad (455:455:455) (507:507:507))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (2049:2049:2049) (2059:2059:2059))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1031:1031:1031))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SEND\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (450:450:450) (512:512:512))
        (PORT datad (3649:3649:3649) (3891:3891:3891))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SEND\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (210:210:210) (247:247:247))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1434:1434:1434))
        (PORT datab (269:269:269) (322:322:322))
        (PORT datac (705:705:705) (755:755:755))
        (PORT datad (666:666:666) (651:651:651))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[6\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[7\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[9\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[11\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[12\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[13\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[14\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[15\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4992:4992:4992) (4676:4676:4676))
        (PORT sclr (973:973:973) (1015:1015:1015))
        (PORT ena (2290:2290:2290) (2192:2192:2192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[16\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[17\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[18\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[19\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[20\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[21\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[22\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[23\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[24\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[25\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[26\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[27\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[28\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[29\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[30\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[31\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4971:4971:4971) (4658:4658:4658))
        (PORT sclr (1276:1276:1276) (1323:1323:1323))
        (PORT ena (2004:2004:2004) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (790:790:790))
        (PORT datab (479:479:479) (542:542:542))
        (PORT datac (483:483:483) (536:536:536))
        (PORT datad (474:474:474) (524:524:524))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (247:247:247))
        (PORT datad (714:714:714) (719:719:719))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (800:800:800))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (700:700:700) (702:702:702))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1430:1430:1430))
        (PORT datab (267:267:267) (320:320:320))
        (PORT datac (1217:1217:1217) (1211:1211:1211))
        (PORT datad (666:666:666) (651:651:651))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1695:1695:1695))
        (PORT datab (449:449:449) (454:454:454))
        (PORT datad (1514:1514:1514) (1506:1506:1506))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5222:5222:5222) (4867:4867:4867))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (408:408:408))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (274:274:274) (353:353:353))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (605:605:605))
        (PORT datab (323:323:323) (415:415:415))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (305:305:305) (388:388:388))
        (PORT datac (273:273:273) (353:353:353))
        (PORT datad (283:283:283) (357:357:357))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1042:1042:1042))
        (PORT datab (331:331:331) (413:413:413))
        (PORT datad (283:283:283) (360:360:360))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (660:660:660))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (650:650:650) (633:633:633))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (283:283:283) (358:358:358))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.HOLD\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1399:1399:1399))
        (PORT datab (1420:1420:1420) (1462:1462:1462))
        (PORT datac (3320:3320:3320) (3568:3568:3568))
        (PORT datad (272:272:272) (353:353:353))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.HOLD\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (4220:4220:4220) (4553:4553:4553))
        (PORT datac (704:704:704) (753:753:753))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cs\.HOLD\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (221:221:221) (255:255:255))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.HOLD)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5193:5193:5193) (4831:4831:4831))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1269:1269:1269))
        (PORT datac (1916:1916:1916) (1915:1915:1915))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4938:4938:4938) (4632:4632:4632))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.RESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4938:4938:4938) (4632:4632:4632))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (305:305:305))
        (PORT datac (809:809:809) (866:866:866))
        (PORT datad (1157:1157:1157) (1208:1208:1208))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (578:578:578))
        (PORT datad (457:457:457) (507:507:507))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (528:528:528) (576:576:576))
        (PORT datac (763:763:763) (799:799:799))
        (PORT datad (449:449:449) (498:498:498))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datac (220:220:220) (260:260:260))
        (PORT datad (931:931:931) (918:918:918))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.RESET\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3342:3342:3342) (3584:3584:3584))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (219:219:219) (259:259:259))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[31\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datac (1919:1919:1919) (1918:1918:1918))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[12\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[13\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[15\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4944:4944:4944) (4637:4637:4637))
        (PORT sclr (2491:2491:2491) (2529:2529:2529))
        (PORT ena (1098:1098:1098) (1062:1062:1062))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[16\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[17\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[18\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[19\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5005:5005:5005) (4705:4705:4705))
        (PORT sclr (2263:2263:2263) (2324:2324:2324))
        (PORT ena (1331:1331:1331) (1272:1272:1272))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (531:531:531))
        (PORT datab (474:474:474) (524:524:524))
        (PORT datac (433:433:433) (488:488:488))
        (PORT datad (461:461:461) (507:507:507))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (561:561:561))
        (PORT datab (728:728:728) (759:759:759))
        (PORT datac (741:741:741) (778:778:778))
        (PORT datad (462:462:462) (508:508:508))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (535:535:535))
        (PORT datab (469:469:469) (525:525:525))
        (PORT datac (473:473:473) (520:520:520))
        (PORT datad (462:462:462) (507:507:507))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (767:767:767))
        (PORT datab (512:512:512) (554:554:554))
        (PORT datac (471:471:471) (518:518:518))
        (PORT datad (438:438:438) (483:483:483))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (688:688:688) (684:684:684))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SAMPLE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (301:301:301))
        (PORT datab (467:467:467) (524:524:524))
        (PORT datac (803:803:803) (859:859:859))
        (PORT datad (1162:1162:1162) (1213:1213:1213))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SAMPLE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (970:970:970))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datac (220:220:220) (260:260:260))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SAMPLE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1210:1210:1210))
        (PORT datab (424:424:424) (447:447:447))
        (PORT datad (3651:3651:3651) (3894:3894:3894))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.SAMPLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5150:5150:5150) (4796:4796:4796))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datac (1204:1204:1204) (1224:1224:1224))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (303:303:303))
        (PORT datac (1019:1019:1019) (1049:1049:1049))
        (PORT datad (245:245:245) (274:274:274))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5151:5151:5151) (4791:4791:4791))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1116:1116:1116) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5151:5151:5151) (4791:4791:4791))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1116:1116:1116) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5151:5151:5151) (4791:4791:4791))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1116:1116:1116) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5151:5151:5151) (4791:4791:4791))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1116:1116:1116) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5151:5151:5151) (4791:4791:4791))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1116:1116:1116) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5151:5151:5151) (4791:4791:4791))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1116:1116:1116) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5151:5151:5151) (4791:4791:4791))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1116:1116:1116) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (384:384:384))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5151:5151:5151) (4791:4791:4791))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1116:1116:1116) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE adc_ena_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (291:291:291))
        (PORT datab (476:476:476) (482:482:482))
        (PORT datac (3287:3287:3287) (3537:3537:3537))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE adc_ena_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (557:557:557))
        (PORT datab (426:426:426) (448:448:448))
        (PORT datac (1180:1180:1180) (1170:1170:1170))
        (PORT datad (392:392:392) (393:393:393))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[31\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datac (1023:1023:1023) (1054:1054:1054))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[13\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5181:5181:5181) (4824:4824:4824))
        (PORT sclr (1801:1801:1801) (1856:1856:1856))
        (PORT ena (1332:1332:1332) (1284:1284:1284))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (741:741:741) (768:768:768))
        (PORT datac (478:478:478) (527:527:527))
        (PORT datad (473:473:473) (519:519:519))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1025:1025:1025))
        (PORT datab (646:646:646) (649:649:649))
        (PORT datac (678:678:678) (704:704:704))
        (PORT datad (366:366:366) (369:369:369))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (308:308:308))
        (PORT datad (242:242:242) (271:271:271))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_ena)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5150:5150:5150) (4796:4796:4796))
        (PORT sclr (1612:1612:1612) (1679:1679:1679))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_received\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2068:2068:2068) (2074:2074:2074))
        (PORT datad (235:235:235) (261:261:261))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_received)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5012:5012:5012) (4714:4714:4714))
        (PORT sclr (2173:2173:2173) (2223:2223:2223))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_uart\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (301:301:301))
        (PORT datab (1575:1575:1575) (1588:1588:1588))
        (PORT datad (222:222:222) (254:254:254))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_uart)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5193:5193:5193) (4831:4831:4831))
        (PORT sclr (1296:1296:1296) (1382:1382:1382))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4938:4938:4938) (4632:4632:4632))
        (PORT sclr (2506:2506:2506) (2541:2541:2541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LED_state\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (711:711:711) (739:739:739))
        (PORT datad (456:456:456) (511:511:511))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LED_state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (397:397:397))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wreq_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (698:698:698))
        (PORT datab (269:269:269) (321:321:321))
        (PORT datac (1218:1218:1218) (1212:1212:1212))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wreq_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (301:301:301))
        (PORT datab (255:255:255) (296:296:296))
        (PORT datac (1441:1441:1441) (1372:1372:1372))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wreq_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5193:5193:5193) (4831:4831:4831))
        (PORT sclr (1296:1296:1296) (1382:1382:1382))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1228:1228:1228) (1251:1251:1251))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1227:1227:1227) (1250:1250:1250))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1226:1226:1226) (1248:1248:1248))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1225:1225:1225) (1247:1247:1247))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1223:1223:1223) (1246:1246:1246))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1222:1222:1222) (1244:1244:1244))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1221:1221:1221) (1243:1243:1243))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1220:1220:1220) (1241:1241:1241))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1217:1217:1217) (1238:1238:1238))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1216:1216:1216) (1237:1237:1237))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1215:1215:1215) (1235:1235:1235))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1214:1214:1214) (1234:1234:1234))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1213:1213:1213) (1233:1233:1233))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1212:1212:1212) (1231:1231:1231))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1211:1211:1211) (1230:1230:1230))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1209:1209:1209) (1229:1229:1229))
        (PORT clrn (5182:5182:5182) (4825:4825:4825))
        (PORT sclr (1522:1522:1522) (1599:1599:1599))
        (PORT sload (1415:1415:1415) (1474:1474:1474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (953:953:953) (1001:1001:1001))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (954:954:954) (1003:1003:1003))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (955:955:955) (1004:1004:1004))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (956:956:956) (1006:1006:1006))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (958:958:958) (1007:1007:1007))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (959:959:959) (1008:1008:1008))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (960:960:960) (1010:1010:1010))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (961:961:961) (1011:1011:1011))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (964:964:964) (1014:1014:1014))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (965:965:965) (1016:1016:1016))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (966:966:966) (1017:1017:1017))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (967:967:967) (1018:1018:1018))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (748:748:748))
        (PORT datab (521:521:521) (569:569:569))
        (PORT datac (736:736:736) (762:762:762))
        (PORT datad (447:447:447) (496:496:496))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (869:869:869))
        (PORT datab (853:853:853) (896:896:896))
        (PORT datac (691:691:691) (722:722:722))
        (PORT datad (751:751:751) (798:798:798))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (770:770:770))
        (PORT datab (728:728:728) (764:764:764))
        (PORT datac (675:675:675) (703:703:703))
        (PORT datad (476:476:476) (523:523:523))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (778:778:778))
        (PORT datab (480:480:480) (540:540:540))
        (PORT datac (483:483:483) (533:533:533))
        (PORT datad (674:674:674) (696:696:696))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (745:745:745))
        (PORT datab (522:522:522) (571:571:571))
        (PORT datac (447:447:447) (505:505:505))
        (PORT datad (447:447:447) (497:497:497))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (711:711:711) (707:707:707))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (968:968:968) (1020:1020:1020))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (969:969:969) (1021:1021:1021))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (971:971:971) (1023:1023:1023))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (972:972:972) (1024:1024:1024))
        (PORT clrn (5415:5415:5415) (5083:5083:5083))
        (PORT sclr (1560:1560:1560) (1634:1634:1634))
        (PORT sload (1088:1088:1088) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (749:749:749))
        (PORT datab (479:479:479) (541:541:541))
        (PORT datac (483:483:483) (536:536:536))
        (PORT datad (692:692:692) (722:722:722))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (579:579:579))
        (PORT datab (723:723:723) (759:759:759))
        (PORT datac (485:485:485) (536:536:536))
        (PORT datad (451:451:451) (499:499:499))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1102:1102:1102))
        (PORT datab (1017:1017:1017) (1061:1061:1061))
        (PORT datac (1259:1259:1259) (1267:1267:1267))
        (PORT datad (699:699:699) (700:700:700))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (451:451:451))
        (PORT datab (242:242:242) (279:279:279))
        (PORT datac (383:383:383) (389:389:389))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (460:460:460))
        (PORT datac (321:321:321) (434:434:434))
        (PORT datad (315:315:315) (403:403:403))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (342:342:342))
        (PORT datab (1018:1018:1018) (1022:1022:1022))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5193:5193:5193) (4844:4844:4844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (486:486:486))
        (PORT datab (318:318:318) (419:419:419))
        (PORT datac (321:321:321) (424:424:424))
        (PORT datad (321:321:321) (409:409:409))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (337:337:337))
        (PORT datab (1012:1012:1012) (1015:1015:1015))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5193:5193:5193) (4844:4844:4844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (478:478:478))
        (PORT datab (322:322:322) (424:424:424))
        (PORT datac (312:312:312) (414:414:414))
        (PORT datad (314:314:314) (401:401:401))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (480:480:480))
        (PORT datab (320:320:320) (422:422:422))
        (PORT datac (314:314:314) (416:416:416))
        (PORT datad (316:316:316) (403:403:403))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5193:5193:5193) (4844:4844:4844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1121:1121:1121))
        (PORT datab (468:468:468) (523:523:523))
        (PORT datad (398:398:398) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.START)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5193:5193:5193) (4844:4844:4844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (303:303:303))
        (PORT datab (253:253:253) (295:295:295))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5193:5193:5193) (4844:4844:4844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (484:484:484))
        (PORT datab (316:316:316) (417:417:417))
        (PORT datac (320:320:320) (422:422:422))
        (PORT datad (320:320:320) (408:408:408))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (243:243:243) (280:280:280))
        (PORT datad (222:222:222) (255:255:255))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.STOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5193:5193:5193) (4844:4844:4844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1122:1122:1122))
        (PORT datab (294:294:294) (380:380:380))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (342:342:342))
        (PORT datab (1018:1018:1018) (1021:1021:1021))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5193:5193:5193) (4844:4844:4844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (483:483:483))
        (PORT datab (1019:1019:1019) (1023:1023:1023))
        (PORT datad (255:255:255) (296:296:296))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5193:5193:5193) (4844:4844:4844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (992:992:992) (983:983:983))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1213:1213:1213))
        (PORT datab (1052:1052:1052) (1083:1083:1083))
        (PORT datac (451:451:451) (513:513:513))
        (PORT datad (3648:3648:3648) (3891:3891:3891))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (658:658:658))
        (PORT datab (1506:1506:1506) (1539:1539:1539))
        (PORT datac (1372:1372:1372) (1340:1340:1340))
        (PORT datad (613:613:613) (592:592:592))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3810w\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1657:1657:1657))
        (PORT datab (1393:1393:1393) (1421:1421:1421))
        (PORT datac (1321:1321:1321) (1358:1358:1358))
        (PORT datad (237:237:237) (273:273:273))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3831w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1285:1285:1285))
        (PORT datab (1465:1465:1465) (1515:1515:1515))
        (PORT datac (1117:1117:1117) (1174:1174:1174))
        (PORT datad (704:704:704) (702:702:702))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2783w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1396:1396:1396))
        (PORT datab (1922:1922:1922) (1936:1936:1936))
        (PORT datac (1743:1743:1743) (1702:1702:1702))
        (PORT datad (1664:1664:1664) (1645:1645:1645))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (625:625:625))
        (PORT datab (325:325:325) (417:417:417))
        (PORT datad (1514:1514:1514) (1506:1506:1506))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3224w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (492:492:492))
        (PORT datac (754:754:754) (760:760:760))
        (PORT datad (755:755:755) (767:767:767))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3234w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (773:773:773))
        (PORT datab (283:283:283) (326:326:326))
        (PORT datac (694:694:694) (698:698:698))
        (PORT datad (510:510:510) (547:547:547))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (649:649:649) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6322:6322:6322) (6901:6901:6901))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5497:5497:5497) (5739:5739:5739))
        (PORT d[1] (4528:4528:4528) (4794:4794:4794))
        (PORT d[2] (4144:4144:4144) (4350:4350:4350))
        (PORT d[3] (6015:6015:6015) (6071:6071:6071))
        (PORT d[4] (4075:4075:4075) (4245:4245:4245))
        (PORT d[5] (3658:3658:3658) (3809:3809:3809))
        (PORT d[6] (5751:5751:5751) (5754:5754:5754))
        (PORT d[7] (4537:4537:4537) (4815:4815:4815))
        (PORT d[8] (5375:5375:5375) (5632:5632:5632))
        (PORT d[9] (4082:4082:4082) (4280:4280:4280))
        (PORT d[10] (3599:3599:3599) (3753:3753:3753))
        (PORT d[11] (8017:8017:8017) (8370:8370:8370))
        (PORT d[12] (5126:5126:5126) (5156:5156:5156))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3282:3282:3282))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT d[0] (3564:3564:3564) (3613:3613:3613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3342:3342:3342))
        (PORT d[1] (2839:2839:2839) (2901:2901:2901))
        (PORT d[2] (2791:2791:2791) (2954:2954:2954))
        (PORT d[3] (2335:2335:2335) (2479:2479:2479))
        (PORT d[4] (3460:3460:3460) (3640:3640:3640))
        (PORT d[5] (3537:3537:3537) (3713:3713:3713))
        (PORT d[6] (2743:2743:2743) (2842:2842:2842))
        (PORT d[7] (2750:2750:2750) (2893:2893:2893))
        (PORT d[8] (2309:2309:2309) (2439:2439:2439))
        (PORT d[9] (2897:2897:2897) (2972:2972:2972))
        (PORT d[10] (2762:2762:2762) (2901:2901:2901))
        (PORT d[11] (3180:3180:3180) (3321:3321:3321))
        (PORT d[12] (3201:3201:3201) (3351:3351:3351))
        (PORT clk (2488:2488:2488) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2477:2477:2477))
        (PORT d[0] (2171:2171:2171) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3810w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1295:1295:1295))
        (PORT datab (1471:1471:1471) (1521:1521:1521))
        (PORT datac (1124:1124:1124) (1182:1182:1182))
        (PORT datad (698:698:698) (694:694:694))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3213w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (598:598:598))
        (PORT datab (542:542:542) (572:572:572))
        (PORT datac (660:660:660) (668:668:668))
        (PORT datad (250:250:250) (284:284:284))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5713:5713:5713) (6198:6198:6198))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (3877:3877:3877))
        (PORT d[1] (4807:4807:4807) (4786:4786:4786))
        (PORT d[2] (3602:3602:3602) (3708:3708:3708))
        (PORT d[3] (2519:2519:2519) (2520:2520:2520))
        (PORT d[4] (2721:2721:2721) (2706:2706:2706))
        (PORT d[5] (4925:4925:4925) (5024:5024:5024))
        (PORT d[6] (4759:4759:4759) (4729:4729:4729))
        (PORT d[7] (3771:3771:3771) (3756:3756:3756))
        (PORT d[8] (3272:3272:3272) (3214:3214:3214))
        (PORT d[9] (3592:3592:3592) (3702:3702:3702))
        (PORT d[10] (3712:3712:3712) (3906:3906:3906))
        (PORT d[11] (5514:5514:5514) (5430:5430:5430))
        (PORT d[12] (7637:7637:7637) (7601:7601:7601))
        (PORT clk (2496:2496:2496) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2785:2785:2785))
        (PORT clk (2496:2496:2496) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT d[0] (3451:3451:3451) (3416:3416:3416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2353:2353:2353))
        (PORT d[1] (3682:3682:3682) (3777:3777:3777))
        (PORT d[2] (2583:2583:2583) (2658:2658:2658))
        (PORT d[3] (3470:3470:3470) (3648:3648:3648))
        (PORT d[4] (2935:2935:2935) (3042:3042:3042))
        (PORT d[5] (2956:2956:2956) (3039:3039:3039))
        (PORT d[6] (2428:2428:2428) (2554:2554:2554))
        (PORT d[7] (2813:2813:2813) (2947:2947:2947))
        (PORT d[8] (2628:2628:2628) (2746:2746:2746))
        (PORT d[9] (2283:2283:2283) (2370:2370:2370))
        (PORT d[10] (3135:3135:3135) (3312:3312:3312))
        (PORT d[11] (2753:2753:2753) (2831:2831:2831))
        (PORT d[12] (3314:3314:3314) (3492:3492:3492))
        (PORT clk (2453:2453:2453) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2441:2441:2441))
        (PORT d[0] (2009:2009:2009) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2425:2425:2425) (2500:2500:2500))
        (PORT datab (1248:1248:1248) (1339:1339:1339))
        (PORT datac (2115:2115:2115) (2178:2178:2178))
        (PORT datad (1505:1505:1505) (1568:1568:1568))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3841w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1286:1286:1286))
        (PORT datab (1466:1466:1466) (1515:1515:1515))
        (PORT datac (1118:1118:1118) (1175:1175:1175))
        (PORT datad (704:704:704) (702:702:702))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3244w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (823:823:823))
        (PORT datab (773:773:773) (799:799:799))
        (PORT datac (442:442:442) (454:454:454))
        (PORT datad (476:476:476) (498:498:498))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5199:5199:5199) (5548:5548:5548))
        (PORT clk (2563:2563:2563) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5529:5529:5529) (5733:5733:5733))
        (PORT d[1] (5190:5190:5190) (5266:5266:5266))
        (PORT d[2] (5109:5109:5109) (5313:5313:5313))
        (PORT d[3] (8204:8204:8204) (8341:8341:8341))
        (PORT d[4] (4538:4538:4538) (4775:4775:4775))
        (PORT d[5] (5405:5405:5405) (5511:5511:5511))
        (PORT d[6] (12615:12615:12615) (12926:12926:12926))
        (PORT d[7] (4545:4545:4545) (4502:4502:4502))
        (PORT d[8] (5496:5496:5496) (5602:5602:5602))
        (PORT d[9] (3670:3670:3670) (3809:3809:3809))
        (PORT d[10] (5329:5329:5329) (5448:5448:5448))
        (PORT d[11] (5842:5842:5842) (5917:5917:5917))
        (PORT d[12] (7415:7415:7415) (7464:7464:7464))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3028:3028:3028))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (PORT d[0] (3588:3588:3588) (3662:3662:3662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3457:3457:3457))
        (PORT d[1] (3093:3093:3093) (3186:3186:3186))
        (PORT d[2] (3247:3247:3247) (3429:3429:3429))
        (PORT d[3] (3887:3887:3887) (4100:4100:4100))
        (PORT d[4] (2947:2947:2947) (3023:3023:3023))
        (PORT d[5] (2639:2639:2639) (2727:2727:2727))
        (PORT d[6] (2866:2866:2866) (3035:3035:3035))
        (PORT d[7] (3507:3507:3507) (3609:3609:3609))
        (PORT d[8] (3155:3155:3155) (3321:3321:3321))
        (PORT d[9] (3364:3364:3364) (3528:3528:3528))
        (PORT d[10] (2828:2828:2828) (3014:3014:3014))
        (PORT d[11] (2277:2277:2277) (2350:2350:2350))
        (PORT d[12] (3246:3246:3246) (3286:3286:3286))
        (PORT clk (2516:2516:2516) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (PORT d[0] (2803:2803:2803) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3821w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1292:1292:1292))
        (PORT datab (1469:1469:1469) (1519:1519:1519))
        (PORT datac (1122:1122:1122) (1180:1180:1180))
        (PORT datad (699:699:699) (697:697:697))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3224w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (598:598:598))
        (PORT datab (542:542:542) (572:572:572))
        (PORT datac (660:660:660) (668:668:668))
        (PORT datad (249:249:249) (283:283:283))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4867:4867:4867) (5209:5209:5209))
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5518:5518:5518) (5780:5780:5780))
        (PORT d[1] (4174:4174:4174) (4320:4320:4320))
        (PORT d[2] (3970:3970:3970) (4108:4108:4108))
        (PORT d[3] (6532:6532:6532) (6720:6720:6720))
        (PORT d[4] (4940:4940:4940) (5222:5222:5222))
        (PORT d[5] (5124:5124:5124) (5264:5264:5264))
        (PORT d[6] (12539:12539:12539) (12881:12881:12881))
        (PORT d[7] (4518:4518:4518) (4507:4507:4507))
        (PORT d[8] (4314:4314:4314) (4313:4313:4313))
        (PORT d[9] (2787:2787:2787) (2854:2854:2854))
        (PORT d[10] (4970:4970:4970) (5165:5165:5165))
        (PORT d[11] (5853:5853:5853) (5960:5960:5960))
        (PORT d[12] (6017:6017:6017) (6081:6081:6081))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (2895:2895:2895))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (PORT d[0] (3576:3576:3576) (3526:3526:3526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2765:2765:2765))
        (PORT d[1] (3042:3042:3042) (3157:3157:3157))
        (PORT d[2] (2989:2989:2989) (3101:3101:3101))
        (PORT d[3] (3292:3292:3292) (3532:3532:3532))
        (PORT d[4] (3384:3384:3384) (3565:3565:3565))
        (PORT d[5] (3364:3364:3364) (3475:3475:3475))
        (PORT d[6] (2490:2490:2490) (2626:2626:2626))
        (PORT d[7] (3477:3477:3477) (3646:3646:3646))
        (PORT d[8] (2655:2655:2655) (2797:2797:2797))
        (PORT d[9] (3341:3341:3341) (3454:3454:3454))
        (PORT d[10] (2668:2668:2668) (2816:2816:2816))
        (PORT d[11] (2393:2393:2393) (2511:2511:2511))
        (PORT d[12] (3336:3336:3336) (3557:3557:3557))
        (PORT clk (2493:2493:2493) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT d[0] (2772:2772:2772) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1308:1308:1308))
        (PORT datab (1376:1376:1376) (1460:1460:1460))
        (PORT datac (1743:1743:1743) (1794:1794:1794))
        (PORT datad (2517:2517:2517) (2594:2594:2594))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT asdata (1134:1134:1134) (1128:1128:1128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1200:1200:1200))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (408:408:408) (418:418:418))
        (PORT datad (999:999:999) (1031:1031:1031))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1164:1164:1164) (1208:1208:1208))
        (PORT datad (1349:1349:1349) (1368:1368:1368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3572w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1406:1406:1406))
        (PORT datac (1324:1324:1324) (1361:1361:1361))
        (PORT datad (235:235:235) (271:271:271))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3758w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (1965:1965:1965))
        (PORT datac (975:975:975) (963:963:963))
        (PORT datad (1905:1905:1905) (1912:1912:1912))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3738w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2319:2319:2319) (2349:2349:2349))
        (PORT datac (1938:1938:1938) (1965:1965:1965))
        (PORT datad (221:221:221) (251:251:251))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3150w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1377:1377:1377))
        (PORT datab (424:424:424) (451:451:451))
        (PORT datac (1743:1743:1743) (1701:1701:1701))
        (PORT datad (943:943:943) (933:933:933))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3150w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (378:378:378))
        (PORT datab (1043:1043:1043) (1030:1030:1030))
        (PORT datac (790:790:790) (809:809:809))
        (PORT datad (253:253:253) (304:304:304))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3140w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1500:1500:1500) (1457:1457:1457))
        (PORT datad (924:924:924) (898:898:898))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6318:6318:6318) (6898:6898:6898))
        (PORT clk (2569:2569:2569) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3209:3209:3209))
        (PORT d[1] (5172:5172:5172) (5339:5339:5339))
        (PORT d[2] (3240:3240:3240) (3379:3379:3379))
        (PORT d[3] (5616:5616:5616) (5707:5707:5707))
        (PORT d[4] (3246:3246:3246) (3335:3335:3335))
        (PORT d[5] (7430:7430:7430) (7724:7724:7724))
        (PORT d[6] (9047:9047:9047) (9048:9048:9048))
        (PORT d[7] (2545:2545:2545) (2629:2629:2629))
        (PORT d[8] (2585:2585:2585) (2592:2592:2592))
        (PORT d[9] (2626:2626:2626) (2740:2740:2740))
        (PORT d[10] (5130:5130:5130) (5198:5198:5198))
        (PORT d[11] (5944:5944:5944) (5876:5876:5876))
        (PORT d[12] (5006:5006:5006) (5053:5053:5053))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2243:2243:2243))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (PORT d[0] (2645:2645:2645) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1660:1660:1660))
        (PORT d[1] (1646:1646:1646) (1630:1630:1630))
        (PORT d[2] (2048:2048:2048) (2029:2029:2029))
        (PORT d[3] (1878:1878:1878) (1926:1926:1926))
        (PORT d[4] (2058:2058:2058) (2049:2049:2049))
        (PORT d[5] (2060:2060:2060) (2094:2094:2094))
        (PORT d[6] (2636:2636:2636) (2766:2766:2766))
        (PORT d[7] (2972:2972:2972) (2928:2928:2928))
        (PORT d[8] (2344:2344:2344) (2414:2414:2414))
        (PORT d[9] (2339:2339:2339) (2322:2322:2322))
        (PORT d[10] (2655:2655:2655) (2702:2702:2702))
        (PORT d[11] (2353:2353:2353) (2462:2462:2462))
        (PORT d[12] (1649:1649:1649) (1688:1688:1688))
        (PORT clk (2522:2522:2522) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2516:2516:2516))
        (PORT d[0] (904:904:904) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3717w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1560:1560:1560))
        (PORT datab (312:312:312) (373:373:373))
        (PORT datac (1687:1687:1687) (1742:1742:1742))
        (PORT datad (708:708:708) (710:710:710))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3213w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (434:434:434))
        (PORT datab (342:342:342) (424:424:424))
        (PORT datad (777:777:777) (778:778:778))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3119w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (378:378:378))
        (PORT datac (726:726:726) (718:718:718))
        (PORT datad (253:253:253) (305:305:305))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7120:7120:7120) (7775:7775:7775))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4849:4849:4849) (5067:5067:5067))
        (PORT d[1] (5236:5236:5236) (5510:5510:5510))
        (PORT d[2] (4855:4855:4855) (5100:5100:5100))
        (PORT d[3] (7930:7930:7930) (8202:8202:8202))
        (PORT d[4] (3750:3750:3750) (3925:3925:3925))
        (PORT d[5] (6312:6312:6312) (6530:6530:6530))
        (PORT d[6] (10470:10470:10470) (10556:10556:10556))
        (PORT d[7] (3936:3936:3936) (4150:4150:4150))
        (PORT d[8] (5206:5206:5206) (5348:5348:5348))
        (PORT d[9] (4783:4783:4783) (5161:5161:5161))
        (PORT d[10] (4204:4204:4204) (4331:4331:4331))
        (PORT d[11] (7028:7028:7028) (7198:7198:7198))
        (PORT d[12] (5814:5814:5814) (5942:5942:5942))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3505:3505:3505))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (PORT d[0] (4124:4124:4124) (4136:4136:4136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2773:2773:2773))
        (PORT d[1] (2848:2848:2848) (2963:2963:2963))
        (PORT d[2] (2913:2913:2913) (3064:3064:3064))
        (PORT d[3] (2971:2971:2971) (3099:3099:3099))
        (PORT d[4] (3411:3411:3411) (3546:3546:3546))
        (PORT d[5] (3611:3611:3611) (3723:3723:3723))
        (PORT d[6] (3043:3043:3043) (3170:3170:3170))
        (PORT d[7] (3654:3654:3654) (3745:3745:3745))
        (PORT d[8] (2739:2739:2739) (2855:2855:2855))
        (PORT d[9] (2372:2372:2372) (2486:2486:2486))
        (PORT d[10] (3250:3250:3250) (3356:3356:3356))
        (PORT d[11] (2660:2660:2660) (2765:2765:2765))
        (PORT d[12] (3175:3175:3175) (3299:3299:3299))
        (PORT clk (2470:2470:2470) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (PORT d[0] (2489:2489:2489) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1416:1416:1416))
        (PORT datab (426:426:426) (437:437:437))
        (PORT datac (2809:2809:2809) (2863:2863:2863))
        (PORT datad (1436:1436:1436) (1498:1498:1498))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3582w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1408:1408:1408))
        (PORT datac (1323:1323:1323) (1359:1359:1359))
        (PORT datad (236:236:236) (272:272:272))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3768w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (800:800:800))
        (PORT datab (1408:1408:1408) (1425:1425:1425))
        (PORT datad (1609:1609:1609) (1621:1621:1621))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3748w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2075:2075:2075))
        (PORT datac (216:216:216) (255:255:255))
        (PORT datad (1693:1693:1693) (1738:1738:1738))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3150w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (296:296:296))
        (PORT datad (1047:1047:1047) (1049:1049:1049))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7069:7069:7069) (7648:7648:7648))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3318:3318:3318))
        (PORT d[1] (3292:3292:3292) (3425:3425:3425))
        (PORT d[2] (5674:5674:5674) (5934:5934:5934))
        (PORT d[3] (5998:5998:5998) (6137:6137:6137))
        (PORT d[4] (4050:4050:4050) (4190:4190:4190))
        (PORT d[5] (6329:6329:6329) (6511:6511:6511))
        (PORT d[6] (8162:8162:8162) (8248:8248:8248))
        (PORT d[7] (3156:3156:3156) (3340:3340:3340))
        (PORT d[8] (4495:4495:4495) (4606:4606:4606))
        (PORT d[9] (3131:3131:3131) (3344:3344:3344))
        (PORT d[10] (4888:4888:4888) (4974:4974:4974))
        (PORT d[11] (6793:6793:6793) (7009:7009:7009))
        (PORT d[12] (5332:5332:5332) (5385:5385:5385))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2379:2379:2379))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT d[0] (3101:3101:3101) (3092:3092:3092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2671:2671:2671))
        (PORT d[1] (2135:2135:2135) (2214:2214:2214))
        (PORT d[2] (2568:2568:2568) (2729:2729:2729))
        (PORT d[3] (2204:2204:2204) (2256:2256:2256))
        (PORT d[4] (2691:2691:2691) (2802:2802:2802))
        (PORT d[5] (2138:2138:2138) (2170:2170:2170))
        (PORT d[6] (2613:2613:2613) (2710:2710:2710))
        (PORT d[7] (2369:2369:2369) (2504:2504:2504))
        (PORT d[8] (2641:2641:2641) (2762:2762:2762))
        (PORT d[9] (2686:2686:2686) (2760:2760:2760))
        (PORT d[10] (2559:2559:2559) (2611:2611:2611))
        (PORT d[11] (1849:1849:1849) (1874:1874:1874))
        (PORT d[12] (1595:1595:1595) (1634:1634:1634))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (PORT d[0] (1923:1923:1923) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3728w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1554:1554:1554))
        (PORT datab (479:479:479) (500:500:500))
        (PORT datac (1673:1673:1673) (1726:1726:1726))
        (PORT datad (286:286:286) (336:336:336))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2942w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (851:851:851))
        (PORT datab (1041:1041:1041) (1029:1029:1029))
        (PORT datad (1050:1050:1050) (1052:1052:1052))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3130w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (382:382:382))
        (PORT datab (283:283:283) (343:343:343))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5548:5548:5548) (5897:5897:5897))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5106:5106:5106) (5311:5311:5311))
        (PORT d[1] (4846:4846:4846) (4927:4927:4927))
        (PORT d[2] (4504:4504:4504) (4734:4734:4734))
        (PORT d[3] (7570:7570:7570) (7719:7719:7719))
        (PORT d[4] (4848:4848:4848) (5091:5091:5091))
        (PORT d[5] (4478:4478:4478) (4602:4602:4602))
        (PORT d[6] (12156:12156:12156) (12428:12428:12428))
        (PORT d[7] (5181:5181:5181) (5165:5165:5165))
        (PORT d[8] (5422:5422:5422) (5527:5527:5527))
        (PORT d[9] (3754:3754:3754) (3896:3896:3896))
        (PORT d[10] (4570:4570:4570) (4694:4694:4694))
        (PORT d[11] (5229:5229:5229) (5336:5336:5336))
        (PORT d[12] (7040:7040:7040) (7084:7084:7084))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2615:2615:2615))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3235:3235:3235) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3112:3112:3112))
        (PORT d[1] (2587:2587:2587) (2662:2662:2662))
        (PORT d[2] (3110:3110:3110) (3233:3233:3233))
        (PORT d[3] (3566:3566:3566) (3784:3784:3784))
        (PORT d[4] (2574:2574:2574) (2656:2656:2656))
        (PORT d[5] (3415:3415:3415) (3536:3536:3536))
        (PORT d[6] (3029:3029:3029) (3148:3148:3148))
        (PORT d[7] (3149:3149:3149) (3256:3256:3256))
        (PORT d[8] (2771:2771:2771) (2944:2944:2944))
        (PORT d[9] (3352:3352:3352) (3440:3440:3440))
        (PORT d[10] (3725:3725:3725) (3841:3841:3841))
        (PORT d[11] (3077:3077:3077) (3182:3182:3182))
        (PORT d[12] (2572:2572:2572) (2619:2619:2619))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (PORT d[0] (1802:1802:1802) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1624:1624:1624))
        (PORT datab (1244:1244:1244) (1334:1334:1334))
        (PORT datac (1732:1732:1732) (1622:1622:1622))
        (PORT datad (2097:2097:2097) (2146:2146:2146))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1272:1272:1272) (1241:1241:1241))
        (PORT datac (585:585:585) (567:567:567))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3871w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1290:1290:1290))
        (PORT datab (1468:1468:1468) (1518:1518:1518))
        (PORT datac (1120:1120:1120) (1178:1178:1178))
        (PORT datad (701:701:701) (699:699:699))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3274w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (824:824:824))
        (PORT datab (777:777:777) (805:805:805))
        (PORT datac (446:446:446) (459:459:459))
        (PORT datad (480:480:480) (502:502:502))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6169:6169:6169) (6699:6699:6699))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7179:7179:7179) (7299:7299:7299))
        (PORT d[1] (2794:2794:2794) (2863:2863:2863))
        (PORT d[2] (3673:3673:3673) (3871:3871:3871))
        (PORT d[3] (7400:7400:7400) (7512:7512:7512))
        (PORT d[4] (4760:4760:4760) (4922:4922:4922))
        (PORT d[5] (4366:4366:4366) (4297:4297:4297))
        (PORT d[6] (4110:4110:4110) (4222:4222:4222))
        (PORT d[7] (3034:3034:3034) (3014:3014:3014))
        (PORT d[8] (4524:4524:4524) (4617:4617:4617))
        (PORT d[9] (3043:3043:3043) (3169:3169:3169))
        (PORT d[10] (6598:6598:6598) (6682:6682:6682))
        (PORT d[11] (4840:4840:4840) (4887:4887:4887))
        (PORT d[12] (6519:6519:6519) (6663:6663:6663))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2096:2096:2096))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (PORT d[0] (2453:2453:2453) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2274:2274:2274))
        (PORT d[1] (2150:2150:2150) (2189:2189:2189))
        (PORT d[2] (2862:2862:2862) (2979:2979:2979))
        (PORT d[3] (2828:2828:2828) (3028:3028:3028))
        (PORT d[4] (2163:2163:2163) (2210:2210:2210))
        (PORT d[5] (2386:2386:2386) (2503:2503:2503))
        (PORT d[6] (2964:2964:2964) (3041:3041:3041))
        (PORT d[7] (2807:2807:2807) (2910:2910:2910))
        (PORT d[8] (2671:2671:2671) (2800:2800:2800))
        (PORT d[9] (3027:3027:3027) (3085:3085:3085))
        (PORT d[10] (2772:2772:2772) (2917:2917:2917))
        (PORT d[11] (2396:2396:2396) (2477:2477:2477))
        (PORT d[12] (2182:2182:2182) (2199:2199:2199))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (PORT d[0] (1958:1958:1958) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3851w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1293:1293:1293))
        (PORT datab (1470:1470:1470) (1520:1520:1520))
        (PORT datac (1123:1123:1123) (1181:1181:1181))
        (PORT datad (699:699:699) (696:696:696))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3254w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (823:823:823))
        (PORT datab (776:776:776) (803:803:803))
        (PORT datac (445:445:445) (457:457:457))
        (PORT datad (478:478:478) (500:500:500))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6707:6707:6707) (7292:7292:7292))
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3701:3701:3701))
        (PORT d[1] (4021:4021:4021) (4170:4170:4170))
        (PORT d[2] (3653:3653:3653) (3773:3773:3773))
        (PORT d[3] (6480:6480:6480) (6632:6632:6632))
        (PORT d[4] (3323:3323:3323) (3423:3423:3423))
        (PORT d[5] (5858:5858:5858) (5956:5956:5956))
        (PORT d[6] (7726:7726:7726) (7796:7796:7796))
        (PORT d[7] (3103:3103:3103) (3273:3273:3273))
        (PORT d[8] (5924:5924:5924) (6090:6090:6090))
        (PORT d[9] (3815:3815:3815) (4010:4010:4010))
        (PORT d[10] (6581:6581:6581) (6701:6701:6701))
        (PORT d[11] (7201:7201:7201) (7458:7458:7458))
        (PORT d[12] (5691:5691:5691) (5744:5744:5744))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2675:2675:2675))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (PORT d[0] (3226:3226:3226) (3278:3278:3278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2972:2972:2972))
        (PORT d[1] (2938:2938:2938) (3003:3003:3003))
        (PORT d[2] (3147:3147:3147) (3246:3246:3246))
        (PORT d[3] (1947:1947:1947) (2056:2056:2056))
        (PORT d[4] (2574:2574:2574) (2637:2637:2637))
        (PORT d[5] (2624:2624:2624) (2713:2713:2713))
        (PORT d[6] (2635:2635:2635) (2696:2696:2696))
        (PORT d[7] (2704:2704:2704) (2790:2790:2790))
        (PORT d[8] (2351:2351:2351) (2475:2475:2475))
        (PORT d[9] (2597:2597:2597) (2692:2692:2692))
        (PORT d[10] (2894:2894:2894) (2985:2985:2985))
        (PORT d[11] (2260:2260:2260) (2313:2313:2313))
        (PORT d[12] (2630:2630:2630) (2703:2703:2703))
        (PORT clk (2493:2493:2493) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (PORT d[0] (1952:1952:1952) (1916:1916:1916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1299:1299:1299))
        (PORT datab (2453:2453:2453) (2373:2373:2373))
        (PORT datac (1332:1332:1332) (1426:1426:1426))
        (PORT datad (2085:2085:2085) (2088:2088:2088))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3861w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1290:1290:1290))
        (PORT datab (1468:1468:1468) (1518:1518:1518))
        (PORT datac (1121:1121:1121) (1178:1178:1178))
        (PORT datad (701:701:701) (698:698:698))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3264w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (824:824:824))
        (PORT datab (777:777:777) (805:805:805))
        (PORT datac (446:446:446) (459:459:459))
        (PORT datad (479:479:479) (501:501:501))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6766:6766:6766) (7393:7393:7393))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4683:4683:4683) (4842:4842:4842))
        (PORT d[1] (6366:6366:6366) (6642:6642:6642))
        (PORT d[2] (4592:4592:4592) (4856:4856:4856))
        (PORT d[3] (9091:9091:9091) (9357:9357:9357))
        (PORT d[4] (4087:4087:4087) (4256:4256:4256))
        (PORT d[5] (6325:6325:6325) (6551:6551:6551))
        (PORT d[6] (11545:11545:11545) (11625:11625:11625))
        (PORT d[7] (3885:3885:3885) (4086:4086:4086))
        (PORT d[8] (6207:6207:6207) (6335:6335:6335))
        (PORT d[9] (5113:5113:5113) (5490:5490:5490))
        (PORT d[10] (5265:5265:5265) (5387:5387:5387))
        (PORT d[11] (8072:8072:8072) (8230:8230:8230))
        (PORT d[12] (4281:4281:4281) (4337:4337:4337))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (2942:2942:2942))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT d[0] (3225:3225:3225) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2741:2741:2741))
        (PORT d[1] (2904:2904:2904) (2975:2975:2975))
        (PORT d[2] (2507:2507:2507) (2638:2638:2638))
        (PORT d[3] (2828:2828:2828) (2912:2912:2912))
        (PORT d[4] (3392:3392:3392) (3493:3493:3493))
        (PORT d[5] (3036:3036:3036) (3135:3135:3135))
        (PORT d[6] (2821:2821:2821) (2899:2899:2899))
        (PORT d[7] (3016:3016:3016) (3092:3092:3092))
        (PORT d[8] (2787:2787:2787) (2905:2905:2905))
        (PORT d[9] (2710:2710:2710) (2813:2813:2813))
        (PORT d[10] (2664:2664:2664) (2754:2754:2754))
        (PORT d[11] (2233:2233:2233) (2301:2301:2301))
        (PORT d[12] (2431:2431:2431) (2515:2515:2515))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d[0] (1759:1759:1759) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3881w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1288:1288:1288))
        (PORT datab (1467:1467:1467) (1517:1517:1517))
        (PORT datac (1119:1119:1119) (1176:1176:1176))
        (PORT datad (703:703:703) (700:700:700))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3284w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (602:602:602))
        (PORT datab (539:539:539) (569:569:569))
        (PORT datac (658:658:658) (666:666:666))
        (PORT datad (255:255:255) (289:289:289))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6739:6739:6739) (7348:7348:7348))
        (PORT clk (2555:2555:2555) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (4615:4615:4615))
        (PORT d[1] (5325:5325:5325) (5630:5630:5630))
        (PORT d[2] (5633:5633:5633) (5964:5964:5964))
        (PORT d[3] (6689:6689:6689) (6817:6817:6817))
        (PORT d[4] (5118:5118:5118) (5304:5304:5304))
        (PORT d[5] (6406:6406:6406) (6680:6680:6680))
        (PORT d[6] (11352:11352:11352) (11547:11547:11547))
        (PORT d[7] (4754:4754:4754) (5082:5082:5082))
        (PORT d[8] (5641:5641:5641) (5876:5876:5876))
        (PORT d[9] (5556:5556:5556) (5968:5968:5968))
        (PORT d[10] (4647:4647:4647) (4688:4688:4688))
        (PORT d[11] (3829:3829:3829) (3862:3862:3862))
        (PORT d[12] (4826:4826:4826) (4985:4985:4985))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2457:2457:2457))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (PORT d[0] (3087:3087:3087) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (2000:2000:2000))
        (PORT d[1] (4022:4022:4022) (4206:4206:4206))
        (PORT d[2] (2421:2421:2421) (2510:2510:2510))
        (PORT d[3] (3076:3076:3076) (3247:3247:3247))
        (PORT d[4] (3120:3120:3120) (3267:3267:3267))
        (PORT d[5] (3174:3174:3174) (3230:3230:3230))
        (PORT d[6] (2537:2537:2537) (2590:2590:2590))
        (PORT d[7] (3176:3176:3176) (3326:3326:3326))
        (PORT d[8] (3123:3123:3123) (3302:3302:3302))
        (PORT d[9] (3508:3508:3508) (3672:3672:3672))
        (PORT d[10] (2896:2896:2896) (2956:2956:2956))
        (PORT d[11] (3157:3157:3157) (3302:3302:3302))
        (PORT d[12] (3154:3154:3154) (3303:3303:3303))
        (PORT clk (2508:2508:2508) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2495:2495:2495))
        (PORT d[0] (2746:2746:2746) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1624:1624:1624))
        (PORT datab (1245:1245:1245) (1336:1336:1336))
        (PORT datac (2684:2684:2684) (2561:2561:2561))
        (PORT datad (3321:3321:3321) (3264:3264:3264))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (449:449:449) (452:452:452))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1097:1097:1097) (1152:1152:1152))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT asdata (838:838:838) (853:853:853))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3385w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1965:1965:1965) (1970:1970:1970))
        (PORT datac (974:974:974) (962:962:962))
        (PORT datad (1909:1909:1909) (1915:1915:1915))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3405w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2320:2320:2320) (2351:2351:2351))
        (PORT datac (1940:1940:1940) (1967:1967:1967))
        (PORT datad (219:219:219) (248:248:248))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (852:852:852))
        (PORT datab (754:754:754) (769:769:769))
        (PORT datac (1219:1219:1219) (1218:1218:1218))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (1093:1093:1093))
        (PORT datac (1219:1219:1219) (1218:1218:1218))
        (PORT datad (732:732:732) (738:738:738))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (802:802:802))
        (PORT datac (1219:1219:1219) (1218:1218:1218))
        (PORT datad (686:686:686) (688:688:688))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2803w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datac (1368:1368:1368) (1347:1347:1347))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2803w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (669:669:669))
        (PORT datab (263:263:263) (309:309:309))
        (PORT datac (1056:1056:1056) (1050:1050:1050))
        (PORT datad (246:246:246) (277:277:277))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7055:7055:7055) (7634:7634:7634))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3611:3611:3611) (3680:3680:3680))
        (PORT d[1] (3684:3684:3684) (3819:3819:3819))
        (PORT d[2] (2885:2885:2885) (2966:2966:2966))
        (PORT d[3] (6153:6153:6153) (6310:6310:6310))
        (PORT d[4] (4388:4388:4388) (4524:4524:4524))
        (PORT d[5] (6678:6678:6678) (6858:6858:6858))
        (PORT d[6] (7781:7781:7781) (7859:7859:7859))
        (PORT d[7] (3458:3458:3458) (3619:3619:3619))
        (PORT d[8] (4828:4828:4828) (4931:4931:4931))
        (PORT d[9] (3735:3735:3735) (3917:3917:3917))
        (PORT d[10] (5221:5221:5221) (5309:5309:5309))
        (PORT d[11] (6812:6812:6812) (7026:7026:7026))
        (PORT d[12] (5702:5702:5702) (5757:5757:5757))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1851:1851:1851))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT d[0] (2505:2505:2505) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2652:2652:2652))
        (PORT d[1] (2986:2986:2986) (3054:3054:3054))
        (PORT d[2] (2415:2415:2415) (2547:2547:2547))
        (PORT d[3] (2317:2317:2317) (2423:2423:2423))
        (PORT d[4] (2652:2652:2652) (2723:2723:2723))
        (PORT d[5] (2191:2191:2191) (2237:2237:2237))
        (PORT d[6] (3009:3009:3009) (3072:3072:3072))
        (PORT d[7] (3355:3355:3355) (3431:3431:3431))
        (PORT d[8] (2295:2295:2295) (2421:2421:2421))
        (PORT d[9] (2873:2873:2873) (2960:2960:2960))
        (PORT d[10] (3230:3230:3230) (3316:3316:3316))
        (PORT d[11] (2212:2212:2212) (2243:2243:2243))
        (PORT d[12] (2339:2339:2339) (2421:2421:2421))
        (PORT clk (2495:2495:2495) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (PORT d[0] (2338:2338:2338) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3395w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (793:793:793))
        (PORT datab (1410:1410:1410) (1427:1427:1427))
        (PORT datad (1608:1608:1608) (1619:1619:1619))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3415w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2074:2074:2074))
        (PORT datab (1730:1730:1730) (1787:1787:1787))
        (PORT datad (218:218:218) (247:247:247))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2793w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datac (1367:1367:1367) (1346:1346:1346))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2813w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (729:729:729))
        (PORT datab (1089:1089:1089) (1085:1085:1085))
        (PORT datac (708:708:708) (699:699:699))
        (PORT datad (226:226:226) (259:259:259))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6016:6016:6016) (6469:6469:6469))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3562:3562:3562))
        (PORT d[1] (3665:3665:3665) (3641:3641:3641))
        (PORT d[2] (3191:3191:3191) (3280:3280:3280))
        (PORT d[3] (3559:3559:3559) (3566:3566:3566))
        (PORT d[4] (3761:3761:3761) (3743:3743:3743))
        (PORT d[5] (3796:3796:3796) (3891:3891:3891))
        (PORT d[6] (3672:3672:3672) (3650:3650:3650))
        (PORT d[7] (3937:3937:3937) (3896:3896:3896))
        (PORT d[8] (4315:4315:4315) (4263:4263:4263))
        (PORT d[9] (3930:3930:3930) (4080:4080:4080))
        (PORT d[10] (3312:3312:3312) (3468:3468:3468))
        (PORT d[11] (3819:3819:3819) (3748:3748:3748))
        (PORT d[12] (6152:6152:6152) (6129:6129:6129))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3304:3304:3304))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT d[0] (3932:3932:3932) (3935:3935:3935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (3039:3039:3039))
        (PORT d[1] (3695:3695:3695) (3795:3795:3795))
        (PORT d[2] (3010:3010:3010) (3118:3118:3118))
        (PORT d[3] (3555:3555:3555) (3767:3767:3767))
        (PORT d[4] (2996:2996:2996) (3107:3107:3107))
        (PORT d[5] (3693:3693:3693) (3791:3791:3791))
        (PORT d[6] (2464:2464:2464) (2596:2596:2596))
        (PORT d[7] (2848:2848:2848) (3031:3031:3031))
        (PORT d[8] (2617:2617:2617) (2742:2742:2742))
        (PORT d[9] (2711:2711:2711) (2845:2845:2845))
        (PORT d[10] (3113:3113:3113) (3256:3256:3256))
        (PORT d[11] (3218:3218:3218) (3397:3397:3397))
        (PORT d[12] (3354:3354:3354) (3443:3443:3443))
        (PORT clk (2474:2474:2474) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (PORT d[0] (2209:2209:2209) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2283:2283:2283) (2183:2183:2183))
        (PORT datab (2183:2183:2183) (2258:2258:2258))
        (PORT datac (1332:1332:1332) (1425:1425:1425))
        (PORT datad (1135:1135:1135) (1205:1205:1205))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3385w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2323:2323:2323) (2354:2354:2354))
        (PORT datac (1944:1944:1944) (1971:1971:1971))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1322:1322:1322))
        (PORT datac (1219:1219:1219) (1218:1218:1218))
        (PORT datad (1171:1171:1171) (1128:1128:1128))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2783w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (286:286:286))
        (PORT datab (271:271:271) (310:310:310))
        (PORT datac (1051:1051:1051) (1044:1044:1044))
        (PORT datad (224:224:224) (260:260:260))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7154:7154:7154) (7810:7810:7810))
        (PORT clk (2536:2536:2536) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4504:4504:4504) (4723:4723:4723))
        (PORT d[1] (4552:4552:4552) (4819:4819:4819))
        (PORT d[2] (4794:4794:4794) (5039:5039:5039))
        (PORT d[3] (7960:7960:7960) (8228:8228:8228))
        (PORT d[4] (3765:3765:3765) (3940:3940:3940))
        (PORT d[5] (5935:5935:5935) (6149:6149:6149))
        (PORT d[6] (10747:10747:10747) (10815:10815:10815))
        (PORT d[7] (4273:4273:4273) (4478:4478:4478))
        (PORT d[8] (4445:4445:4445) (4586:4586:4586))
        (PORT d[9] (4810:4810:4810) (5191:5191:5191))
        (PORT d[10] (4137:4137:4137) (4254:4254:4254))
        (PORT d[11] (6347:6347:6347) (6527:6527:6527))
        (PORT d[12] (5142:5142:5142) (5278:5278:5278))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3294:3294:3294))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (PORT d[0] (3937:3937:3937) (3925:3925:3925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2833:2833:2833))
        (PORT d[1] (2880:2880:2880) (3031:3031:3031))
        (PORT d[2] (2819:2819:2819) (2970:2970:2970))
        (PORT d[3] (2560:2560:2560) (2687:2687:2687))
        (PORT d[4] (3414:3414:3414) (3568:3568:3568))
        (PORT d[5] (2998:2998:2998) (3123:3123:3123))
        (PORT d[6] (2982:2982:2982) (3096:3096:3096))
        (PORT d[7] (3361:3361:3361) (3451:3451:3451))
        (PORT d[8] (2790:2790:2790) (2933:2933:2933))
        (PORT d[9] (3086:3086:3086) (3188:3188:3188))
        (PORT d[10] (2945:2945:2945) (3057:3057:3057))
        (PORT d[11] (2621:2621:2621) (2720:2720:2720))
        (PORT d[12] (2503:2503:2503) (2635:2635:2635))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (PORT d[0] (2096:2096:2096) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3395w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2074:2074:2074))
        (PORT datab (1731:1731:1731) (1788:1788:1788))
        (PORT datad (217:217:217) (246:246:246))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2793w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (731:731:731))
        (PORT datab (1093:1093:1093) (1090:1090:1090))
        (PORT datac (713:713:713) (704:704:704))
        (PORT datad (229:229:229) (262:262:262))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5823:5823:5823) (6357:6357:6357))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1334:1334:1334))
        (PORT d[1] (2114:2114:2114) (2121:2121:2121))
        (PORT d[2] (3422:3422:3422) (3469:3469:3469))
        (PORT d[3] (2928:2928:2928) (2920:2920:2920))
        (PORT d[4] (1689:1689:1689) (1679:1679:1679))
        (PORT d[5] (1432:1432:1432) (1453:1453:1453))
        (PORT d[6] (2455:2455:2455) (2432:2432:2432))
        (PORT d[7] (2176:2176:2176) (2188:2188:2188))
        (PORT d[8] (3991:3991:3991) (3957:3957:3957))
        (PORT d[9] (1416:1416:1416) (1431:1431:1431))
        (PORT d[10] (2833:2833:2833) (2822:2822:2822))
        (PORT d[11] (6006:6006:6006) (5928:5928:5928))
        (PORT d[12] (5481:5481:5481) (5445:5445:5445))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2384:2384:2384))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT d[0] (3061:3061:3061) (3015:3015:3015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2704:2704:2704))
        (PORT d[1] (2835:2835:2835) (2879:2879:2879))
        (PORT d[2] (3374:3374:3374) (3482:3482:3482))
        (PORT d[3] (3451:3451:3451) (3637:3637:3637))
        (PORT d[4] (2882:2882:2882) (2941:2941:2941))
        (PORT d[5] (2575:2575:2575) (2621:2621:2621))
        (PORT d[6] (2675:2675:2675) (2744:2744:2744))
        (PORT d[7] (2023:2023:2023) (2125:2125:2125))
        (PORT d[8] (2242:2242:2242) (2340:2340:2340))
        (PORT d[9] (2280:2280:2280) (2376:2376:2376))
        (PORT d[10] (2724:2724:2724) (2834:2834:2834))
        (PORT d[11] (2340:2340:2340) (2414:2414:2414))
        (PORT d[12] (3301:3301:3301) (3475:3475:3475))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT d[0] (1888:1888:1888) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2532:2532:2532) (2607:2607:2607))
        (PORT datab (1377:1377:1377) (1461:1461:1461))
        (PORT datac (1822:1822:1822) (1854:1854:1854))
        (PORT datad (1132:1132:1132) (1201:1201:1201))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~245)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (813:813:813))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1085:1085:1085) (1137:1137:1137))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3375w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2074:2074:2074))
        (PORT datab (1729:1729:1729) (1785:1785:1785))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2773w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (732:732:732))
        (PORT datab (1094:1094:1094) (1091:1091:1091))
        (PORT datac (714:714:714) (705:705:705))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6234:6234:6234) (6805:6805:6805))
        (PORT clk (2496:2496:2496) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6113:6113:6113) (6254:6254:6254))
        (PORT d[1] (3541:3541:3541) (3640:3640:3640))
        (PORT d[2] (6053:6053:6053) (6413:6413:6413))
        (PORT d[3] (6331:6331:6331) (6492:6492:6492))
        (PORT d[4] (6001:6001:6001) (6247:6247:6247))
        (PORT d[5] (7553:7553:7553) (7862:7862:7862))
        (PORT d[6] (3051:3051:3051) (3162:3162:3162))
        (PORT d[7] (5483:5483:5483) (5811:5811:5811))
        (PORT d[8] (6451:6451:6451) (6687:6687:6687))
        (PORT d[9] (2290:2290:2290) (2414:2414:2414))
        (PORT d[10] (4078:4078:4078) (4150:4150:4150))
        (PORT d[11] (5169:5169:5169) (5219:5219:5219))
        (PORT d[12] (5460:5460:5460) (5606:5606:5606))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2119:2119:2119))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2515:2515:2515))
        (PORT d[0] (2760:2760:2760) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3163:3163:3163))
        (PORT d[1] (2992:2992:2992) (3061:3061:3061))
        (PORT d[2] (2808:2808:2808) (2932:2932:2932))
        (PORT d[3] (3187:3187:3187) (3383:3383:3383))
        (PORT d[4] (2673:2673:2673) (2775:2775:2775))
        (PORT d[5] (2700:2700:2700) (2803:2803:2803))
        (PORT d[6] (2531:2531:2531) (2605:2605:2605))
        (PORT d[7] (2368:2368:2368) (2439:2439:2439))
        (PORT d[8] (3064:3064:3064) (3231:3231:3231))
        (PORT d[9] (3233:3233:3233) (3284:3284:3284))
        (PORT d[10] (2703:2703:2703) (2804:2804:2804))
        (PORT d[11] (2365:2365:2365) (2450:2450:2450))
        (PORT d[12] (2721:2721:2721) (2830:2830:2830))
        (PORT clk (2449:2449:2449) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2433:2433:2433))
        (PORT d[0] (2638:2638:2638) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3355w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1558:1558:1558))
        (PORT datab (480:480:480) (501:501:501))
        (PORT datac (1683:1683:1683) (1738:1738:1738))
        (PORT datad (281:281:281) (330:330:330))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2753w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (731:731:731))
        (PORT datab (1093:1093:1093) (1089:1089:1089))
        (PORT datac (712:712:712) (703:703:703))
        (PORT datad (228:228:228) (261:261:261))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6336:6336:6336) (6920:6920:6920))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (5048:5048:5048))
        (PORT d[1] (3743:3743:3743) (3937:3937:3937))
        (PORT d[2] (3677:3677:3677) (3833:3833:3833))
        (PORT d[3] (6776:6776:6776) (6919:6919:6919))
        (PORT d[4] (3697:3697:3697) (3837:3837:3837))
        (PORT d[5] (5840:5840:5840) (5972:5972:5972))
        (PORT d[6] (5558:5558:5558) (5626:5626:5626))
        (PORT d[7] (3548:3548:3548) (3763:3763:3763))
        (PORT d[8] (5910:5910:5910) (6101:6101:6101))
        (PORT d[9] (5178:5178:5178) (5408:5408:5408))
        (PORT d[10] (3617:3617:3617) (3773:3773:3773))
        (PORT d[11] (7923:7923:7923) (8201:8201:8201))
        (PORT d[12] (5469:5469:5469) (5508:5508:5508))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3185:3185:3185))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (PORT d[0] (3719:3719:3719) (3816:3816:3816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2764:2764:2764))
        (PORT d[1] (3023:3023:3023) (3138:3138:3138))
        (PORT d[2] (3060:3060:3060) (3183:3183:3183))
        (PORT d[3] (2363:2363:2363) (2500:2500:2500))
        (PORT d[4] (3314:3314:3314) (3416:3416:3416))
        (PORT d[5] (3659:3659:3659) (3748:3748:3748))
        (PORT d[6] (2727:2727:2727) (2841:2841:2841))
        (PORT d[7] (2416:2416:2416) (2554:2554:2554))
        (PORT d[8] (2647:2647:2647) (2779:2779:2779))
        (PORT d[9] (2785:2785:2785) (2938:2938:2938))
        (PORT d[10] (3201:3201:3201) (3354:3354:3354))
        (PORT d[11] (3121:3121:3121) (3253:3253:3253))
        (PORT d[12] (2776:2776:2776) (2905:2905:2905))
        (PORT clk (2461:2461:2461) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (PORT d[0] (2676:2676:2676) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2848:2848:2848) (2847:2847:2847))
        (PORT datab (1164:1164:1164) (1234:1234:1234))
        (PORT datac (2816:2816:2816) (2902:2902:2902))
        (PORT datad (899:899:899) (985:985:985))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3365w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2317:2317:2317) (2346:2346:2346))
        (PORT datac (1935:1935:1935) (1961:1961:1961))
        (PORT datad (217:217:217) (246:246:246))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2763w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (669:669:669))
        (PORT datab (261:261:261) (306:306:306))
        (PORT datac (1054:1054:1054) (1048:1048:1048))
        (PORT datad (244:244:244) (275:275:275))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6739:6739:6739) (7351:7351:7351))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4364:4364:4364) (4538:4538:4538))
        (PORT d[1] (4996:4996:4996) (5309:5309:5309))
        (PORT d[2] (5247:5247:5247) (5583:5583:5583))
        (PORT d[3] (6414:6414:6414) (6580:6580:6580))
        (PORT d[4] (4469:4469:4469) (4665:4665:4665))
        (PORT d[5] (6432:6432:6432) (6709:6709:6709))
        (PORT d[6] (11343:11343:11343) (11538:11538:11538))
        (PORT d[7] (4776:4776:4776) (5108:5108:5108))
        (PORT d[8] (5265:5265:5265) (5499:5499:5499))
        (PORT d[9] (5533:5533:5533) (5940:5940:5940))
        (PORT d[10] (4632:4632:4632) (4665:4665:4665))
        (PORT d[11] (3801:3801:3801) (3820:3820:3820))
        (PORT d[12] (5353:5353:5353) (5491:5491:5491))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3047:3047:3047))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT d[0] (3575:3575:3575) (3657:3657:3657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2035:2035:2035))
        (PORT d[1] (3665:3665:3665) (3856:3856:3856))
        (PORT d[2] (2471:2471:2471) (2566:2566:2566))
        (PORT d[3] (2806:2806:2806) (2993:2993:2993))
        (PORT d[4] (3092:3092:3092) (3264:3264:3264))
        (PORT d[5] (2793:2793:2793) (2848:2848:2848))
        (PORT d[6] (2545:2545:2545) (2602:2602:2602))
        (PORT d[7] (3835:3835:3835) (3987:3987:3987))
        (PORT d[8] (3770:3770:3770) (3908:3908:3908))
        (PORT d[9] (3540:3540:3540) (3684:3684:3684))
        (PORT d[10] (2283:2283:2283) (2356:2356:2356))
        (PORT d[11] (2866:2866:2866) (3029:3029:3029))
        (PORT d[12] (2839:2839:2839) (3000:3000:3000))
        (PORT clk (2514:2514:2514) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (PORT d[0] (3003:3003:3003) (3007:3007:3007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3338w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1509:1509:1509) (1553:1553:1553))
        (PORT datab (320:320:320) (382:382:382))
        (PORT datac (1671:1671:1671) (1723:1723:1723))
        (PORT datad (710:710:710) (712:712:712))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2736w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (853:853:853))
        (PORT datab (798:798:798) (798:798:798))
        (PORT datac (1220:1220:1220) (1218:1218:1218))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2736w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (479:479:479))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1902:1902:1902) (1934:1934:1934))
        (PORT datad (229:229:229) (266:266:266))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7106:7106:7106) (7726:7726:7726))
        (PORT clk (2471:2471:2471) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5548:5548:5548) (5755:5755:5755))
        (PORT d[1] (6011:6011:6011) (6282:6282:6282))
        (PORT d[2] (4578:4578:4578) (4836:4836:4836))
        (PORT d[3] (7206:7206:7206) (7441:7441:7441))
        (PORT d[4] (3761:3761:3761) (3939:3939:3939))
        (PORT d[5] (5968:5968:5968) (6196:6196:6196))
        (PORT d[6] (11191:11191:11191) (11277:11277:11277))
        (PORT d[7] (3451:3451:3451) (3652:3652:3652))
        (PORT d[8] (4114:4114:4114) (4241:4241:4241))
        (PORT d[9] (4781:4781:4781) (5163:5163:5163))
        (PORT d[10] (4942:4942:4942) (5067:5067:5067))
        (PORT d[11] (7744:7744:7744) (7908:7908:7908))
        (PORT d[12] (4245:4245:4245) (4297:4297:4297))
        (PORT clk (2467:2467:2467) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2606:2606:2606))
        (PORT clk (2467:2467:2467) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2491:2491:2491))
        (PORT d[0] (3201:3201:3201) (3233:3233:3233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2416:2416:2416))
        (PORT d[1] (2499:2499:2499) (2619:2619:2619))
        (PORT d[2] (3263:3263:3263) (3407:3407:3407))
        (PORT d[3] (2535:2535:2535) (2622:2622:2622))
        (PORT d[4] (3101:3101:3101) (3251:3251:3251))
        (PORT d[5] (2680:2680:2680) (2787:2787:2787))
        (PORT d[6] (2609:2609:2609) (2700:2700:2700))
        (PORT d[7] (3671:3671:3671) (3757:3757:3757))
        (PORT d[8] (2735:2735:2735) (2848:2848:2848))
        (PORT d[9] (3027:3027:3027) (3114:3114:3114))
        (PORT d[10] (2653:2653:2653) (2742:2742:2742))
        (PORT d[11] (2257:2257:2257) (2325:2325:2325))
        (PORT d[12] (2057:2057:2057) (2149:2149:2149))
        (PORT clk (2424:2424:2424) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (PORT d[0] (2055:2055:2055) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1037:1037:1037))
        (PORT datab (1163:1163:1163) (1233:1233:1233))
        (PORT datac (2100:2100:2100) (2154:2154:2154))
        (PORT datad (2156:2156:2156) (2247:2247:2247))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3635w\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1406:1406:1406))
        (PORT datab (1361:1361:1361) (1398:1398:1398))
        (PORT datac (1353:1353:1353) (1388:1388:1388))
        (PORT datad (235:235:235) (271:271:271))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3449w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1218:1218:1218))
        (PORT datab (1105:1105:1105) (1173:1173:1173))
        (PORT datac (1289:1289:1289) (1333:1333:1333))
        (PORT datad (774:774:774) (800:800:800))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2848w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (382:382:382))
        (PORT datab (426:426:426) (453:453:453))
        (PORT datac (772:772:772) (778:778:778))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7460:7460:7460) (8078:8078:8078))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4005:4005:4005) (4118:4118:4118))
        (PORT d[1] (4087:4087:4087) (4249:4249:4249))
        (PORT d[2] (4771:4771:4771) (4935:4935:4935))
        (PORT d[3] (6550:6550:6550) (6742:6742:6742))
        (PORT d[4] (4168:4168:4168) (4378:4378:4378))
        (PORT d[5] (4458:4458:4458) (4575:4575:4575))
        (PORT d[6] (11003:11003:11003) (11201:11201:11201))
        (PORT d[7] (3721:3721:3721) (3857:3857:3857))
        (PORT d[8] (6058:6058:6058) (6235:6235:6235))
        (PORT d[9] (4661:4661:4661) (4943:4943:4943))
        (PORT d[10] (4945:4945:4945) (5108:5108:5108))
        (PORT d[11] (7888:7888:7888) (8098:8098:8098))
        (PORT d[12] (5150:5150:5150) (5284:5284:5284))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2521:2521:2521))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (3106:3106:3106) (3126:3126:3126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (3094:3094:3094))
        (PORT d[1] (3234:3234:3234) (3384:3384:3384))
        (PORT d[2] (2799:2799:2799) (2957:2957:2957))
        (PORT d[3] (1981:1981:1981) (2087:2087:2087))
        (PORT d[4] (3074:3074:3074) (3190:3190:3190))
        (PORT d[5] (3834:3834:3834) (3965:3965:3965))
        (PORT d[6] (3088:3088:3088) (3215:3215:3215))
        (PORT d[7] (3183:3183:3183) (3324:3324:3324))
        (PORT d[8] (2845:2845:2845) (2973:2973:2973))
        (PORT d[9] (3141:3141:3141) (3287:3287:3287))
        (PORT d[10] (3091:3091:3091) (3229:3229:3229))
        (PORT d[11] (2303:2303:2303) (2379:2379:2379))
        (PORT d[12] (2687:2687:2687) (2753:2753:2753))
        (PORT clk (2505:2505:2505) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (PORT d[0] (1859:1859:1859) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3469w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1961:1961:1961))
        (PORT datab (2325:2325:2325) (2357:2357:2357))
        (PORT datac (1947:1947:1947) (1975:1975:1975))
        (PORT datad (950:950:950) (944:944:944))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2878w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (455:455:455))
        (PORT datab (745:745:745) (752:752:752))
        (PORT datac (997:997:997) (983:983:983))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2868w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (773:773:773))
        (PORT datab (540:540:540) (570:570:570))
        (PORT datac (622:622:622) (611:611:611))
        (PORT datad (510:510:510) (547:547:547))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6263:6263:6263) (6804:6804:6804))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4952:4952:4952))
        (PORT d[1] (4096:4096:4096) (4286:4286:4286))
        (PORT d[2] (3202:3202:3202) (3319:3319:3319))
        (PORT d[3] (7841:7841:7841) (7975:7975:7975))
        (PORT d[4] (3249:3249:3249) (3348:3348:3348))
        (PORT d[5] (5130:5130:5130) (5232:5232:5232))
        (PORT d[6] (6337:6337:6337) (6411:6411:6411))
        (PORT d[7] (3493:3493:3493) (3705:3705:3705))
        (PORT d[8] (4775:4775:4775) (4922:4922:4922))
        (PORT d[9] (6187:6187:6187) (6406:6406:6406))
        (PORT d[10] (4756:4756:4756) (4901:4901:4901))
        (PORT d[11] (7189:7189:7189) (7445:7445:7445))
        (PORT d[12] (6392:6392:6392) (6401:6401:6401))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3106:3106:3106))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (3461:3461:3461) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2344:2344:2344))
        (PORT d[1] (2637:2637:2637) (2712:2712:2712))
        (PORT d[2] (2336:2336:2336) (2420:2420:2420))
        (PORT d[3] (2736:2736:2736) (2864:2864:2864))
        (PORT d[4] (3025:3025:3025) (3138:3138:3138))
        (PORT d[5] (2563:2563:2563) (2642:2642:2642))
        (PORT d[6] (2738:2738:2738) (2853:2853:2853))
        (PORT d[7] (2644:2644:2644) (2765:2765:2765))
        (PORT d[8] (2658:2658:2658) (2782:2782:2782))
        (PORT d[9] (3114:3114:3114) (3291:3291:3291))
        (PORT d[10] (3143:3143:3143) (3294:3294:3294))
        (PORT d[11] (3144:3144:3144) (3236:3236:3236))
        (PORT d[12] (2756:2756:2756) (2880:2880:2880))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT d[0] (2312:2312:2312) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1035:1035:1035))
        (PORT datab (1891:1891:1891) (1974:1974:1974))
        (PORT datac (1122:1122:1122) (1188:1188:1188))
        (PORT datad (1896:1896:1896) (1960:1960:1960))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3624w\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1410:1410:1410))
        (PORT datab (1358:1358:1358) (1394:1394:1394))
        (PORT datac (1352:1352:1352) (1386:1386:1386))
        (PORT datad (237:237:237) (273:273:273))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3438w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1210:1210:1210))
        (PORT datab (1098:1098:1098) (1165:1165:1165))
        (PORT datac (821:821:821) (852:852:852))
        (PORT datad (1280:1280:1280) (1314:1314:1314))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2837w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (828:828:828))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (1019:1019:1019) (1022:1022:1022))
        (PORT datad (412:412:412) (421:421:421))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5516:5516:5516) (6010:6010:6010))
        (PORT clk (2505:2505:2505) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5862:5862:5862) (5859:5859:5859))
        (PORT d[1] (6364:6364:6364) (6650:6650:6650))
        (PORT d[2] (5973:5973:5973) (6241:6241:6241))
        (PORT d[3] (7723:7723:7723) (7783:7783:7783))
        (PORT d[4] (5149:5149:5149) (5321:5321:5321))
        (PORT d[5] (4314:4314:4314) (4423:4423:4423))
        (PORT d[6] (6052:6052:6052) (5999:5999:5999))
        (PORT d[7] (3266:3266:3266) (3254:3254:3254))
        (PORT d[8] (4604:4604:4604) (4581:4581:4581))
        (PORT d[9] (5756:5756:5756) (5933:5933:5933))
        (PORT d[10] (2406:2406:2406) (2469:2469:2469))
        (PORT d[11] (2617:2617:2617) (2608:2608:2608))
        (PORT d[12] (3385:3385:3385) (3384:3384:3384))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (2889:2889:2889))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2525:2525:2525))
        (PORT d[0] (3591:3591:3591) (3520:3520:3520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2990:2990:2990))
        (PORT d[1] (3274:3274:3274) (3380:3380:3380))
        (PORT d[2] (2124:2124:2124) (2127:2127:2127))
        (PORT d[3] (2374:2374:2374) (2519:2519:2519))
        (PORT d[4] (3044:3044:3044) (3182:3182:3182))
        (PORT d[5] (2892:2892:2892) (2925:2925:2925))
        (PORT d[6] (2322:2322:2322) (2397:2397:2397))
        (PORT d[7] (2365:2365:2365) (2458:2458:2458))
        (PORT d[8] (1835:1835:1835) (1876:1876:1876))
        (PORT d[9] (2480:2480:2480) (2487:2487:2487))
        (PORT d[10] (1963:1963:1963) (2027:2027:2027))
        (PORT d[11] (2839:2839:2839) (2992:2992:2992))
        (PORT d[12] (2886:2886:2886) (3066:3066:3066))
        (PORT clk (2458:2458:2458) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT d[0] (2347:2347:2347) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3459w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1206:1206:1206))
        (PORT datab (1094:1094:1094) (1159:1159:1159))
        (PORT datac (819:819:819) (849:849:849))
        (PORT datad (1282:1282:1282) (1316:1316:1316))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2858w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (822:822:822))
        (PORT datab (770:770:770) (796:796:796))
        (PORT datac (252:252:252) (294:294:294))
        (PORT datad (474:474:474) (495:495:495))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5856:5856:5856) (6380:6380:6380))
        (PORT clk (2505:2505:2505) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5506:5506:5506) (5505:5505:5505))
        (PORT d[1] (5997:5997:5997) (6291:6291:6291))
        (PORT d[2] (5277:5277:5277) (5552:5552:5552))
        (PORT d[3] (4802:4802:4802) (4818:4818:4818))
        (PORT d[4] (4776:4776:4776) (4944:4944:4944))
        (PORT d[5] (3938:3938:3938) (4047:4047:4047))
        (PORT d[6] (5353:5353:5353) (5312:5312:5312))
        (PORT d[7] (4705:4705:4705) (4690:4690:4690))
        (PORT d[8] (4245:4245:4245) (4222:4222:4222))
        (PORT d[9] (5048:5048:5048) (5228:5228:5228))
        (PORT d[10] (2774:2774:2774) (2877:2877:2877))
        (PORT d[11] (6157:6157:6157) (6055:6055:6055))
        (PORT d[12] (2994:2994:2994) (2999:2999:2999))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2355:2355:2355))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2525:2525:2525))
        (PORT d[0] (3030:3030:3030) (2987:2987:2987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (3048:3048:3048))
        (PORT d[1] (3233:3233:3233) (3335:3335:3335))
        (PORT d[2] (2898:2898:2898) (2934:2934:2934))
        (PORT d[3] (2973:2973:2973) (3137:3137:3137))
        (PORT d[4] (3016:3016:3016) (3144:3144:3144))
        (PORT d[5] (2779:2779:2779) (2922:2922:2922))
        (PORT d[6] (2621:2621:2621) (2679:2679:2679))
        (PORT d[7] (1982:1982:1982) (2078:2078:2078))
        (PORT d[8] (2197:2197:2197) (2272:2272:2272))
        (PORT d[9] (2946:2946:2946) (3068:3068:3068))
        (PORT d[10] (1965:1965:1965) (2034:2034:2034))
        (PORT d[11] (2829:2829:2829) (2978:2978:2978))
        (PORT d[12] (3653:3653:3653) (3827:3827:3827))
        (PORT clk (2458:2458:2458) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (PORT d[0] (2252:2252:2252) (2183:2183:2183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1767:1767:1767))
        (PORT datab (1160:1160:1160) (1229:1229:1229))
        (PORT datac (1703:1703:1703) (1718:1718:1718))
        (PORT datad (895:895:895) (981:981:981))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1406:1406:1406))
        (PORT datab (1190:1190:1190) (1236:1236:1236))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1613:1613:1613) (1581:1581:1581))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3509w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1217:1217:1217))
        (PORT datab (1104:1104:1104) (1172:1172:1172))
        (PORT datac (1289:1289:1289) (1333:1333:1333))
        (PORT datad (774:774:774) (799:799:799))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2908w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (770:770:770))
        (PORT datab (543:543:543) (573:573:573))
        (PORT datac (625:625:625) (615:615:615))
        (PORT datad (508:508:508) (543:543:543))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6660:6660:6660) (7237:7237:7237))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5195:5195:5195) (5447:5447:5447))
        (PORT d[1] (4380:4380:4380) (4556:4556:4556))
        (PORT d[2] (3719:3719:3719) (3879:3879:3879))
        (PORT d[3] (7084:7084:7084) (7217:7217:7217))
        (PORT d[4] (3697:3697:3697) (3838:3838:3838))
        (PORT d[5] (5874:5874:5874) (6008:6008:6008))
        (PORT d[6] (5616:5616:5616) (5690:5690:5690))
        (PORT d[7] (3546:3546:3546) (3758:3758:3758))
        (PORT d[8] (6245:6245:6245) (6432:6432:6432))
        (PORT d[9] (5501:5501:5501) (5725:5725:5725))
        (PORT d[10] (4020:4020:4020) (4177:4177:4177))
        (PORT d[11] (7962:7962:7962) (8243:8243:8243))
        (PORT d[12] (5413:5413:5413) (5445:5445:5445))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3407:3407:3407))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (3984:3984:3984) (4038:4038:4038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2777:2777:2777))
        (PORT d[1] (3048:3048:3048) (3164:3164:3164))
        (PORT d[2] (3104:3104:3104) (3226:3226:3226))
        (PORT d[3] (2393:2393:2393) (2533:2533:2533))
        (PORT d[4] (2997:2997:2997) (3106:3106:3106))
        (PORT d[5] (3359:3359:3359) (3458:3458:3458))
        (PORT d[6] (2568:2568:2568) (2665:2665:2665))
        (PORT d[7] (2682:2682:2682) (2812:2812:2812))
        (PORT d[8] (2555:2555:2555) (2675:2675:2675))
        (PORT d[9] (3090:3090:3090) (3229:3229:3229))
        (PORT d[10] (3170:3170:3170) (3320:3320:3320))
        (PORT d[11] (2822:2822:2822) (2964:2964:2964))
        (PORT d[12] (2808:2808:2808) (2942:2942:2942))
        (PORT clk (2455:2455:2455) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2443:2443:2443))
        (PORT d[0] (2104:2104:2104) (2152:2152:2152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3489w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1204:1204:1204))
        (PORT datab (1092:1092:1092) (1157:1157:1157))
        (PORT datac (1293:1293:1293) (1338:1338:1338))
        (PORT datad (775:775:775) (800:800:800))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2888w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (825:825:825))
        (PORT datab (780:780:780) (808:808:808))
        (PORT datac (246:246:246) (289:289:289))
        (PORT datad (481:481:481) (504:504:504))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5945:5945:5945) (6482:6482:6482))
        (PORT clk (2568:2568:2568) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2379:2379:2379))
        (PORT d[1] (2420:2420:2420) (2440:2440:2440))
        (PORT d[2] (2848:2848:2848) (2905:2905:2905))
        (PORT d[3] (6735:6735:6735) (6833:6833:6833))
        (PORT d[4] (2063:2063:2063) (2065:2065:2065))
        (PORT d[5] (3002:3002:3002) (3025:3025:3025))
        (PORT d[6] (1531:1531:1531) (1570:1570:1570))
        (PORT d[7] (2385:2385:2385) (2392:2392:2392))
        (PORT d[8] (1428:1428:1428) (1456:1456:1456))
        (PORT d[9] (1415:1415:1415) (1438:1438:1438))
        (PORT d[10] (1413:1413:1413) (1451:1451:1451))
        (PORT d[11] (4733:4733:4733) (4694:4694:4694))
        (PORT d[12] (3099:3099:3099) (3105:3105:3105))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1069:1069:1069) (1002:1002:1002))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2598:2598:2598))
        (PORT d[0] (1691:1691:1691) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1172:1172:1172))
        (PORT d[1] (1186:1186:1186) (1178:1178:1178))
        (PORT d[2] (1258:1258:1258) (1270:1270:1270))
        (PORT d[3] (1838:1838:1838) (1820:1820:1820))
        (PORT d[4] (1115:1115:1115) (1115:1115:1115))
        (PORT d[5] (1193:1193:1193) (1193:1193:1193))
        (PORT d[6] (1261:1261:1261) (1265:1265:1265))
        (PORT d[7] (1399:1399:1399) (1373:1373:1373))
        (PORT d[8] (1398:1398:1398) (1385:1385:1385))
        (PORT d[9] (1554:1554:1554) (1561:1561:1561))
        (PORT d[10] (1826:1826:1826) (1836:1836:1836))
        (PORT d[11] (1500:1500:1500) (1470:1470:1470))
        (PORT d[12] (2125:2125:2125) (2090:2090:2090))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT d[0] (1013:1013:1013) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1035:1035:1035))
        (PORT datab (1161:1161:1161) (1230:1230:1230))
        (PORT datac (3487:3487:3487) (3496:3496:3496))
        (PORT datad (1003:1003:1003) (976:976:976))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3479w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1201:1201:1201))
        (PORT datab (1089:1089:1089) (1153:1153:1153))
        (PORT datac (816:816:816) (847:847:847))
        (PORT datad (1285:1285:1285) (1318:1318:1318))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2878w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (822:822:822))
        (PORT datab (772:772:772) (799:799:799))
        (PORT datac (251:251:251) (293:293:293))
        (PORT datad (475:475:475) (497:497:497))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4862:4862:4862) (5209:5209:5209))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4876:4876:4876) (5118:5118:5118))
        (PORT d[1] (5514:5514:5514) (5586:5586:5586))
        (PORT d[2] (4674:4674:4674) (4807:4807:4807))
        (PORT d[3] (7618:7618:7618) (7803:7803:7803))
        (PORT d[4] (5224:5224:5224) (5471:5471:5471))
        (PORT d[5] (5754:5754:5754) (5851:5851:5851))
        (PORT d[6] (12914:12914:12914) (13222:13222:13222))
        (PORT d[7] (4562:4562:4562) (4557:4557:4557))
        (PORT d[8] (4874:4874:4874) (5066:5066:5066))
        (PORT d[9] (2445:2445:2445) (2487:2487:2487))
        (PORT d[10] (4575:4575:4575) (4740:4740:4740))
        (PORT d[11] (5930:5930:5930) (6036:6036:6036))
        (PORT d[12] (7764:7764:7764) (7810:7810:7810))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2101:2101:2101))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (2762:2762:2762) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3480:3480:3480))
        (PORT d[1] (3500:3500:3500) (3620:3620:3620))
        (PORT d[2] (2912:2912:2912) (3093:3093:3093))
        (PORT d[3] (3968:3968:3968) (4202:4202:4202))
        (PORT d[4] (2978:2978:2978) (3129:3129:3129))
        (PORT d[5] (2359:2359:2359) (2450:2450:2450))
        (PORT d[6] (2835:2835:2835) (3005:3005:3005))
        (PORT d[7] (4188:4188:4188) (4351:4351:4351))
        (PORT d[8] (3106:3106:3106) (3244:3244:3244))
        (PORT d[9] (3359:3359:3359) (3471:3471:3471))
        (PORT d[10] (3505:3505:3505) (3658:3658:3658))
        (PORT d[11] (2342:2342:2342) (2425:2425:2425))
        (PORT d[12] (4030:4030:4030) (4242:4242:4242))
        (PORT clk (2505:2505:2505) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (PORT d[0] (1994:1994:1994) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3499w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (480:480:480))
        (PORT datab (1731:1731:1731) (1779:1779:1779))
        (PORT datac (1298:1298:1298) (1328:1328:1328))
        (PORT datad (1700:1700:1700) (1734:1734:1734))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2898w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (823:823:823))
        (PORT datab (775:775:775) (802:802:802))
        (PORT datac (249:249:249) (292:292:292))
        (PORT datad (478:478:478) (500:500:500))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6304:6304:6304) (6870:6870:6870))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2804:2804:2804))
        (PORT d[1] (4422:4422:4422) (4584:4584:4584))
        (PORT d[2] (3317:3317:3317) (3490:3490:3490))
        (PORT d[3] (5987:5987:5987) (6085:6085:6085))
        (PORT d[4] (4330:4330:4330) (4456:4456:4456))
        (PORT d[5] (2602:2602:2602) (2609:2609:2609))
        (PORT d[6] (2296:2296:2296) (2377:2377:2377))
        (PORT d[7] (6238:6238:6238) (6555:6555:6555))
        (PORT d[8] (3796:3796:3796) (3894:3894:3894))
        (PORT d[9] (2842:2842:2842) (2901:2901:2901))
        (PORT d[10] (4637:4637:4637) (4703:4703:4703))
        (PORT d[11] (3826:3826:3826) (3815:3815:3815))
        (PORT d[12] (3826:3826:3826) (3820:3820:3820))
        (PORT clk (2559:2559:2559) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1699:1699:1699))
        (PORT clk (2559:2559:2559) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2589:2589:2589))
        (PORT d[0] (2393:2393:2393) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1867:1867:1867))
        (PORT d[1] (2144:2144:2144) (2118:2118:2118))
        (PORT d[2] (2303:2303:2303) (2347:2347:2347))
        (PORT d[3] (2359:2359:2359) (2507:2507:2507))
        (PORT d[4] (1742:1742:1742) (1717:1717:1717))
        (PORT d[5] (1535:1535:1535) (1533:1533:1533))
        (PORT d[6] (1583:1583:1583) (1571:1571:1571))
        (PORT d[7] (2651:2651:2651) (2667:2667:2667))
        (PORT d[8] (1821:1821:1821) (1822:1822:1822))
        (PORT d[9] (1491:1491:1491) (1491:1491:1491))
        (PORT d[10] (2202:2202:2202) (2196:2196:2196))
        (PORT d[11] (2369:2369:2369) (2480:2480:2480))
        (PORT d[12] (1819:1819:1819) (1786:1786:1786))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (1661:1661:1661) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1035:1035:1035))
        (PORT datab (2657:2657:2657) (2721:2721:2721))
        (PORT datac (1122:1122:1122) (1188:1188:1188))
        (PORT datad (1929:1929:1929) (1896:1896:1896))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1190:1190:1190) (1236:1236:1236))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1367:1367:1367))
        (PORT datab (1699:1699:1699) (1735:1735:1735))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (1043:1043:1043) (1031:1031:1031))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3768w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2074:2074:2074))
        (PORT datac (218:218:218) (257:257:257))
        (PORT datad (1694:1694:1694) (1739:1739:1739))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2793w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (381:381:381))
        (PORT datad (992:992:992) (983:983:983))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3170w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (316:316:316))
        (PORT datab (284:284:284) (344:344:344))
        (PORT datac (784:784:784) (803:803:803))
        (PORT datad (1048:1048:1048) (1050:1050:1050))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7137:7137:7137) (7784:7784:7784))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (4040:4040:4040))
        (PORT d[1] (4652:4652:4652) (4946:4946:4946))
        (PORT d[2] (5557:5557:5557) (5827:5827:5827))
        (PORT d[3] (7242:7242:7242) (7416:7416:7416))
        (PORT d[4] (5947:5947:5947) (6160:6160:6160))
        (PORT d[5] (7121:7121:7121) (7391:7391:7391))
        (PORT d[6] (10661:10661:10661) (10832:10832:10832))
        (PORT d[7] (4652:4652:4652) (4937:4937:4937))
        (PORT d[8] (3350:3350:3350) (3401:3401:3401))
        (PORT d[9] (6976:6976:6976) (7372:7372:7372))
        (PORT d[10] (3790:3790:3790) (3877:3877:3877))
        (PORT d[11] (5183:5183:5183) (5235:5235:5235))
        (PORT d[12] (6287:6287:6287) (6426:6426:6426))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2944:2944:2944))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (3568:3568:3568) (3569:3569:3569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2393:2393:2393))
        (PORT d[1] (2816:2816:2816) (2912:2912:2912))
        (PORT d[2] (2852:2852:2852) (3006:3006:3006))
        (PORT d[3] (3146:3146:3146) (3328:3328:3328))
        (PORT d[4] (3029:3029:3029) (3169:3169:3169))
        (PORT d[5] (3823:3823:3823) (3879:3879:3879))
        (PORT d[6] (2681:2681:2681) (2776:2776:2776))
        (PORT d[7] (3821:3821:3821) (3923:3923:3923))
        (PORT d[8] (2652:2652:2652) (2756:2756:2756))
        (PORT d[9] (2743:2743:2743) (2835:2835:2835))
        (PORT d[10] (2337:2337:2337) (2430:2430:2430))
        (PORT d[11] (2945:2945:2945) (3035:3035:3035))
        (PORT d[12] (2656:2656:2656) (2761:2761:2761))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (PORT d[0] (2302:2302:2302) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3758w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2317:2317:2317) (2347:2347:2347))
        (PORT datac (1936:1936:1936) (1963:1963:1963))
        (PORT datad (221:221:221) (251:251:251))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3160w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (318:318:318))
        (PORT datab (285:285:285) (345:345:345))
        (PORT datac (788:788:788) (808:808:808))
        (PORT datad (1050:1050:1050) (1053:1053:1053))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6618:6618:6618) (7181:7181:7181))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5706:5706:5706) (5838:5838:5838))
        (PORT d[1] (3231:3231:3231) (3334:3334:3334))
        (PORT d[2] (5679:5679:5679) (6038:6038:6038))
        (PORT d[3] (7150:7150:7150) (7342:7342:7342))
        (PORT d[4] (5666:5666:5666) (5920:5920:5920))
        (PORT d[5] (7206:7206:7206) (7517:7517:7517))
        (PORT d[6] (11089:11089:11089) (11340:11340:11340))
        (PORT d[7] (5160:5160:5160) (5492:5492:5492))
        (PORT d[8] (6069:6069:6069) (6308:6308:6308))
        (PORT d[9] (3733:3733:3733) (3869:3869:3869))
        (PORT d[10] (5170:5170:5170) (5270:5270:5270))
        (PORT d[11] (5178:5178:5178) (5233:5233:5233))
        (PORT d[12] (4835:4835:4835) (4991:4991:4991))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2589:2589:2589))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (3208:3208:3208) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2822:2822:2822))
        (PORT d[1] (2625:2625:2625) (2687:2687:2687))
        (PORT d[2] (3209:3209:3209) (3329:3329:3329))
        (PORT d[3] (3948:3948:3948) (4173:4173:4173))
        (PORT d[4] (2262:2262:2262) (2370:2370:2370))
        (PORT d[5] (3416:3416:3416) (3544:3544:3544))
        (PORT d[6] (3267:3267:3267) (3357:3357:3357))
        (PORT d[7] (2769:2769:2769) (2882:2882:2882))
        (PORT d[8] (2707:2707:2707) (2878:2878:2878))
        (PORT d[9] (3577:3577:3577) (3652:3652:3652))
        (PORT d[10] (3477:3477:3477) (3610:3610:3610))
        (PORT d[11] (2677:2677:2677) (2750:2750:2750))
        (PORT d[12] (2940:2940:2940) (2990:2990:2990))
        (PORT clk (2449:2449:2449) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2433:2433:2433))
        (PORT d[0] (2319:2319:2319) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2548:2548:2548) (2465:2465:2465))
        (PORT datab (1377:1377:1377) (1462:1462:1462))
        (PORT datac (3492:3492:3492) (3570:3570:3570))
        (PORT datad (1129:1129:1129) (1199:1199:1199))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3788w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2075:2075:2075))
        (PORT datac (217:217:217) (256:256:256))
        (PORT datad (1694:1694:1694) (1738:1738:1738))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3190w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (317:317:317))
        (PORT datab (284:284:284) (344:344:344))
        (PORT datac (785:785:785) (804:804:804))
        (PORT datad (1049:1049:1049) (1051:1051:1051))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6675:6675:6675) (7251:7251:7251))
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (4006:4006:4006))
        (PORT d[1] (4830:4830:4830) (4994:4994:4994))
        (PORT d[2] (3281:3281:3281) (3422:3422:3422))
        (PORT d[3] (6301:6301:6301) (6416:6416:6416))
        (PORT d[4] (3562:3562:3562) (3642:3642:3642))
        (PORT d[5] (7123:7123:7123) (7421:7421:7421))
        (PORT d[6] (12093:12093:12093) (12260:12260:12260))
        (PORT d[7] (2252:2252:2252) (2335:2335:2335))
        (PORT d[8] (3338:3338:3338) (3387:3387:3387))
        (PORT d[9] (2669:2669:2669) (2789:2789:2789))
        (PORT d[10] (4768:4768:4768) (4837:4837:4837))
        (PORT d[11] (4953:4953:4953) (4902:4902:4902))
        (PORT d[12] (4662:4662:4662) (4707:4707:4707))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2449:2449:2449))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (PORT d[0] (3166:3166:3166) (3080:3080:3080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2005:2005:2005))
        (PORT d[1] (2088:2088:2088) (2145:2145:2145))
        (PORT d[2] (2525:2525:2525) (2645:2645:2645))
        (PORT d[3] (1927:1927:1927) (1986:1986:1986))
        (PORT d[4] (2715:2715:2715) (2824:2824:2824))
        (PORT d[5] (2431:2431:2431) (2464:2464:2464))
        (PORT d[6] (2671:2671:2671) (2802:2802:2802))
        (PORT d[7] (2585:2585:2585) (2547:2547:2547))
        (PORT d[8] (2026:2026:2026) (2105:2105:2105))
        (PORT d[9] (2330:2330:2330) (2402:2402:2402))
        (PORT d[10] (2314:2314:2314) (2368:2368:2368))
        (PORT d[11] (2450:2450:2450) (2558:2558:2558))
        (PORT d[12] (2668:2668:2668) (2741:2741:2741))
        (PORT clk (2516:2516:2516) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (PORT d[0] (1705:1705:1705) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3778w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2318:2318:2318) (2348:2348:2348))
        (PORT datac (1937:1937:1937) (1964:1964:1964))
        (PORT datad (221:221:221) (251:251:251))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3180w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (319:319:319))
        (PORT datab (285:285:285) (345:345:345))
        (PORT datac (789:789:789) (808:808:808))
        (PORT datad (1051:1051:1051) (1053:1053:1053))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6722:6722:6722) (7316:7316:7316))
        (PORT clk (2566:2566:2566) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4336:4336:4336) (4511:4511:4511))
        (PORT d[1] (4963:4963:4963) (5278:5278:5278))
        (PORT d[2] (5571:5571:5571) (5897:5897:5897))
        (PORT d[3] (6060:6060:6060) (6194:6194:6194))
        (PORT d[4] (4518:4518:4518) (4726:4726:4726))
        (PORT d[5] (6775:6775:6775) (7042:7042:7042))
        (PORT d[6] (11003:11003:11003) (11201:11201:11201))
        (PORT d[7] (4683:4683:4683) (4996:4996:4996))
        (PORT d[8] (5636:5636:5636) (5863:5863:5863))
        (PORT d[9] (3362:3362:3362) (3538:3538:3538))
        (PORT d[10] (4237:4237:4237) (4270:4270:4270))
        (PORT d[11] (3759:3759:3759) (3777:3777:3777))
        (PORT d[12] (4801:4801:4801) (4952:4952:4952))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2586:2586:2586))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2587:2587:2587))
        (PORT d[0] (3175:3175:3175) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2351:2351:2351))
        (PORT d[1] (3603:3603:3603) (3789:3789:3789))
        (PORT d[2] (2767:2767:2767) (2853:2853:2853))
        (PORT d[3] (2801:2801:2801) (2988:2988:2988))
        (PORT d[4] (3065:3065:3065) (3245:3245:3245))
        (PORT d[5] (3121:3121:3121) (3169:3169:3169))
        (PORT d[6] (2501:2501:2501) (2562:2562:2562))
        (PORT d[7] (3852:3852:3852) (4005:4005:4005))
        (PORT d[8] (3777:3777:3777) (3915:3915:3915))
        (PORT d[9] (3477:3477:3477) (3630:3630:3630))
        (PORT d[10] (2581:2581:2581) (2650:2650:2650))
        (PORT d[11] (2859:2859:2859) (3023:3023:3023))
        (PORT d[12] (2847:2847:2847) (3005:3005:3005))
        (PORT clk (2519:2519:2519) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2505:2505:2505))
        (PORT d[0] (2507:2507:2507) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1627:1627:1627))
        (PORT datab (1239:1239:1239) (1329:1329:1329))
        (PORT datac (1508:1508:1508) (1444:1444:1444))
        (PORT datad (3007:3007:3007) (3037:3037:3037))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (1083:1083:1083) (1135:1135:1135))
        (PORT datad (713:713:713) (759:759:759))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1369:1369:1369))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (618:618:618) (602:602:602))
        (PORT datad (238:238:238) (266:266:266))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (1698:1698:1698) (1734:1734:1734))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5180:5180:5180) (4815:4815:4815))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1171:1171:1171))
        (PORT datac (1335:1335:1335) (1367:1367:1367))
        (PORT datad (1369:1369:1369) (1409:1409:1409))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3903w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1556:1556:1556))
        (PORT datab (317:317:317) (378:378:378))
        (PORT datac (1678:1678:1678) (1731:1731:1731))
        (PORT datad (709:709:709) (711:711:711))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2942w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (595:595:595))
        (PORT datad (494:494:494) (531:531:531))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3307w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (491:491:491))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (428:428:428) (436:436:436))
        (PORT datad (755:755:755) (767:767:767))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3307w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (258:258:258))
        (PORT datad (709:709:709) (723:723:723))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7092:7092:7092) (7713:7713:7713))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3794:3794:3794))
        (PORT d[1] (3731:3731:3731) (3932:3932:3932))
        (PORT d[2] (3250:3250:3250) (3381:3381:3381))
        (PORT d[3] (6886:6886:6886) (7074:7074:7074))
        (PORT d[4] (4196:4196:4196) (4413:4413:4413))
        (PORT d[5] (4471:4471:4471) (4593:4593:4593))
        (PORT d[6] (11010:11010:11010) (11249:11249:11249))
        (PORT d[7] (4096:4096:4096) (4288:4288:4288))
        (PORT d[8] (6442:6442:6442) (6618:6618:6618))
        (PORT d[9] (4288:4288:4288) (4575:4575:4575))
        (PORT d[10] (4910:4910:4910) (5063:5063:5063))
        (PORT d[11] (6856:6856:6856) (7155:7155:7155))
        (PORT d[12] (5085:5085:5085) (5243:5243:5243))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3351:3351:3351))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (3942:3942:3942) (3982:3982:3982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2744:2744:2744))
        (PORT d[1] (3202:3202:3202) (3343:3343:3343))
        (PORT d[2] (3159:3159:3159) (3294:3294:3294))
        (PORT d[3] (2358:2358:2358) (2460:2460:2460))
        (PORT d[4] (2992:2992:2992) (3103:3103:3103))
        (PORT d[5] (3454:3454:3454) (3592:3592:3592))
        (PORT d[6] (2408:2408:2408) (2535:2535:2535))
        (PORT d[7] (2834:2834:2834) (2979:2979:2979))
        (PORT d[8] (3475:3475:3475) (3622:3622:3622))
        (PORT d[9] (2863:2863:2863) (3012:3012:3012))
        (PORT d[10] (3077:3077:3077) (3214:3214:3214))
        (PORT d[11] (2686:2686:2686) (2792:2792:2792))
        (PORT d[12] (2794:2794:2794) (2915:2915:2915))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (2873:2873:2873) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3914w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1560:1560:1560))
        (PORT datab (481:481:481) (502:502:502))
        (PORT datac (1686:1686:1686) (1742:1742:1742))
        (PORT datad (279:279:279) (328:328:328))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3318w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (329:329:329))
        (PORT datac (385:385:385) (395:395:395))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5908:5908:5908) (6436:6436:6436))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (2063:2063:2063))
        (PORT d[1] (3079:3079:3079) (3106:3106:3106))
        (PORT d[2] (6631:6631:6631) (6889:6889:6889))
        (PORT d[3] (8477:8477:8477) (8525:8525:8525))
        (PORT d[4] (5843:5843:5843) (6014:6014:6014))
        (PORT d[5] (5402:5402:5402) (5508:5508:5508))
        (PORT d[6] (3590:3590:3590) (3580:3580:3580))
        (PORT d[7] (1668:1668:1668) (1693:1693:1693))
        (PORT d[8] (5332:5332:5332) (5305:5305:5305))
        (PORT d[9] (6123:6123:6123) (6304:6304:6304))
        (PORT d[10] (2378:2378:2378) (2436:2436:2436))
        (PORT d[11] (4032:4032:4032) (4000:4000:4000))
        (PORT d[12] (3036:3036:3036) (3032:3032:3032))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2345:2345:2345))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (3046:3046:3046) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2582:2582:2582))
        (PORT d[1] (2992:2992:2992) (3103:3103:3103))
        (PORT d[2] (1781:1781:1781) (1794:1794:1794))
        (PORT d[3] (2358:2358:2358) (2499:2499:2499))
        (PORT d[4] (1820:1820:1820) (1800:1800:1800))
        (PORT d[5] (1919:1919:1919) (1924:1924:1924))
        (PORT d[6] (1868:1868:1868) (1887:1887:1887))
        (PORT d[7] (1934:1934:1934) (1991:1991:1991))
        (PORT d[8] (1806:1806:1806) (1846:1846:1846))
        (PORT d[9] (2068:2068:2068) (2097:2097:2097))
        (PORT d[10] (1605:1605:1605) (1671:1671:1671))
        (PORT d[11] (1947:1947:1947) (1947:1947:1947))
        (PORT d[12] (2850:2850:2850) (2980:2980:2980))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (1639:1639:1639) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1258:1258:1258))
        (PORT datac (2580:2580:2580) (2464:2464:2464))
        (PORT datad (1037:1037:1037) (1030:1030:1030))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (497:497:497))
        (PORT datab (816:816:816) (857:857:857))
        (PORT datac (923:923:923) (896:896:896))
        (PORT datad (701:701:701) (706:706:706))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3582w\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (800:800:800))
        (PORT datab (1408:1408:1408) (1426:1426:1426))
        (PORT datad (1609:1609:1609) (1620:1620:1620))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3582w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2074:2074:2074))
        (PORT datab (1730:1730:1730) (1786:1786:1786))
        (PORT datad (220:220:220) (254:254:254))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2972w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (1020:1020:1020) (1023:1023:1023))
        (PORT datad (412:412:412) (421:421:421))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2982w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (437:437:437))
        (PORT datab (340:340:340) (421:421:421))
        (PORT datac (270:270:270) (327:327:327))
        (PORT datad (780:780:780) (781:781:781))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6679:6679:6679) (7258:7258:7258))
        (PORT clk (2491:2491:2491) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5195:5195:5195) (5450:5450:5450))
        (PORT d[1] (4331:4331:4331) (4506:4506:4506))
        (PORT d[2] (3996:3996:3996) (4141:4141:4141))
        (PORT d[3] (7138:7138:7138) (7274:7274:7274))
        (PORT d[4] (4036:4036:4036) (4171:4171:4171))
        (PORT d[5] (6212:6212:6212) (6339:6339:6339))
        (PORT d[6] (5942:5942:5942) (6014:6014:6014))
        (PORT d[7] (3559:3559:3559) (3776:3776:3776))
        (PORT d[8] (6267:6267:6267) (6456:6456:6456))
        (PORT d[9] (5527:5527:5527) (5755:5755:5755))
        (PORT d[10] (3997:3997:3997) (4151:4151:4151))
        (PORT d[11] (8308:8308:8308) (8582:8582:8582))
        (PORT d[12] (5761:5761:5761) (5786:5786:5786))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2782:2782:2782))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (PORT d[0] (3345:3345:3345) (3413:3413:3413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2728:2728:2728))
        (PORT d[1] (3027:3027:3027) (3141:3141:3141))
        (PORT d[2] (3056:3056:3056) (3184:3184:3184))
        (PORT d[3] (2673:2673:2673) (2802:2802:2802))
        (PORT d[4] (2991:2991:2991) (3100:3100:3100))
        (PORT d[5] (3373:3373:3373) (3470:3470:3470))
        (PORT d[6] (2766:2766:2766) (2884:2884:2884))
        (PORT d[7] (3085:3085:3085) (3212:3212:3212))
        (PORT d[8] (3007:3007:3007) (3132:3132:3132))
        (PORT d[9] (3107:3107:3107) (3252:3252:3252))
        (PORT d[10] (2629:2629:2629) (2765:2765:2765))
        (PORT d[11] (2814:2814:2814) (2913:2913:2913))
        (PORT d[12] (2746:2746:2746) (2858:2858:2858))
        (PORT clk (2444:2444:2444) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (PORT d[0] (2735:2735:2735) (2749:2749:2749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3572w\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (1968:1968:1968))
        (PORT datac (975:975:975) (963:963:963))
        (PORT datad (1907:1907:1907) (1914:1914:1914))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3572w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (2322:2322:2322) (2352:2352:2352))
        (PORT datac (1942:1942:1942) (1970:1970:1970))
        (PORT datad (220:220:220) (250:250:250))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2972w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (439:439:439))
        (PORT datab (338:338:338) (418:418:418))
        (PORT datac (268:268:268) (324:324:324))
        (PORT datad (783:783:783) (783:783:783))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6799:6799:6799) (7413:7413:7413))
        (PORT clk (2529:2529:2529) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4224:4224:4224) (4295:4295:4295))
        (PORT d[1] (4452:4452:4452) (4611:4611:4611))
        (PORT d[2] (5986:5986:5986) (6249:6249:6249))
        (PORT d[3] (6084:6084:6084) (6221:6221:6221))
        (PORT d[4] (2892:2892:2892) (2983:2983:2983))
        (PORT d[5] (7851:7851:7851) (8118:8118:8118))
        (PORT d[6] (12031:12031:12031) (12201:12201:12201))
        (PORT d[7] (5394:5394:5394) (5678:5678:5678))
        (PORT d[8] (3699:3699:3699) (3747:3747:3747))
        (PORT d[9] (7739:7739:7739) (8136:8136:8136))
        (PORT d[10] (3753:3753:3753) (3835:3835:3835))
        (PORT d[11] (4254:4254:4254) (4208:4208:4208))
        (PORT d[12] (3920:3920:3920) (3969:3969:3969))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2184:2184:2184))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2549:2549:2549))
        (PORT d[0] (2855:2855:2855) (2843:2843:2843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2086:2086:2086))
        (PORT d[1] (2822:2822:2822) (2917:2917:2917))
        (PORT d[2] (2163:2163:2163) (2286:2286:2286))
        (PORT d[3] (2822:2822:2822) (2879:2879:2879))
        (PORT d[4] (2688:2688:2688) (2802:2802:2802))
        (PORT d[5] (3282:3282:3282) (3372:3372:3372))
        (PORT d[6] (2263:2263:2263) (2360:2360:2360))
        (PORT d[7] (3347:3347:3347) (3406:3406:3406))
        (PORT d[8] (3000:3000:3000) (3101:3101:3101))
        (PORT d[9] (2339:2339:2339) (2409:2409:2409))
        (PORT d[10] (2287:2287:2287) (2349:2349:2349))
        (PORT d[11] (2377:2377:2377) (2476:2476:2476))
        (PORT d[12] (2322:2322:2322) (2400:2400:2400))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (2331:2331:2331) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1532:1532:1532))
        (PORT datab (2959:2959:2959) (2948:2948:2948))
        (PORT datac (1778:1778:1778) (1856:1856:1856))
        (PORT datad (1951:1951:1951) (1901:1901:1901))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3602w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2074:2074:2074))
        (PORT datab (252:252:252) (295:295:295))
        (PORT datad (1695:1695:1695) (1741:1741:1741))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3002w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (436:436:436))
        (PORT datab (341:341:341) (423:423:423))
        (PORT datac (272:272:272) (329:329:329))
        (PORT datad (779:779:779) (779:779:779))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5704:5704:5704) (6176:6176:6176))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3604:3604:3604))
        (PORT d[1] (3317:3317:3317) (3296:3296:3296))
        (PORT d[2] (2855:2855:2855) (2965:2965:2965))
        (PORT d[3] (3596:3596:3596) (3609:3609:3609))
        (PORT d[4] (3781:3781:3781) (3765:3765:3765))
        (PORT d[5] (3492:3492:3492) (3596:3596:3596))
        (PORT d[6] (3387:3387:3387) (3367:3367:3367))
        (PORT d[7] (4621:4621:4621) (4934:4934:4934))
        (PORT d[8] (3677:3677:3677) (3642:3642:3642))
        (PORT d[9] (3623:3623:3623) (3777:3777:3777))
        (PORT d[10] (2953:2953:2953) (3114:3114:3114))
        (PORT d[11] (4170:4170:4170) (4090:4090:4090))
        (PORT d[12] (5479:5479:5479) (5477:5477:5477))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2882:2882:2882))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (3170:3170:3170) (3216:3216:3216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (3023:3023:3023))
        (PORT d[1] (3179:3179:3179) (3262:3262:3262))
        (PORT d[2] (2628:2628:2628) (2742:2742:2742))
        (PORT d[3] (3560:3560:3560) (3773:3773:3773))
        (PORT d[4] (2943:2943:2943) (3057:3057:3057))
        (PORT d[5] (3033:3033:3033) (3141:3141:3141))
        (PORT d[6] (2400:2400:2400) (2524:2524:2524))
        (PORT d[7] (2896:2896:2896) (3078:3078:3078))
        (PORT d[8] (2609:2609:2609) (2736:2736:2736))
        (PORT d[9] (2682:2682:2682) (2811:2811:2811))
        (PORT d[10] (2793:2793:2793) (2934:2934:2934))
        (PORT d[11] (3506:3506:3506) (3678:3678:3678))
        (PORT d[12] (3355:3355:3355) (3445:3445:3445))
        (PORT clk (2481:2481:2481) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (PORT d[0] (2079:2079:2079) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3592w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2326:2326:2326) (2357:2357:2357))
        (PORT datac (1948:1948:1948) (1976:1976:1976))
        (PORT datad (222:222:222) (252:252:252))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2992w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (438:438:438))
        (PORT datab (339:339:339) (420:420:420))
        (PORT datac (269:269:269) (325:325:325))
        (PORT datad (782:782:782) (782:782:782))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6628:6628:6628) (7196:7196:7196))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4839:4839:4839) (5048:5048:5048))
        (PORT d[1] (4924:4924:4924) (5195:5195:5195))
        (PORT d[2] (4823:4823:4823) (5020:5020:5020))
        (PORT d[3] (5553:5553:5553) (5604:5604:5604))
        (PORT d[4] (4405:4405:4405) (4571:4571:4571))
        (PORT d[5] (4730:4730:4730) (4875:4875:4875))
        (PORT d[6] (6107:6107:6107) (6112:6112:6112))
        (PORT d[7] (5224:5224:5224) (5499:5499:5499))
        (PORT d[8] (5316:5316:5316) (5522:5522:5522))
        (PORT d[9] (4828:4828:4828) (5032:5032:5032))
        (PORT d[10] (3987:3987:3987) (4138:4138:4138))
        (PORT d[11] (8740:8740:8740) (9085:9085:9085))
        (PORT d[12] (6107:6107:6107) (6126:6126:6126))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2441:2441:2441))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (3045:3045:3045) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (2949:2949:2949))
        (PORT d[1] (3194:3194:3194) (3234:3234:3234))
        (PORT d[2] (2390:2390:2390) (2522:2522:2522))
        (PORT d[3] (2408:2408:2408) (2559:2559:2559))
        (PORT d[4] (3466:3466:3466) (3647:3647:3647))
        (PORT d[5] (2683:2683:2683) (2787:2787:2787))
        (PORT d[6] (3040:3040:3040) (3096:3096:3096))
        (PORT d[7] (2788:2788:2788) (2933:2933:2933))
        (PORT d[8] (2322:2322:2322) (2445:2445:2445))
        (PORT d[9] (2853:2853:2853) (2938:2938:2938))
        (PORT d[10] (2775:2775:2775) (2917:2917:2917))
        (PORT d[11] (3072:3072:3072) (3176:3176:3176))
        (PORT d[12] (3171:3171:3171) (3331:3331:3331))
        (PORT clk (2461:2461:2461) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2449:2449:2449))
        (PORT d[0] (2457:2457:2457) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1542:1542:1542))
        (PORT datab (2354:2354:2354) (2456:2456:2456))
        (PORT datac (1777:1777:1777) (1854:1854:1854))
        (PORT datad (2729:2729:2729) (2698:2698:2698))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~244)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1653:1653:1653) (1670:1670:1670))
        (PORT datad (1925:1925:1925) (1938:1938:1938))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3624w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1212:1212:1212))
        (PORT datab (1100:1100:1100) (1167:1167:1167))
        (PORT datac (822:822:822) (853:853:853))
        (PORT datad (1280:1280:1280) (1313:1313:1313))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3066w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (488:488:488))
        (PORT datac (432:432:432) (441:441:441))
        (PORT datad (759:759:759) (771:771:771))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3025w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (597:597:597))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (694:694:694) (698:698:698))
        (PORT datad (706:706:706) (719:719:719))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7071:7071:7071) (7675:7675:7675))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3301:3301:3301))
        (PORT d[1] (3677:3677:3677) (3839:3839:3839))
        (PORT d[2] (5864:5864:5864) (6133:6133:6133))
        (PORT d[3] (7105:7105:7105) (7267:7267:7267))
        (PORT d[4] (6346:6346:6346) (6558:6558:6558))
        (PORT d[5] (7511:7511:7511) (7785:7785:7785))
        (PORT d[6] (11414:11414:11414) (11583:11583:11583))
        (PORT d[7] (5032:5032:5032) (5320:5320:5320))
        (PORT d[8] (3321:3321:3321) (3368:3368:3368))
        (PORT d[9] (7328:7328:7328) (7722:7722:7722))
        (PORT d[10] (4152:4152:4152) (4227:4227:4227))
        (PORT d[11] (4177:4177:4177) (4125:4125:4125))
        (PORT d[12] (6941:6941:6941) (7078:7078:7078))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2475:2475:2475))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (PORT d[0] (3113:3113:3113) (3106:3106:3106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (2068:2068:2068))
        (PORT d[1] (2511:2511:2511) (2613:2613:2613))
        (PORT d[2] (2211:2211:2211) (2338:2338:2338))
        (PORT d[3] (2856:2856:2856) (2908:2908:2908))
        (PORT d[4] (3030:3030:3030) (3168:3168:3168))
        (PORT d[5] (2895:2895:2895) (2983:2983:2983))
        (PORT d[6] (2241:2241:2241) (2335:2335:2335))
        (PORT d[7] (3039:3039:3039) (3116:3116:3116))
        (PORT d[8] (2662:2662:2662) (2766:2766:2766))
        (PORT d[9] (2681:2681:2681) (2727:2727:2727))
        (PORT d[10] (2326:2326:2326) (2419:2419:2419))
        (PORT d[11] (2538:2538:2538) (2590:2590:2590))
        (PORT d[12] (2021:2021:2021) (2100:2100:2100))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (PORT d[0] (1784:1784:1784) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3645w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1207:1207:1207))
        (PORT datab (1095:1095:1095) (1160:1160:1160))
        (PORT datac (819:819:819) (850:850:850))
        (PORT datad (1282:1282:1282) (1315:1315:1315))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3046w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (825:825:825))
        (PORT datab (285:285:285) (332:332:332))
        (PORT datac (740:740:740) (764:764:764))
        (PORT datad (439:439:439) (451:451:451))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6196:6196:6196) (6532:6532:6532))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4740:4740:4740) (4940:4940:4940))
        (PORT d[1] (4106:4106:4106) (4189:4189:4189))
        (PORT d[2] (4044:4044:4044) (4271:4271:4271))
        (PORT d[3] (6819:6819:6819) (6974:6974:6974))
        (PORT d[4] (4421:4421:4421) (4622:4622:4622))
        (PORT d[5] (5093:5093:5093) (5206:5206:5206))
        (PORT d[6] (12012:12012:12012) (12265:12265:12265))
        (PORT d[7] (4811:4811:4811) (4798:4798:4798))
        (PORT d[8] (4402:4402:4402) (4513:4513:4513))
        (PORT d[9] (2674:2674:2674) (2825:2825:2825))
        (PORT d[10] (4199:4199:4199) (4324:4324:4324))
        (PORT d[11] (5951:5951:5951) (6041:6041:6041))
        (PORT d[12] (5860:5860:5860) (5901:5901:5901))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2573:2573:2573))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (PORT d[0] (3141:3141:3141) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3129:3129:3129))
        (PORT d[1] (3065:3065:3065) (3160:3160:3160))
        (PORT d[2] (2812:2812:2812) (2950:2950:2950))
        (PORT d[3] (3242:3242:3242) (3477:3477:3477))
        (PORT d[4] (2613:2613:2613) (2712:2712:2712))
        (PORT d[5] (2788:2788:2788) (2922:2922:2922))
        (PORT d[6] (2627:2627:2627) (2751:2751:2751))
        (PORT d[7] (2683:2683:2683) (2777:2777:2777))
        (PORT d[8] (3152:3152:3152) (3369:3369:3369))
        (PORT d[9] (2978:2978:2978) (3065:3065:3065))
        (PORT d[10] (3770:3770:3770) (3883:3883:3883))
        (PORT d[11] (2370:2370:2370) (2490:2490:2490))
        (PORT d[12] (3288:3288:3288) (3332:3332:3332))
        (PORT clk (2486:2486:2486) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (PORT d[0] (2854:2854:2854) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2044:2044:2044) (2022:2022:2022))
        (PORT datab (2613:2613:2613) (2707:2707:2707))
        (PORT datac (1776:1776:1776) (1854:1854:1854))
        (PORT datad (1431:1431:1431) (1487:1487:1487))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3655w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1216:1216:1216))
        (PORT datab (1103:1103:1103) (1171:1171:1171))
        (PORT datac (1289:1289:1289) (1334:1334:1334))
        (PORT datad (774:774:774) (799:799:799))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3056w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (440:440:440))
        (PORT datab (338:338:338) (419:419:419))
        (PORT datac (670:670:670) (670:670:670))
        (PORT datad (783:783:783) (784:784:784))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6721:6721:6721) (7307:7307:7307))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5770:5770:5770) (5912:5912:5912))
        (PORT d[1] (3254:3254:3254) (3360:3360:3360))
        (PORT d[2] (5712:5712:5712) (5973:5973:5973))
        (PORT d[3] (6112:6112:6112) (6262:6262:6262))
        (PORT d[4] (4043:4043:4043) (4182:4182:4182))
        (PORT d[5] (6369:6369:6369) (6543:6543:6543))
        (PORT d[6] (8488:8488:8488) (8570:8570:8570))
        (PORT d[7] (2688:2688:2688) (2815:2815:2815))
        (PORT d[8] (4455:4455:4455) (4560:4560:4560))
        (PORT d[9] (3437:3437:3437) (3643:3643:3643))
        (PORT d[10] (4547:4547:4547) (4643:4643:4643))
        (PORT d[11] (6089:6089:6089) (6312:6312:6312))
        (PORT d[12] (5255:5255:5255) (5299:5299:5299))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2190:2190:2190))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (PORT d[0] (2824:2824:2824) (2847:2847:2847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2641:2641:2641))
        (PORT d[1] (2416:2416:2416) (2469:2469:2469))
        (PORT d[2] (3267:3267:3267) (3388:3388:3388))
        (PORT d[3] (1841:1841:1841) (1900:1900:1900))
        (PORT d[4] (3295:3295:3295) (3382:3382:3382))
        (PORT d[5] (2198:2198:2198) (2245:2245:2245))
        (PORT d[6] (2632:2632:2632) (2729:2729:2729))
        (PORT d[7] (2661:2661:2661) (2788:2788:2788))
        (PORT d[8] (2698:2698:2698) (2762:2762:2762))
        (PORT d[9] (2734:2734:2734) (2804:2804:2804))
        (PORT d[10] (2236:2236:2236) (2294:2294:2294))
        (PORT d[11] (2172:2172:2172) (2186:2186:2186))
        (PORT d[12] (2672:2672:2672) (2752:2752:2752))
        (PORT clk (2503:2503:2503) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (PORT d[0] (1696:1696:1696) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3635w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1212:1212:1212))
        (PORT datab (1100:1100:1100) (1166:1166:1166))
        (PORT datac (1291:1291:1291) (1335:1335:1335))
        (PORT datad (774:774:774) (800:800:800))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3036w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (771:771:771))
        (PORT datab (266:266:266) (305:305:305))
        (PORT datac (694:694:694) (698:698:698))
        (PORT datad (509:509:509) (545:545:545))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6201:6201:6201) (6740:6740:6740))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5451:5451:5451) (5666:5666:5666))
        (PORT d[1] (4100:4100:4100) (4280:4280:4280))
        (PORT d[2] (4831:4831:4831) (4977:4977:4977))
        (PORT d[3] (8188:8188:8188) (8326:8326:8326))
        (PORT d[4] (3293:3293:3293) (3391:3391:3391))
        (PORT d[5] (5134:5134:5134) (5239:5239:5239))
        (PORT d[6] (7003:7003:7003) (7070:7070:7070))
        (PORT d[7] (3080:3080:3080) (3247:3247:3247))
        (PORT d[8] (5160:5160:5160) (5335:5335:5335))
        (PORT d[9] (6917:6917:6917) (7134:7134:7134))
        (PORT d[10] (5517:5517:5517) (5653:5653:5653))
        (PORT d[11] (6558:6558:6558) (6827:6827:6827))
        (PORT d[12] (7156:7156:7156) (7164:7164:7164))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2358:2358:2358))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (PORT d[0] (2947:2947:2947) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2321:2321:2321))
        (PORT d[1] (2913:2913:2913) (2981:2981:2981))
        (PORT d[2] (2377:2377:2377) (2481:2481:2481))
        (PORT d[3] (1990:1990:1990) (2096:2096:2096))
        (PORT d[4] (3024:3024:3024) (3132:3132:3132))
        (PORT d[5] (2570:2570:2570) (2648:2648:2648))
        (PORT d[6] (3078:3078:3078) (3186:3186:3186))
        (PORT d[7] (2351:2351:2351) (2444:2444:2444))
        (PORT d[8] (1938:1938:1938) (2038:2038:2038))
        (PORT d[9] (3154:3154:3154) (3333:3333:3333))
        (PORT d[10] (2357:2357:2357) (2464:2464:2464))
        (PORT d[11] (2752:2752:2752) (2847:2847:2847))
        (PORT d[12] (2667:2667:2667) (2724:2724:2724))
        (PORT clk (2461:2461:2461) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (PORT d[0] (2299:2299:2299) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2127:2127:2127) (2043:2043:2043))
        (PORT datab (1861:1861:1861) (1930:1930:1930))
        (PORT datac (1778:1778:1778) (1856:1856:1856))
        (PORT datad (1423:1423:1423) (1478:1478:1478))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1686:1686:1686) (1703:1703:1703))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1926:1926:1926) (1939:1939:1939))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3542w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1557:1557:1557))
        (PORT datab (480:480:480) (501:501:501))
        (PORT datac (1680:1680:1680) (1734:1734:1734))
        (PORT datad (282:282:282) (332:332:332))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2942w\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (433:433:433))
        (PORT datab (344:344:344) (426:426:426))
        (PORT datac (276:276:276) (333:333:333))
        (PORT datad (776:776:776) (776:776:776))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7489:7489:7489) (8141:8141:8141))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3804:3804:3804))
        (PORT d[1] (3729:3729:3729) (3923:3923:3923))
        (PORT d[2] (3387:3387:3387) (3557:3557:3557))
        (PORT d[3] (7112:7112:7112) (7303:7303:7303))
        (PORT d[4] (4071:4071:4071) (4220:4220:4220))
        (PORT d[5] (4858:4858:4858) (5015:5015:5015))
        (PORT d[6] (10602:10602:10602) (10802:10802:10802))
        (PORT d[7] (3451:3451:3451) (3642:3642:3642))
        (PORT d[8] (4940:4940:4940) (5109:5109:5109))
        (PORT d[9] (4299:4299:4299) (4589:4589:4589))
        (PORT d[10] (4519:4519:4519) (4639:4639:4639))
        (PORT d[11] (6713:6713:6713) (6914:6914:6914))
        (PORT d[12] (4714:4714:4714) (4811:4811:4811))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3060:3060:3060))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT d[0] (3629:3629:3629) (3691:3691:3691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3152:3152:3152))
        (PORT d[1] (2913:2913:2913) (3028:3028:3028))
        (PORT d[2] (2890:2890:2890) (3043:3043:3043))
        (PORT d[3] (2699:2699:2699) (2822:2822:2822))
        (PORT d[4] (3130:3130:3130) (3283:3283:3283))
        (PORT d[5] (2989:2989:2989) (3109:3109:3109))
        (PORT d[6] (2720:2720:2720) (2858:2858:2858))
        (PORT d[7] (3135:3135:3135) (3254:3254:3254))
        (PORT d[8] (2815:2815:2815) (2938:2938:2938))
        (PORT d[9] (2465:2465:2465) (2581:2581:2581))
        (PORT d[10] (2687:2687:2687) (2787:2787:2787))
        (PORT d[11] (2685:2685:2685) (2797:2797:2797))
        (PORT d[12] (2437:2437:2437) (2558:2558:2558))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (PORT d[0] (2375:2375:2375) (2381:2381:2381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3562w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2074:2074:2074))
        (PORT datab (252:252:252) (294:294:294))
        (PORT datad (1695:1695:1695) (1740:1740:1740))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2962w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (601:601:601))
        (PORT datab (539:539:539) (569:569:569))
        (PORT datac (420:420:420) (426:426:426))
        (PORT datad (710:710:710) (724:724:724))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5484:5484:5484) (5978:5978:5978))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5870:5870:5870) (5868:5868:5868))
        (PORT d[1] (6723:6723:6723) (7007:7007:7007))
        (PORT d[2] (5995:5995:5995) (6265:6265:6265))
        (PORT d[3] (7759:7759:7759) (7820:7820:7820))
        (PORT d[4] (5541:5541:5541) (5711:5711:5711))
        (PORT d[5] (4628:4628:4628) (4734:4734:4734))
        (PORT d[6] (2914:2914:2914) (2910:2910:2910))
        (PORT d[7] (3647:3647:3647) (3632:3632:3632))
        (PORT d[8] (4938:4938:4938) (4912:4912:4912))
        (PORT d[9] (5756:5756:5756) (5934:5934:5934))
        (PORT d[10] (2427:2427:2427) (2492:2492:2492))
        (PORT d[11] (3280:3280:3280) (3253:3253:3253))
        (PORT d[12] (3757:3757:3757) (3749:3749:3749))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1811:1811:1811))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (2459:2459:2459) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2630:2630:2630))
        (PORT d[1] (2983:2983:2983) (3091:3091:3091))
        (PORT d[2] (2057:2057:2057) (2056:2056:2056))
        (PORT d[3] (2405:2405:2405) (2551:2551:2551))
        (PORT d[4] (3409:3409:3409) (3542:3542:3542))
        (PORT d[5] (2900:2900:2900) (2933:2933:2933))
        (PORT d[6] (1872:1872:1872) (1893:1893:1893))
        (PORT d[7] (2763:2763:2763) (2852:2852:2852))
        (PORT d[8] (1817:1817:1817) (1857:1857:1857))
        (PORT d[9] (2518:2518:2518) (2539:2539:2539))
        (PORT d[10] (1981:1981:1981) (2045:2045:2045))
        (PORT d[11] (2479:2479:2479) (2604:2604:2604))
        (PORT d[12] (3210:3210:3210) (3366:3366:3366))
        (PORT clk (2470:2470:2470) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2458:2458:2458))
        (PORT d[0] (2511:2511:2511) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2758:2758:2758) (2875:2875:2875))
        (PORT datab (2561:2561:2561) (2524:2524:2524))
        (PORT datac (1776:1776:1776) (1853:1853:1853))
        (PORT datad (1433:1433:1433) (1489:1489:1489))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3552w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2324:2324:2324) (2356:2356:2356))
        (PORT datac (1946:1946:1946) (1974:1974:1974))
        (PORT datad (221:221:221) (251:251:251))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2952w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (435:435:435))
        (PORT datab (341:341:341) (423:423:423))
        (PORT datac (273:273:273) (330:330:330))
        (PORT datad (778:778:778) (779:779:779))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7381:7381:7381) (7988:7988:7988))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4558:4558:4558))
        (PORT d[1] (6316:6316:6316) (6586:6586:6586))
        (PORT d[2] (4899:4899:4899) (5153:5153:5153))
        (PORT d[3] (7545:7545:7545) (7770:7770:7770))
        (PORT d[4] (3753:3753:3753) (3933:3933:3933))
        (PORT d[5] (6350:6350:6350) (6578:6578:6578))
        (PORT d[6] (11562:11562:11562) (11643:11643:11643))
        (PORT d[7] (3852:3852:3852) (4037:4037:4037))
        (PORT d[8] (4476:4476:4476) (4572:4572:4572))
        (PORT d[9] (5113:5113:5113) (5489:5489:5489))
        (PORT d[10] (5288:5288:5288) (5414:5414:5414))
        (PORT d[11] (6407:6407:6407) (6619:6619:6619))
        (PORT d[12] (4291:4291:4291) (4368:4368:4368))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2369:2369:2369))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (PORT d[0] (2973:2973:2973) (3000:3000:3000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2335:2335:2335))
        (PORT d[1] (2875:2875:2875) (2989:2989:2989))
        (PORT d[2] (2548:2548:2548) (2678:2678:2678))
        (PORT d[3] (2248:2248:2248) (2333:2333:2333))
        (PORT d[4] (3396:3396:3396) (3497:3497:3497))
        (PORT d[5] (2653:2653:2653) (2757:2757:2757))
        (PORT d[6] (2200:2200:2200) (2300:2300:2300))
        (PORT d[7] (3060:3060:3060) (3139:3139:3139))
        (PORT d[8] (2753:2753:2753) (2869:2869:2869))
        (PORT d[9] (2386:2386:2386) (2493:2493:2493))
        (PORT d[10] (2393:2393:2393) (2494:2494:2494))
        (PORT d[11] (2271:2271:2271) (2340:2340:2340))
        (PORT d[12] (2399:2399:2399) (2480:2480:2480))
        (PORT clk (2458:2458:2458) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2449:2449:2449))
        (PORT d[0] (2048:2048:2048) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3531w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1555:1555:1555))
        (PORT datab (318:318:318) (379:379:379))
        (PORT datac (1676:1676:1676) (1729:1729:1729))
        (PORT datad (709:709:709) (711:711:711))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode2931w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (433:433:433))
        (PORT datab (343:343:343) (425:425:425))
        (PORT datac (275:275:275) (332:332:332))
        (PORT datad (776:776:776) (777:777:777))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6314:6314:6314) (6901:6901:6901))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5797:5797:5797) (6012:6012:6012))
        (PORT d[1] (3703:3703:3703) (3860:3860:3860))
        (PORT d[2] (3277:3277:3277) (3402:3402:3402))
        (PORT d[3] (8875:8875:8875) (9006:9006:9006))
        (PORT d[4] (3201:3201:3201) (3289:3289:3289))
        (PORT d[5] (5497:5497:5497) (5601:5601:5601))
        (PORT d[6] (7386:7386:7386) (7459:7459:7459))
        (PORT d[7] (3126:3126:3126) (3295:3295:3295))
        (PORT d[8] (5577:5577:5577) (5746:5746:5746))
        (PORT d[9] (4164:4164:4164) (4348:4348:4348))
        (PORT d[10] (6229:6229:6229) (6355:6355:6355))
        (PORT d[11] (7151:7151:7151) (7405:7405:7405))
        (PORT d[12] (6031:6031:6031) (6080:6080:6080))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3049:3049:3049) (3033:3033:3033))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (PORT d[0] (3671:3671:3671) (3664:3664:3664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2650:2650:2650))
        (PORT d[1] (2497:2497:2497) (2596:2596:2596))
        (PORT d[2] (2771:2771:2771) (2875:2875:2875))
        (PORT d[3] (2328:2328:2328) (2426:2426:2426))
        (PORT d[4] (2594:2594:2594) (2660:2660:2660))
        (PORT d[5] (2543:2543:2543) (2621:2621:2621))
        (PORT d[6] (2293:2293:2293) (2359:2359:2359))
        (PORT d[7] (2650:2650:2650) (2728:2728:2728))
        (PORT d[8] (2637:2637:2637) (2726:2726:2726))
        (PORT d[9] (2899:2899:2899) (2988:2988:2988))
        (PORT d[10] (2204:2204:2204) (2299:2299:2299))
        (PORT d[11] (2759:2759:2759) (2859:2859:2859))
        (PORT d[12] (2273:2273:2273) (2342:2342:2342))
        (PORT clk (2488:2488:2488) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2481:2481:2481))
        (PORT d[0] (1707:1707:1707) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1947:1947:1947) (1901:1901:1901))
        (PORT datab (2141:2141:2141) (2043:2043:2043))
        (PORT datac (1777:1777:1777) (1854:1854:1854))
        (PORT datad (1430:1430:1430) (1486:1486:1486))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1362:1362:1362))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3685w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1668:1668:1668))
        (PORT datab (1730:1730:1730) (1787:1787:1787))
        (PORT datac (727:727:727) (737:737:737))
        (PORT datad (1984:1984:1984) (2020:2020:2020))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3086w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (823:823:823))
        (PORT datab (283:283:283) (331:331:331))
        (PORT datac (735:735:735) (758:758:758))
        (PORT datad (442:442:442) (454:454:454))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6450:6450:6450) (6975:6975:6975))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6863:6863:6863) (6999:6999:6999))
        (PORT d[1] (2804:2804:2804) (2874:2874:2874))
        (PORT d[2] (6797:6797:6797) (7153:7153:7153))
        (PORT d[3] (6634:6634:6634) (6760:6760:6760))
        (PORT d[4] (4431:4431:4431) (4597:4597:4597))
        (PORT d[5] (4650:4650:4650) (4552:4552:4552))
        (PORT d[6] (3761:3761:3761) (3870:3870:3870))
        (PORT d[7] (6249:6249:6249) (6575:6575:6575))
        (PORT d[8] (4146:4146:4146) (4242:4242:4242))
        (PORT d[9] (2653:2653:2653) (2782:2782:2782))
        (PORT d[10] (6251:6251:6251) (6339:6339:6339))
        (PORT d[11] (4511:4511:4511) (4571:4571:4571))
        (PORT d[12] (6135:6135:6135) (6275:6275:6275))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2692:2692:2692))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT d[0] (3340:3340:3340) (3305:3305:3305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2659:2659:2659))
        (PORT d[1] (2287:2287:2287) (2334:2334:2334))
        (PORT d[2] (2486:2486:2486) (2609:2609:2609))
        (PORT d[3] (2689:2689:2689) (2870:2870:2870))
        (PORT d[4] (2553:2553:2553) (2645:2645:2645))
        (PORT d[5] (3040:3040:3040) (3131:3131:3131))
        (PORT d[6] (2629:2629:2629) (2715:2715:2715))
        (PORT d[7] (2593:2593:2593) (2645:2645:2645))
        (PORT d[8] (2662:2662:2662) (2783:2783:2783))
        (PORT d[9] (2651:2651:2651) (2713:2713:2713))
        (PORT d[10] (3269:3269:3269) (3339:3339:3339))
        (PORT d[11] (2056:2056:2056) (2146:2146:2146))
        (PORT d[12] (2569:2569:2569) (2579:2579:2579))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (PORT d[0] (1746:1746:1746) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3665w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1205:1205:1205))
        (PORT datab (1093:1093:1093) (1158:1158:1158))
        (PORT datac (818:818:818) (849:849:849))
        (PORT datad (1283:1283:1283) (1316:1316:1316))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3066w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (821:821:821))
        (PORT datab (282:282:282) (329:329:329))
        (PORT datac (730:730:730) (752:752:752))
        (PORT datad (444:444:444) (457:457:457))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6904:6904:6904) (7474:7474:7474))
        (PORT clk (2556:2556:2556) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5930:5930:5930) (6139:6139:6139))
        (PORT d[1] (3228:3228:3228) (3345:3345:3345))
        (PORT d[2] (2544:2544:2544) (2641:2641:2641))
        (PORT d[3] (5946:5946:5946) (5999:5999:5999))
        (PORT d[4] (2886:2886:2886) (2945:2945:2945))
        (PORT d[5] (4340:4340:4340) (4415:4415:4415))
        (PORT d[6] (8333:8333:8333) (8326:8326:8326))
        (PORT d[7] (3313:3313:3313) (3397:3397:3397))
        (PORT d[8] (6094:6094:6094) (6295:6295:6295))
        (PORT d[9] (3739:3739:3739) (3893:3893:3893))
        (PORT d[10] (5811:5811:5811) (5965:5965:5965))
        (PORT d[11] (6657:6657:6657) (6585:6585:6585))
        (PORT d[12] (5367:5367:5367) (5425:5425:5425))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2289:2289:2289))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (PORT d[0] (2897:2897:2897) (2920:2920:2920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1981:1981:1981))
        (PORT d[1] (2146:2146:2146) (2182:2182:2182))
        (PORT d[2] (2823:2823:2823) (2919:2919:2919))
        (PORT d[3] (1863:1863:1863) (1926:1926:1926))
        (PORT d[4] (2281:2281:2281) (2353:2353:2353))
        (PORT d[5] (2294:2294:2294) (2280:2280:2280))
        (PORT d[6] (2277:2277:2277) (2344:2344:2344))
        (PORT d[7] (2707:2707:2707) (2801:2801:2801))
        (PORT d[8] (2373:2373:2373) (2475:2475:2475))
        (PORT d[9] (2608:2608:2608) (2699:2699:2699))
        (PORT d[10] (2367:2367:2367) (2465:2465:2465))
        (PORT d[11] (2587:2587:2587) (2643:2643:2643))
        (PORT d[12] (2386:2386:2386) (2458:2458:2458))
        (PORT clk (2509:2509:2509) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2505:2505:2505))
        (PORT d[0] (1777:1777:1777) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1887:1887:1887) (1967:1967:1967))
        (PORT datab (1034:1034:1034) (1008:1008:1008))
        (PORT datac (1777:1777:1777) (1854:1854:1854))
        (PORT datad (1430:1430:1430) (1485:1485:1485))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3695w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1371:1371:1371))
        (PORT datab (461:461:461) (471:471:471))
        (PORT datac (1682:1682:1682) (1737:1737:1737))
        (PORT datad (1700:1700:1700) (1734:1734:1734))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3096w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (434:434:434))
        (PORT datab (343:343:343) (425:425:425))
        (PORT datac (675:675:675) (675:675:675))
        (PORT datad (777:777:777) (777:777:777))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6632:6632:6632) (7198:7198:7198))
        (PORT clk (2557:2557:2557) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (3889:3889:3889))
        (PORT d[1] (3256:3256:3256) (3375:3375:3375))
        (PORT d[2] (3684:3684:3684) (3827:3827:3827))
        (PORT d[3] (6024:6024:6024) (6082:6082:6082))
        (PORT d[4] (3936:3936:3936) (4016:4016:4016))
        (PORT d[5] (4300:4300:4300) (4372:4372:4372))
        (PORT d[6] (8703:8703:8703) (8708:8708:8708))
        (PORT d[7] (3299:3299:3299) (3381:3381:3381))
        (PORT d[8] (2410:2410:2410) (2405:2405:2405))
        (PORT d[9] (3340:3340:3340) (3449:3449:3449))
        (PORT d[10] (5539:5539:5539) (5611:5611:5611))
        (PORT d[11] (6621:6621:6621) (6549:6549:6549))
        (PORT d[12] (5623:5623:5623) (5675:5675:5675))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2786:2786:2786))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (PORT d[0] (3418:3418:3418) (3417:3417:3417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2388:2388:2388))
        (PORT d[1] (2514:2514:2514) (2545:2545:2545))
        (PORT d[2] (3168:3168:3168) (3260:3260:3260))
        (PORT d[3] (1883:1883:1883) (1946:1946:1946))
        (PORT d[4] (2280:2280:2280) (2339:2339:2339))
        (PORT d[5] (2041:2041:2041) (2031:2031:2031))
        (PORT d[6] (2619:2619:2619) (2680:2680:2680))
        (PORT d[7] (2713:2713:2713) (2808:2808:2808))
        (PORT d[8] (2590:2590:2590) (2666:2666:2666))
        (PORT d[9] (2641:2641:2641) (2734:2734:2734))
        (PORT d[10] (2722:2722:2722) (2815:2815:2815))
        (PORT d[11] (2021:2021:2021) (2088:2088:2088))
        (PORT d[12] (2366:2366:2366) (2430:2430:2430))
        (PORT clk (2510:2510:2510) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2506:2506:2506))
        (PORT d[0] (1277:1277:1277) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3675w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1208:1208:1208))
        (PORT datab (1096:1096:1096) (1162:1162:1162))
        (PORT datac (1291:1291:1291) (1336:1336:1336))
        (PORT datad (774:774:774) (800:800:800))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|rden_decode_b\|w_anode3076w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (437:437:437))
        (PORT datab (340:340:340) (422:422:422))
        (PORT datac (672:672:672) (673:673:673))
        (PORT datad (780:780:780) (780:780:780))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6319:6319:6319) (6899:6899:6899))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5551:5551:5551) (5766:5766:5766))
        (PORT d[1] (2876:2876:2876) (2997:2997:2997))
        (PORT d[2] (6287:6287:6287) (6485:6485:6485))
        (PORT d[3] (5925:5925:5925) (5978:5978:5978))
        (PORT d[4] (5237:5237:5237) (5448:5448:5448))
        (PORT d[5] (4669:4669:4669) (4735:4735:4735))
        (PORT d[6] (7975:7975:7975) (7973:7973:7973))
        (PORT d[7] (6680:6680:6680) (6950:6950:6950))
        (PORT d[8] (5734:5734:5734) (5941:5941:5941))
        (PORT d[9] (3717:3717:3717) (3869:3869:3869))
        (PORT d[10] (5429:5429:5429) (5584:5584:5584))
        (PORT d[11] (7323:7323:7323) (7625:7625:7625))
        (PORT d[12] (5672:5672:5672) (5719:5719:5719))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2471:2471:2471))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (3113:3113:3113) (3102:3102:3102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2764:2764:2764))
        (PORT d[1] (2488:2488:2488) (2517:2517:2517))
        (PORT d[2] (2439:2439:2439) (2536:2536:2536))
        (PORT d[3] (1974:1974:1974) (2079:2079:2079))
        (PORT d[4] (2286:2286:2286) (2351:2351:2351))
        (PORT d[5] (2371:2371:2371) (2356:2356:2356))
        (PORT d[6] (2687:2687:2687) (2768:2768:2768))
        (PORT d[7] (2389:2389:2389) (2498:2498:2498))
        (PORT d[8] (2260:2260:2260) (2343:2343:2343))
        (PORT d[9] (2421:2421:2421) (2461:2461:2461))
        (PORT d[10] (2347:2347:2347) (2445:2445:2445))
        (PORT d[11] (2012:2012:2012) (2082:2082:2082))
        (PORT d[12] (2371:2371:2371) (2443:2443:2443))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (2375:2375:2375) (2342:2342:2342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (967:967:967))
        (PORT datab (1135:1135:1135) (1140:1140:1140))
        (PORT datac (1777:1777:1777) (1855:1855:1855))
        (PORT datad (1429:1429:1429) (1485:1485:1485))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1656:1656:1656) (1672:1672:1672))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (416:416:416))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (1337:1337:1337) (1382:1382:1382))
        (PORT datad (1659:1659:1659) (1688:1688:1688))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1557:1557:1557))
        (PORT datab (1726:1726:1726) (1774:1774:1774))
        (PORT datac (1213:1213:1213) (1235:1235:1235))
        (PORT datad (1700:1700:1700) (1734:1734:1734))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (693:693:693))
        (PORT datab (660:660:660) (646:646:646))
        (PORT datac (1117:1117:1117) (1174:1174:1174))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (282:282:282))
        (PORT datab (1455:1455:1455) (1489:1489:1489))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (424:424:424) (431:431:431))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (6200:6200:6200) (6724:6724:6724))
        (PORT ena (1948:1948:1948) (1888:1888:1888))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datad (529:529:529) (587:587:587))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1283:1283:1283))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (889:889:889) (846:846:846))
        (PORT datad (405:405:405) (409:409:409))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (894:894:894))
        (PORT datab (701:701:701) (682:682:682))
        (PORT datac (234:234:234) (285:285:285))
        (PORT datad (1443:1443:1443) (1383:1383:1383))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (593:593:593))
        (PORT datab (532:532:532) (582:582:582))
        (PORT datac (492:492:492) (546:546:546))
        (PORT datad (456:456:456) (508:508:508))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1287:1287:1287))
        (PORT datab (2083:2083:2083) (2094:2094:2094))
        (PORT datac (210:210:210) (247:247:247))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5180:5180:5180) (4815:4815:4815))
        (PORT sclr (2523:2523:2523) (2597:2597:2597))
        (PORT ena (2174:2174:2174) (2185:2185:2185))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (481:481:481))
        (PORT datab (318:318:318) (419:419:419))
        (PORT datac (316:316:316) (418:418:418))
        (PORT datad (317:317:317) (405:405:405))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1102:1102:1102))
        (PORT datab (1017:1017:1017) (1061:1061:1061))
        (PORT datac (993:993:993) (1005:1005:1005))
        (PORT datad (965:965:965) (934:934:934))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (382:382:382) (389:389:389))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1259:1259:1259) (1267:1267:1267))
        (PORT datad (700:700:700) (702:702:702))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector45\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (642:642:642))
        (PORT datab (416:416:416) (438:438:438))
        (PORT datac (409:409:409) (418:418:418))
        (PORT datad (1013:1013:1013) (993:993:993))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector43\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (417:417:417) (429:429:429))
        (PORT datad (1014:1014:1014) (995:995:995))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector45\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1036:1036:1036))
        (PORT datab (278:278:278) (336:336:336))
        (PORT datad (242:242:242) (280:280:280))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4900:4900:4900) (5216:5216:5216))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (729:729:729) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3951:3951:3951))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4658:4658:4658) (4803:4803:4803))
        (PORT d[1] (4233:4233:4233) (4314:4314:4314))
        (PORT d[2] (5848:5848:5848) (6159:6159:6159))
        (PORT d[3] (7212:7212:7212) (7413:7413:7413))
        (PORT d[4] (4619:4619:4619) (4873:4873:4873))
        (PORT d[5] (6522:6522:6522) (6841:6841:6841))
        (PORT d[6] (10721:10721:10721) (10933:10933:10933))
        (PORT d[7] (5374:5374:5374) (5678:5678:5678))
        (PORT d[8] (5363:5363:5363) (5606:5606:5606))
        (PORT d[9] (3033:3033:3033) (3183:3183:3183))
        (PORT d[10] (4476:4476:4476) (4577:4577:4577))
        (PORT d[11] (4536:4536:4536) (4599:4599:4599))
        (PORT d[12] (5533:5533:5533) (5670:5670:5670))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2608:2608:2608))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (PORT d[0] (2962:2962:2962) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3147:3147:3147))
        (PORT d[1] (3539:3539:3539) (3603:3603:3603))
        (PORT d[2] (2488:2488:2488) (2623:2623:2623))
        (PORT d[3] (3558:3558:3558) (3773:3773:3773))
        (PORT d[4] (2897:2897:2897) (3010:3010:3010))
        (PORT d[5] (3090:3090:3090) (3222:3222:3222))
        (PORT d[6] (3322:3322:3322) (3420:3420:3420))
        (PORT d[7] (2782:2782:2782) (2892:2892:2892))
        (PORT d[8] (3072:3072:3072) (3240:3240:3240))
        (PORT d[9] (3952:3952:3952) (4161:4161:4161))
        (PORT d[10] (3039:3039:3039) (3175:3175:3175))
        (PORT d[11] (2775:2775:2775) (2888:2888:2888))
        (PORT d[12] (2852:2852:2852) (3010:3010:3010))
        (PORT clk (2487:2487:2487) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (PORT d[0] (3079:3079:3079) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4675:4675:4675) (5082:5082:5082))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3327:3327:3327))
        (PORT d[1] (4080:4080:4080) (4244:4244:4244))
        (PORT d[2] (5943:5943:5943) (6218:6218:6218))
        (PORT d[3] (7211:7211:7211) (7385:7385:7385))
        (PORT d[4] (6326:6326:6326) (6536:6536:6536))
        (PORT d[5] (8166:8166:8166) (8429:8429:8429))
        (PORT d[6] (11720:11720:11720) (11887:11887:11887))
        (PORT d[7] (5068:5068:5068) (5358:5358:5358))
        (PORT d[8] (3349:3349:3349) (3402:3402:3402))
        (PORT d[9] (7337:7337:7337) (7732:7732:7732))
        (PORT d[10] (4073:4073:4073) (4163:4163:4163))
        (PORT d[11] (4201:4201:4201) (4150:4150:4150))
        (PORT d[12] (3898:3898:3898) (3943:3943:3943))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2447:2447:2447))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT d[0] (3108:3108:3108) (3078:3078:3078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2117:2117:2117))
        (PORT d[1] (2814:2814:2814) (2908:2908:2908))
        (PORT d[2] (2162:2162:2162) (2285:2285:2285))
        (PORT d[3] (2829:2829:2829) (2886:2886:2886))
        (PORT d[4] (2979:2979:2979) (3081:3081:3081))
        (PORT d[5] (3269:3269:3269) (3355:3355:3355))
        (PORT d[6] (2241:2241:2241) (2336:2336:2336))
        (PORT d[7] (2988:2988:2988) (3060:3060:3060))
        (PORT d[8] (2332:2332:2332) (2446:2446:2446))
        (PORT d[9] (2694:2694:2694) (2742:2742:2742))
        (PORT d[10] (2339:2339:2339) (2408:2408:2408))
        (PORT d[11] (2408:2408:2408) (2513:2513:2513))
        (PORT d[12] (2278:2278:2278) (2351:2351:2351))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (1496:1496:1496) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (992:992:992))
        (PORT datab (4202:4202:4202) (4288:4288:4288))
        (PORT datac (2456:2456:2456) (2369:2369:2369))
        (PORT datad (1132:1132:1132) (1211:1211:1211))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7624:7624:7624) (8328:8328:8328))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1649:1649:1649))
        (PORT d[1] (2098:2098:2098) (2095:2095:2095))
        (PORT d[2] (1458:1458:1458) (1472:1472:1472))
        (PORT d[3] (3276:3276:3276) (3278:3278:3278))
        (PORT d[4] (2306:2306:2306) (2277:2277:2277))
        (PORT d[5] (1494:1494:1494) (1526:1526:1526))
        (PORT d[6] (2502:2502:2502) (2505:2505:2505))
        (PORT d[7] (2677:2677:2677) (2661:2661:2661))
        (PORT d[8] (1868:1868:1868) (1932:1932:1932))
        (PORT d[9] (1841:1841:1841) (1848:1848:1848))
        (PORT d[10] (2525:2525:2525) (2517:2517:2517))
        (PORT d[11] (5567:5567:5567) (5617:5617:5617))
        (PORT d[12] (5221:5221:5221) (5220:5220:5220))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1522:1522:1522))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2592:2592:2592))
        (PORT d[0] (2263:2263:2263) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2438:2438:2438))
        (PORT d[1] (2638:2638:2638) (2684:2684:2684))
        (PORT d[2] (2546:2546:2546) (2612:2612:2612))
        (PORT d[3] (3495:3495:3495) (3712:3712:3712))
        (PORT d[4] (2588:2588:2588) (2667:2667:2667))
        (PORT d[5] (2630:2630:2630) (2673:2673:2673))
        (PORT d[6] (2906:2906:2906) (3014:3014:3014))
        (PORT d[7] (2089:2089:2089) (2201:2201:2201))
        (PORT d[8] (2679:2679:2679) (2803:2803:2803))
        (PORT d[9] (3008:3008:3008) (3093:3093:3093))
        (PORT d[10] (3090:3090:3090) (3200:3200:3200))
        (PORT d[11] (2241:2241:2241) (2270:2270:2270))
        (PORT d[12] (3253:3253:3253) (3252:3252:3252))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT d[0] (2228:2228:2228) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7172:7172:7172) (7761:7761:7761))
        (PORT clk (2578:2578:2578) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2124:2124:2124))
        (PORT d[1] (5153:5153:5153) (5316:5316:5316))
        (PORT d[2] (4038:4038:4038) (4202:4202:4202))
        (PORT d[3] (6396:6396:6396) (6498:6498:6498))
        (PORT d[4] (2096:2096:2096) (2102:2102:2102))
        (PORT d[5] (2620:2620:2620) (2634:2634:2634))
        (PORT d[6] (1902:1902:1902) (1942:1942:1942))
        (PORT d[7] (2597:2597:2597) (2677:2677:2677))
        (PORT d[8] (4523:4523:4523) (4610:4610:4610))
        (PORT d[9] (2658:2658:2658) (2778:2778:2778))
        (PORT d[10] (1762:1762:1762) (1793:1793:1793))
        (PORT d[11] (4179:4179:4179) (4166:4166:4166))
        (PORT d[12] (3083:3083:3083) (3083:3083:3083))
        (PORT clk (2574:2574:2574) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1533:1533:1533))
        (PORT clk (2574:2574:2574) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2606:2606:2606))
        (PORT d[0] (2241:2241:2241) (2164:2164:2164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1094:1094:1094))
        (PORT d[1] (1359:1359:1359) (1336:1336:1336))
        (PORT d[2] (2335:2335:2335) (2389:2389:2389))
        (PORT d[3] (1120:1120:1120) (1106:1106:1106))
        (PORT d[4] (1163:1163:1163) (1161:1161:1161))
        (PORT d[5] (1202:1202:1202) (1199:1199:1199))
        (PORT d[6] (1237:1237:1237) (1232:1232:1232))
        (PORT d[7] (1128:1128:1128) (1136:1136:1136))
        (PORT d[8] (1102:1102:1102) (1107:1107:1107))
        (PORT d[9] (1505:1505:1505) (1509:1509:1509))
        (PORT d[10] (1864:1864:1864) (1864:1864:1864))
        (PORT d[11] (2378:2378:2378) (2336:2336:2336))
        (PORT d[12] (1447:1447:1447) (1412:1412:1412))
        (PORT clk (2531:2531:2531) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (PORT d[0] (939:939:939) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1558:1558:1558))
        (PORT datab (895:895:895) (989:989:989))
        (PORT datac (1694:1694:1694) (1646:1646:1646))
        (PORT datad (1049:1049:1049) (1043:1043:1043))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7552:7552:7552) (8215:8215:8215))
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4638:4638:4638) (4584:4584:4584))
        (PORT d[1] (2085:2085:2085) (2091:2091:2091))
        (PORT d[2] (3139:3139:3139) (3212:3212:3212))
        (PORT d[3] (1465:1465:1465) (1481:1481:1481))
        (PORT d[4] (1689:1689:1689) (1680:1680:1680))
        (PORT d[5] (1464:1464:1464) (1489:1489:1489))
        (PORT d[6] (2423:2423:2423) (2403:2403:2403))
        (PORT d[7] (2175:2175:2175) (2187:2187:2187))
        (PORT d[8] (3636:3636:3636) (3613:3613:3613))
        (PORT d[9] (1766:1766:1766) (1775:1775:1775))
        (PORT d[10] (3171:3171:3171) (3155:3155:3155))
        (PORT d[11] (6050:6050:6050) (5975:5975:5975))
        (PORT d[12] (5444:5444:5444) (5405:5405:5405))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2571:2571:2571))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (PORT d[0] (2858:2858:2858) (2879:2879:2879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2440:2440:2440))
        (PORT d[1] (2542:2542:2542) (2582:2582:2582))
        (PORT d[2] (3016:3016:3016) (3121:3121:3121))
        (PORT d[3] (3478:3478:3478) (3665:3665:3665))
        (PORT d[4] (2902:2902:2902) (2962:2962:2962))
        (PORT d[5] (2544:2544:2544) (2590:2590:2590))
        (PORT d[6] (2637:2637:2637) (2702:2702:2702))
        (PORT d[7] (3226:3226:3226) (3364:3364:3364))
        (PORT d[8] (1959:1959:1959) (2062:2062:2062))
        (PORT d[9] (2271:2271:2271) (2366:2366:2366))
        (PORT d[10] (2715:2715:2715) (2824:2824:2824))
        (PORT d[11] (2704:2704:2704) (2782:2782:2782))
        (PORT d[12] (2959:2959:2959) (3006:3006:3006))
        (PORT clk (2487:2487:2487) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2475:2475:2475))
        (PORT d[0] (1997:1997:1997) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7573:7573:7573) (8237:8237:8237))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4645:4645:4645) (4591:4591:4591))
        (PORT d[1] (1755:1755:1755) (1764:1764:1764))
        (PORT d[2] (3079:3079:3079) (3132:3132:3132))
        (PORT d[3] (1828:1828:1828) (1843:1843:1843))
        (PORT d[4] (2040:2040:2040) (2030:2030:2030))
        (PORT d[5] (1780:1780:1780) (1796:1796:1796))
        (PORT d[6] (5460:5460:5460) (5421:5421:5421))
        (PORT d[7] (1820:1820:1820) (1838:1838:1838))
        (PORT d[8] (3947:3947:3947) (3914:3914:3914))
        (PORT d[9] (1787:1787:1787) (1797:1797:1797))
        (PORT d[10] (4425:4425:4425) (4612:4612:4612))
        (PORT d[11] (5682:5682:5682) (5613:5613:5613))
        (PORT d[12] (7959:7959:7959) (7916:7916:7916))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2226:2226:2226))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT d[0] (2937:2937:2937) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2369:2369:2369))
        (PORT d[1] (2526:2526:2526) (2581:2581:2581))
        (PORT d[2] (3009:3009:3009) (3126:3126:3126))
        (PORT d[3] (3226:3226:3226) (3432:3432:3432))
        (PORT d[4] (2569:2569:2569) (2630:2630:2630))
        (PORT d[5] (2950:2950:2950) (3031:3031:3031))
        (PORT d[6] (2321:2321:2321) (2396:2396:2396))
        (PORT d[7] (2854:2854:2854) (2999:2999:2999))
        (PORT d[8] (2280:2280:2280) (2378:2378:2378))
        (PORT d[9] (2253:2253:2253) (2344:2344:2344))
        (PORT d[10] (2373:2373:2373) (2477:2477:2477))
        (PORT d[11] (2331:2331:2331) (2405:2405:2405))
        (PORT d[12] (2962:2962:2962) (3144:3144:3144))
        (PORT clk (2492:2492:2492) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT d[0] (1974:1974:1974) (1986:1986:1986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2460:2460:2460) (2407:2407:2407))
        (PORT datab (2224:2224:2224) (2301:2301:2301))
        (PORT datac (1123:1123:1123) (1189:1189:1189))
        (PORT datad (896:896:896) (983:983:983))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7527:7527:7527) (8186:8186:8186))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3204:3204:3204))
        (PORT d[1] (4063:4063:4063) (4043:4043:4043))
        (PORT d[2] (2884:2884:2884) (2976:2976:2976))
        (PORT d[3] (5003:5003:5003) (4995:4995:4995))
        (PORT d[4] (3094:3094:3094) (3082:3082:3082))
        (PORT d[5] (4200:4200:4200) (4300:4300:4300))
        (PORT d[6] (4052:4052:4052) (4029:4029:4029))
        (PORT d[7] (3032:3032:3032) (3020:3020:3020))
        (PORT d[8] (4608:4608:4608) (4554:4554:4554))
        (PORT d[9] (4631:4631:4631) (4775:4775:4775))
        (PORT d[10] (3701:3701:3701) (3854:3854:3854))
        (PORT d[11] (4609:4609:4609) (4542:4542:4542))
        (PORT d[12] (6873:6873:6873) (6831:6831:6831))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2851:2851:2851))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (PORT d[0] (3460:3460:3460) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (3075:3075:3075))
        (PORT d[1] (3321:3321:3321) (3407:3407:3407))
        (PORT d[2] (3007:3007:3007) (3109:3109:3109))
        (PORT d[3] (2779:2779:2779) (2963:2963:2963))
        (PORT d[4] (3272:3272:3272) (3366:3366:3366))
        (PORT d[5] (3710:3710:3710) (3811:3811:3811))
        (PORT d[6] (2792:2792:2792) (2917:2917:2917))
        (PORT d[7] (2878:2878:2878) (3066:3066:3066))
        (PORT d[8] (2325:2325:2325) (2452:2452:2452))
        (PORT d[9] (2669:2669:2669) (2801:2801:2801))
        (PORT d[10] (2869:2869:2869) (3056:3056:3056))
        (PORT d[11] (3161:3161:3161) (3293:3293:3293))
        (PORT d[12] (2999:2999:2999) (3091:3091:3091))
        (PORT clk (2447:2447:2447) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2435:2435:2435))
        (PORT d[0] (2369:2369:2369) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7624:7624:7624) (8332:8332:8332))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2338:2338:2338))
        (PORT d[1] (1413:1413:1413) (1429:1429:1429))
        (PORT d[2] (1409:1409:1409) (1419:1419:1419))
        (PORT d[3] (3272:3272:3272) (3274:3274:3274))
        (PORT d[4] (2302:2302:2302) (2271:2271:2271))
        (PORT d[5] (1441:1441:1441) (1461:1461:1461))
        (PORT d[6] (2517:2517:2517) (2519:2519:2519))
        (PORT d[7] (2512:2512:2512) (2521:2521:2521))
        (PORT d[8] (1894:1894:1894) (1966:1966:1966))
        (PORT d[9] (1811:1811:1811) (1816:1816:1816))
        (PORT d[10] (2498:2498:2498) (2496:2496:2496))
        (PORT d[11] (5549:5549:5549) (5602:5602:5602))
        (PORT d[12] (4914:4914:4914) (4923:4923:4923))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1595:1595:1595))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (2285:2285:2285) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2312:2312:2312))
        (PORT d[1] (2665:2665:2665) (2713:2713:2713))
        (PORT d[2] (2640:2640:2640) (2761:2761:2761))
        (PORT d[3] (3483:3483:3483) (3699:3699:3699))
        (PORT d[4] (2579:2579:2579) (2657:2657:2657))
        (PORT d[5] (1946:1946:1946) (2005:2005:2005))
        (PORT d[6] (3061:3061:3061) (3146:3146:3146))
        (PORT d[7] (2084:2084:2084) (2196:2196:2196))
        (PORT d[8] (2633:2633:2633) (2730:2730:2730))
        (PORT d[9] (3022:3022:3022) (3108:3108:3108))
        (PORT d[10] (3131:3131:3131) (3241:3241:3241))
        (PORT d[11] (1913:1913:1913) (1956:1956:1956))
        (PORT d[12] (2637:2637:2637) (2689:2689:2689))
        (PORT clk (2504:2504:2504) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (PORT d[0] (2208:2208:2208) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2189:2189:2189) (2266:2266:2266))
        (PORT datab (1162:1162:1162) (1231:1231:1231))
        (PORT datac (1749:1749:1749) (1695:1695:1695))
        (PORT datad (897:897:897) (983:983:983))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1190:1190:1190) (1236:1236:1236))
        (PORT datac (370:370:370) (381:381:381))
        (PORT datad (1327:1327:1327) (1356:1356:1356))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4030:4030:4030) (4285:4285:4285))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4307:4307:4307) (4473:4473:4473))
        (PORT d[1] (3866:3866:3866) (3957:3957:3957))
        (PORT d[2] (5818:5818:5818) (6129:6129:6129))
        (PORT d[3] (7539:7539:7539) (7726:7726:7726))
        (PORT d[4] (4592:4592:4592) (4856:4856:4856))
        (PORT d[5] (6537:6537:6537) (6855:6855:6855))
        (PORT d[6] (10709:10709:10709) (10920:10920:10920))
        (PORT d[7] (5082:5082:5082) (5400:5400:5400))
        (PORT d[8] (5355:5355:5355) (5597:5597:5597))
        (PORT d[9] (3341:3341:3341) (3484:3484:3484))
        (PORT d[10] (4750:4750:4750) (4840:4840:4840))
        (PORT d[11] (4535:4535:4535) (4584:4584:4584))
        (PORT d[12] (5112:5112:5112) (5259:5259:5259))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3650:3650:3650))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (PORT d[0] (4304:4304:4304) (4281:4281:4281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2773:2773:2773))
        (PORT d[1] (2945:2945:2945) (3031:3031:3031))
        (PORT d[2] (2813:2813:2813) (2934:2934:2934))
        (PORT d[3] (3503:3503:3503) (3715:3715:3715))
        (PORT d[4] (2963:2963:2963) (3081:3081:3081))
        (PORT d[5] (3103:3103:3103) (3234:3234:3234))
        (PORT d[6] (2947:2947:2947) (3053:3053:3053))
        (PORT d[7] (2788:2788:2788) (2899:2899:2899))
        (PORT d[8] (3079:3079:3079) (3246:3246:3246))
        (PORT d[9] (3576:3576:3576) (3788:3788:3788))
        (PORT d[10] (3084:3084:3084) (3218:3218:3218))
        (PORT d[11] (2802:2802:2802) (2917:2917:2917))
        (PORT d[12] (3245:3245:3245) (3290:3290:3290))
        (PORT clk (2491:2491:2491) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (PORT d[0] (2815:2815:2815) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6743:6743:6743) (7343:7343:7343))
        (PORT clk (2573:2573:2573) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3251:3251:3251))
        (PORT d[1] (5172:5172:5172) (5340:5340:5340))
        (PORT d[2] (3281:3281:3281) (3423:3423:3423))
        (PORT d[3] (8229:8229:8229) (8388:8388:8388))
        (PORT d[4] (3247:3247:3247) (3336:3336:3336))
        (PORT d[5] (4362:4362:4362) (4445:4445:4445))
        (PORT d[6] (9023:9023:9023) (9022:9022:9022))
        (PORT d[7] (2580:2580:2580) (2666:2666:2666))
        (PORT d[8] (2218:2218:2218) (2220:2220:2220))
        (PORT d[9] (3252:3252:3252) (3360:3360:3360))
        (PORT d[10] (5169:5169:5169) (5243:5243:5243))
        (PORT d[11] (5678:5678:5678) (5832:5832:5832))
        (PORT d[12] (4950:4950:4950) (4994:4994:4994))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2000:2000:2000))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (PORT d[0] (2695:2695:2695) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1346:1346:1346))
        (PORT d[1] (1301:1301:1301) (1294:1294:1294))
        (PORT d[2] (1379:1379:1379) (1363:1363:1363))
        (PORT d[3] (1458:1458:1458) (1511:1511:1511))
        (PORT d[4] (2037:2037:2037) (2027:2027:2027))
        (PORT d[5] (2044:2044:2044) (2048:2048:2048))
        (PORT d[6] (2669:2669:2669) (2802:2802:2802))
        (PORT d[7] (1882:1882:1882) (1851:1851:1851))
        (PORT d[8] (2632:2632:2632) (2699:2699:2699))
        (PORT d[9] (2697:2697:2697) (2765:2765:2765))
        (PORT d[10] (2635:2635:2635) (2682:2682:2682))
        (PORT d[11] (1864:1864:1864) (1888:1888:1888))
        (PORT d[12] (1935:1935:1935) (1964:1964:1964))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT d[0] (608:608:608) (567:567:567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2670:2670:2670) (2791:2791:2791))
        (PORT datab (1164:1164:1164) (1233:1233:1233))
        (PORT datac (1555:1555:1555) (1481:1481:1481))
        (PORT datad (898:898:898) (985:985:985))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (4234:4234:4234))
        (PORT clk (2543:2543:2543) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5057:5057:5057) (5225:5225:5225))
        (PORT d[1] (4956:4956:4956) (5266:5266:5266))
        (PORT d[2] (6286:6286:6286) (6602:6602:6602))
        (PORT d[3] (6352:6352:6352) (6484:6484:6484))
        (PORT d[4] (5150:5150:5150) (5356:5356:5356))
        (PORT d[5] (7179:7179:7179) (7455:7455:7455))
        (PORT d[6] (11692:11692:11692) (11886:11886:11886))
        (PORT d[7] (5143:5143:5143) (5473:5473:5473))
        (PORT d[8] (6549:6549:6549) (6761:6761:6761))
        (PORT d[9] (5916:5916:5916) (6327:6327:6327))
        (PORT d[10] (5028:5028:5028) (5060:5060:5060))
        (PORT d[11] (3840:3840:3840) (3866:3866:3866))
        (PORT d[12] (5186:5186:5186) (5342:5342:5342))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3304:3304:3304) (3330:3330:3330))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2563:2563:2563))
        (PORT d[0] (3926:3926:3926) (3961:3961:3961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2320:2320:2320))
        (PORT d[1] (4068:4068:4068) (4256:4256:4256))
        (PORT d[2] (2043:2043:2043) (2132:2132:2132))
        (PORT d[3] (2797:2797:2797) (2988:2988:2988))
        (PORT d[4] (3097:3097:3097) (3242:3242:3242))
        (PORT d[5] (3518:3518:3518) (3569:3569:3569))
        (PORT d[6] (2541:2541:2541) (2600:2600:2600))
        (PORT d[7] (3874:3874:3874) (4031:4031:4031))
        (PORT d[8] (3177:3177:3177) (3389:3389:3389))
        (PORT d[9] (2887:2887:2887) (3041:3041:3041))
        (PORT d[10] (2300:2300:2300) (2350:2350:2350))
        (PORT d[11] (2892:2892:2892) (3064:3064:3064))
        (PORT d[12] (3066:3066:3066) (3168:3168:3168))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT d[0] (2495:2495:2495) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7192:7192:7192) (7782:7782:7782))
        (PORT clk (2579:2579:2579) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2003:2003:2003))
        (PORT d[1] (5160:5160:5160) (5324:5324:5324))
        (PORT d[2] (4064:4064:4064) (4230:4230:4230))
        (PORT d[3] (6371:6371:6371) (6472:6472:6472))
        (PORT d[4] (2095:2095:2095) (2101:2101:2101))
        (PORT d[5] (2621:2621:2621) (2635:2635:2635))
        (PORT d[6] (1876:1876:1876) (1908:1908:1908))
        (PORT d[7] (2668:2668:2668) (2756:2756:2756))
        (PORT d[8] (4530:4530:4530) (4618:4618:4618))
        (PORT d[9] (2691:2691:2691) (2813:2813:2813))
        (PORT d[10] (1780:1780:1780) (1812:1812:1812))
        (PORT d[11] (4877:4877:4877) (4861:4861:4861))
        (PORT d[12] (2762:2762:2762) (2774:2774:2774))
        (PORT clk (2575:2575:2575) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1683:1683:1683))
        (PORT clk (2575:2575:2575) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2607:2607:2607))
        (PORT d[0] (2371:2371:2371) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1503:1503:1503))
        (PORT d[1] (1345:1345:1345) (1317:1317:1317))
        (PORT d[2] (1462:1462:1462) (1432:1432:1432))
        (PORT d[3] (1134:1134:1134) (1119:1119:1119))
        (PORT d[4] (1114:1114:1114) (1111:1111:1111))
        (PORT d[5] (1125:1125:1125) (1131:1131:1131))
        (PORT d[6] (1542:1542:1542) (1531:1531:1531))
        (PORT d[7] (1115:1115:1115) (1120:1120:1120))
        (PORT d[8] (1435:1435:1435) (1431:1431:1431))
        (PORT d[9] (1123:1123:1123) (1128:1128:1128))
        (PORT d[10] (1891:1891:1891) (1892:1892:1892))
        (PORT d[11] (1184:1184:1184) (1178:1178:1178))
        (PORT d[12] (847:847:847) (836:836:836))
        (PORT clk (2532:2532:2532) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (PORT d[0] (905:905:905) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1034:1034:1034))
        (PORT datab (3300:3300:3300) (3258:3258:3258))
        (PORT datac (1122:1122:1122) (1187:1187:1187))
        (PORT datad (1117:1117:1117) (1112:1112:1112))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1614:1614:1614) (1582:1582:1582))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1098:1098:1098) (1148:1148:1148))
        (PORT datad (678:678:678) (681:681:681))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4728:4728:4728) (5149:5149:5149))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5542:5542:5542) (5752:5752:5752))
        (PORT d[1] (5984:5984:5984) (6254:6254:6254))
        (PORT d[2] (4578:4578:4578) (4835:4835:4835))
        (PORT d[3] (8327:8327:8327) (8596:8596:8596))
        (PORT d[4] (4074:4074:4074) (4240:4240:4240))
        (PORT d[5] (5967:5967:5967) (6195:6195:6195))
        (PORT d[6] (11145:11145:11145) (11224:11224:11224))
        (PORT d[7] (3521:3521:3521) (3728:3728:3728))
        (PORT d[8] (5574:5574:5574) (5715:5715:5715))
        (PORT d[9] (4774:4774:4774) (5155:5155:5155))
        (PORT d[10] (4940:4940:4940) (5067:5067:5067))
        (PORT d[11] (7361:7361:7361) (7528:7528:7528))
        (PORT d[12] (4277:4277:4277) (4334:4334:4334))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2656:2656:2656))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (3267:3267:3267) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2400:2400:2400))
        (PORT d[1] (3198:3198:3198) (3308:3308:3308))
        (PORT d[2] (2502:2502:2502) (2659:2659:2659))
        (PORT d[3] (2828:2828:2828) (2906:2906:2906))
        (PORT d[4] (3431:3431:3431) (3574:3574:3574))
        (PORT d[5] (3039:3039:3039) (3137:3137:3137))
        (PORT d[6] (2609:2609:2609) (2699:2699:2699))
        (PORT d[7] (3372:3372:3372) (3472:3472:3472))
        (PORT d[8] (2714:2714:2714) (2831:2831:2831))
        (PORT d[9] (3045:3045:3045) (3134:3134:3134))
        (PORT d[10] (2639:2639:2639) (2727:2727:2727))
        (PORT d[11] (2274:2274:2274) (2341:2341:2341))
        (PORT d[12] (2393:2393:2393) (2477:2477:2477))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT d[0] (2709:2709:2709) (2717:2717:2717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8400:8400:8400) (9131:9131:9131))
        (PORT clk (2526:2526:2526) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4086:4086:4086) (4278:4278:4278))
        (PORT d[1] (2813:2813:2813) (2881:2881:2881))
        (PORT d[2] (3661:3661:3661) (3856:3856:3856))
        (PORT d[3] (6589:6589:6589) (6713:6713:6713))
        (PORT d[4] (4084:4084:4084) (4246:4246:4246))
        (PORT d[5] (3084:3084:3084) (3038:3038:3038))
        (PORT d[6] (3754:3754:3754) (3862:3862:3862))
        (PORT d[7] (6184:6184:6184) (6504:6504:6504))
        (PORT d[8] (6770:6770:6770) (7002:7002:7002))
        (PORT d[9] (2311:2311:2311) (2441:2441:2441))
        (PORT d[10] (6274:6274:6274) (6365:6365:6365))
        (PORT d[11] (4848:4848:4848) (4909:4909:4909))
        (PORT d[12] (5806:5806:5806) (5950:5950:5950))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2902:2902:2902))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2546:2546:2546))
        (PORT d[0] (3508:3508:3508) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2363:2363:2363))
        (PORT d[1] (2799:2799:2799) (2841:2841:2841))
        (PORT d[2] (2118:2118:2118) (2243:2243:2243))
        (PORT d[3] (3160:3160:3160) (3347:3347:3347))
        (PORT d[4] (2623:2623:2623) (2719:2719:2719))
        (PORT d[5] (2993:2993:2993) (3081:3081:3081))
        (PORT d[6] (2874:2874:2874) (2947:2947:2947))
        (PORT d[7] (2343:2343:2343) (2414:2414:2414))
        (PORT d[8] (2699:2699:2699) (2830:2830:2830))
        (PORT d[9] (2597:2597:2597) (2645:2645:2645))
        (PORT d[10] (3384:3384:3384) (3474:3474:3474))
        (PORT d[11] (2746:2746:2746) (2829:2829:2829))
        (PORT d[12] (2862:2862:2862) (2990:2990:2990))
        (PORT clk (2479:2479:2479) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (PORT d[0] (2621:2621:2621) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (1898:1898:1898))
        (PORT datab (1884:1884:1884) (1963:1963:1963))
        (PORT datac (2048:2048:2048) (2067:2067:2067))
        (PORT datad (1729:1729:1729) (1771:1771:1771))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4670:4670:4670) (5049:5049:5049))
        (PORT clk (2555:2555:2555) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3623:3623:3623) (3751:3751:3751))
        (PORT d[1] (5340:5340:5340) (5664:5664:5664))
        (PORT d[2] (4634:4634:4634) (4918:4918:4918))
        (PORT d[3] (6529:6529:6529) (6705:6705:6705))
        (PORT d[4] (4493:4493:4493) (4713:4713:4713))
        (PORT d[5] (6486:6486:6486) (6768:6768:6768))
        (PORT d[6] (10308:10308:10308) (10478:10478:10478))
        (PORT d[7] (4349:4349:4349) (4637:4637:4637))
        (PORT d[8] (5180:5180:5180) (5352:5352:5352))
        (PORT d[9] (5858:5858:5858) (6253:6253:6253))
        (PORT d[10] (4159:4159:4159) (4279:4279:4279))
        (PORT d[11] (4127:4127:4127) (4190:4190:4190))
        (PORT d[12] (5476:5476:5476) (5608:5608:5608))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2389:2389:2389))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (PORT d[0] (3017:3017:3017) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2815:2815:2815))
        (PORT d[1] (3262:3262:3262) (3390:3390:3390))
        (PORT d[2] (2496:2496:2496) (2638:2638:2638))
        (PORT d[3] (2973:2973:2973) (3077:3077:3077))
        (PORT d[4] (3123:3123:3123) (3302:3302:3302))
        (PORT d[5] (3079:3079:3079) (3144:3144:3144))
        (PORT d[6] (2994:2994:2994) (3118:3118:3118))
        (PORT d[7] (3450:3450:3450) (3553:3553:3553))
        (PORT d[8] (3454:3454:3454) (3557:3557:3557))
        (PORT d[9] (3135:3135:3135) (3306:3306:3306))
        (PORT d[10] (2958:2958:2958) (3079:3079:3079))
        (PORT d[11] (2612:2612:2612) (2704:2704:2704))
        (PORT d[12] (3700:3700:3700) (3811:3811:3811))
        (PORT clk (2508:2508:2508) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (PORT d[0] (2920:2920:2920) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (5102:5102:5102))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5071:5071:5071) (5223:5223:5223))
        (PORT d[1] (6746:6746:6746) (7017:7017:7017))
        (PORT d[2] (4981:4981:4981) (5244:5244:5244))
        (PORT d[3] (9458:9458:9458) (9719:9719:9719))
        (PORT d[4] (4106:4106:4106) (4283:4283:4283))
        (PORT d[5] (5322:5322:5322) (5528:5528:5528))
        (PORT d[6] (9159:9159:9159) (9226:9226:9226))
        (PORT d[7] (3380:3380:3380) (3494:3494:3494))
        (PORT d[8] (4103:4103:4103) (4206:4206:4206))
        (PORT d[9] (3508:3508:3508) (3750:3750:3750))
        (PORT d[10] (5658:5658:5658) (5776:5776:5776))
        (PORT d[11] (6077:6077:6077) (6302:6302:6302))
        (PORT d[12] (4275:4275:4275) (4329:4329:4329))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2723:2723:2723))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (3369:3369:3369) (3380:3380:3380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2695:2695:2695))
        (PORT d[1] (2509:2509:2509) (2584:2584:2584))
        (PORT d[2] (2518:2518:2518) (2655:2655:2655))
        (PORT d[3] (2836:2836:2836) (2921:2921:2921))
        (PORT d[4] (3054:3054:3054) (3159:3159:3159))
        (PORT d[5] (2597:2597:2597) (2693:2693:2693))
        (PORT d[6] (2623:2623:2623) (2723:2723:2723))
        (PORT d[7] (3070:3070:3070) (3154:3154:3154))
        (PORT d[8] (3138:3138:3138) (3255:3255:3255))
        (PORT d[9] (2377:2377:2377) (2451:2451:2451))
        (PORT d[10] (2678:2678:2678) (2768:2768:2768))
        (PORT d[11] (2280:2280:2280) (2353:2353:2353))
        (PORT d[12] (2710:2710:2710) (2788:2788:2788))
        (PORT clk (2481:2481:2481) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (PORT d[0] (2299:2299:2299) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3079:3079:3079) (3025:3025:3025))
        (PORT datab (1852:1852:1852) (1817:1817:1817))
        (PORT datac (1841:1841:1841) (1928:1928:1928))
        (PORT datad (1730:1730:1730) (1772:1772:1772))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1029:1029:1029))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1664:1664:1664) (1692:1692:1692))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8019:8019:8019) (8757:8757:8757))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7213:7213:7213) (7345:7345:7345))
        (PORT d[1] (5064:5064:5064) (5147:5147:5147))
        (PORT d[2] (3313:3313:3313) (3476:3476:3476))
        (PORT d[3] (7371:7371:7371) (7495:7495:7495))
        (PORT d[4] (4786:4786:4786) (4950:4950:4950))
        (PORT d[5] (1799:1799:1799) (1818:1818:1818))
        (PORT d[6] (4106:4106:4106) (4215:4215:4215))
        (PORT d[7] (2731:2731:2731) (2720:2720:2720))
        (PORT d[8] (4582:4582:4582) (4680:4680:4680))
        (PORT d[9] (3055:3055:3055) (3182:3182:3182))
        (PORT d[10] (2144:2144:2144) (2144:2144:2144))
        (PORT d[11] (5104:5104:5104) (5148:5148:5148))
        (PORT d[12] (6488:6488:6488) (6629:6629:6629))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2016:2016:2016))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2585:2585:2585))
        (PORT d[0] (2770:2770:2770) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2287:2287:2287))
        (PORT d[1] (2284:2284:2284) (2318:2318:2318))
        (PORT d[2] (2842:2842:2842) (2957:2957:2957))
        (PORT d[3] (2829:2829:2829) (3029:3029:3029))
        (PORT d[4] (2202:2202:2202) (2248:2248:2248))
        (PORT d[5] (2682:2682:2682) (2736:2736:2736))
        (PORT d[6] (2594:2594:2594) (2706:2706:2706))
        (PORT d[7] (2747:2747:2747) (2813:2813:2813))
        (PORT d[8] (2678:2678:2678) (2806:2806:2806))
        (PORT d[9] (3008:3008:3008) (3066:3066:3066))
        (PORT d[10] (2759:2759:2759) (2909:2909:2909))
        (PORT d[11] (2428:2428:2428) (2512:2512:2512))
        (PORT d[12] (2852:2852:2852) (2852:2852:2852))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (PORT d[0] (1399:1399:1399) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7162:7162:7162) (7822:7822:7822))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4408:4408:4408) (4408:4408:4408))
        (PORT d[1] (4815:4815:4815) (5116:5116:5116))
        (PORT d[2] (4617:4617:4617) (4897:4897:4897))
        (PORT d[3] (6322:6322:6322) (6376:6376:6376))
        (PORT d[4] (3677:3677:3677) (3842:3842:3842))
        (PORT d[5] (3200:3200:3200) (3305:3305:3305))
        (PORT d[6] (3925:3925:3925) (3897:3897:3897))
        (PORT d[7] (3630:3630:3630) (3616:3616:3616))
        (PORT d[8] (4243:4243:4243) (4211:4211:4211))
        (PORT d[9] (4005:4005:4005) (4193:4193:4193))
        (PORT d[10] (2838:2838:2838) (2940:2940:2940))
        (PORT d[11] (4538:4538:4538) (4484:4484:4484))
        (PORT d[12] (3971:3971:3971) (3955:3955:3955))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2248:2248:2248))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (2862:2862:2862) (2879:2879:2879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2398:2398:2398))
        (PORT d[1] (3264:3264:3264) (3366:3366:3366))
        (PORT d[2] (1894:1894:1894) (1964:1964:1964))
        (PORT d[3] (3014:3014:3014) (3211:3211:3211))
        (PORT d[4] (3790:3790:3790) (3954:3954:3954))
        (PORT d[5] (2685:2685:2685) (2766:2766:2766))
        (PORT d[6] (1958:1958:1958) (2037:2037:2037))
        (PORT d[7] (2388:2388:2388) (2486:2486:2486))
        (PORT d[8] (1908:1908:1908) (1988:1988:1988))
        (PORT d[9] (2924:2924:2924) (2987:2987:2987))
        (PORT d[10] (2052:2052:2052) (2155:2155:2155))
        (PORT d[11] (3535:3535:3535) (3711:3711:3711))
        (PORT d[12] (3260:3260:3260) (3435:3435:3435))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2488:2488:2488))
        (PORT d[0] (2022:2022:2022) (2004:2004:2004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1557:1557:1557))
        (PORT datab (897:897:897) (991:991:991))
        (PORT datac (2045:2045:2045) (2063:2063:2063))
        (PORT datad (2438:2438:2438) (2484:2484:2484))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5129:5129:5129) (5587:5587:5587))
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4039:4039:4039) (4175:4175:4175))
        (PORT d[1] (4053:4053:4053) (4229:4229:4229))
        (PORT d[2] (3666:3666:3666) (3827:3827:3827))
        (PORT d[3] (6821:6821:6821) (7022:7022:7022))
        (PORT d[4] (3732:3732:3732) (3898:3898:3898))
        (PORT d[5] (5195:5195:5195) (5341:5341:5341))
        (PORT d[6] (10187:10187:10187) (10351:10351:10351))
        (PORT d[7] (3314:3314:3314) (3452:3452:3452))
        (PORT d[8] (4575:4575:4575) (4747:4747:4747))
        (PORT d[9] (3906:3906:3906) (4197:4197:4197))
        (PORT d[10] (4236:4236:4236) (4370:4370:4370))
        (PORT d[11] (6405:6405:6405) (6615:6615:6615))
        (PORT d[12] (4348:4348:4348) (4448:4448:4448))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2766:2766:2766))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (PORT d[0] (3330:3330:3330) (3397:3397:3397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2852:2852:2852))
        (PORT d[1] (3256:3256:3256) (3363:3363:3363))
        (PORT d[2] (2879:2879:2879) (3041:3041:3041))
        (PORT d[3] (2324:2324:2324) (2456:2456:2456))
        (PORT d[4] (3472:3472:3472) (3615:3615:3615))
        (PORT d[5] (2990:2990:2990) (3113:3113:3113))
        (PORT d[6] (2688:2688:2688) (2830:2830:2830))
        (PORT d[7] (3112:3112:3112) (3225:3225:3225))
        (PORT d[8] (2820:2820:2820) (2974:2974:2974))
        (PORT d[9] (2789:2789:2789) (2901:2901:2901))
        (PORT d[10] (2767:2767:2767) (2903:2903:2903))
        (PORT d[11] (2648:2648:2648) (2754:2754:2754))
        (PORT d[12] (2374:2374:2374) (2490:2490:2490))
        (PORT clk (2474:2474:2474) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT d[0] (2156:2156:2156) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4899:4899:4899))
        (PORT clk (2564:2564:2564) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4271:4271:4271))
        (PORT d[1] (5593:5593:5593) (5894:5894:5894))
        (PORT d[2] (5277:5277:5277) (5601:5601:5601))
        (PORT d[3] (6621:6621:6621) (6743:6743:6743))
        (PORT d[4] (4458:4458:4458) (4666:4666:4666))
        (PORT d[5] (6747:6747:6747) (7014:7014:7014))
        (PORT d[6] (10966:10966:10966) (11171:11171:11171))
        (PORT d[7] (4729:4729:4729) (5054:5054:5054))
        (PORT d[8] (5598:5598:5598) (5824:5824:5824))
        (PORT d[9] (3024:3024:3024) (3214:3214:3214))
        (PORT d[10] (4590:4590:4590) (4618:4618:4618))
        (PORT d[11] (3777:3777:3777) (3811:3811:3811))
        (PORT d[12] (4779:4779:4779) (4932:4932:4932))
        (PORT clk (2560:2560:2560) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (3074:3074:3074))
        (PORT clk (2560:2560:2560) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2585:2585:2585))
        (PORT d[0] (3597:3597:3597) (3677:3677:3677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2022:2022:2022))
        (PORT d[1] (3627:3627:3627) (3816:3816:3816))
        (PORT d[2] (2446:2446:2446) (2540:2540:2540))
        (PORT d[3] (2794:2794:2794) (2981:2981:2981))
        (PORT d[4] (3080:3080:3080) (3250:3250:3250))
        (PORT d[5] (3388:3388:3388) (3433:3433:3433))
        (PORT d[6] (2818:2818:2818) (2864:2864:2864))
        (PORT d[7] (3847:3847:3847) (4000:4000:4000))
        (PORT d[8] (3745:3745:3745) (3880:3880:3880))
        (PORT d[9] (3167:3167:3167) (3333:3333:3333))
        (PORT d[10] (2568:2568:2568) (2636:2636:2636))
        (PORT d[11] (2853:2853:2853) (3016:3016:3016))
        (PORT d[12] (3158:3158:3158) (3298:3298:3298))
        (PORT clk (2517:2517:2517) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2503:2503:2503))
        (PORT d[0] (2659:2659:2659) (2674:2674:2674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1556:1556:1556))
        (PORT datab (897:897:897) (992:992:992))
        (PORT datac (2207:2207:2207) (2308:2308:2308))
        (PORT datad (2725:2725:2725) (2767:2767:2767))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6392:6392:6392) (6957:6957:6957))
        (PORT clk (2485:2485:2485) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5223:5223:5223) (5480:5480:5480))
        (PORT d[1] (4323:4323:4323) (4508:4508:4508))
        (PORT d[2] (3311:3311:3311) (3464:3464:3464))
        (PORT d[3] (7111:7111:7111) (7250:7250:7250))
        (PORT d[4] (4037:4037:4037) (4172:4172:4172))
        (PORT d[5] (6244:6244:6244) (6374:6374:6374))
        (PORT d[6] (5945:5945:5945) (6015:6015:6015))
        (PORT d[7] (3475:3475:3475) (3687:3687:3687))
        (PORT d[8] (6268:6268:6268) (6457:6457:6457))
        (PORT d[9] (5558:5558:5558) (5795:5795:5795))
        (PORT d[10] (4398:4398:4398) (4549:4549:4549))
        (PORT d[11] (8347:8347:8347) (8626:8626:8626))
        (PORT d[12] (5811:5811:5811) (5844:5844:5844))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3257:3257:3257))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2508:2508:2508))
        (PORT d[0] (3547:3547:3547) (3594:3594:3594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2740:2740:2740))
        (PORT d[1] (2973:2973:2973) (3093:3093:3093))
        (PORT d[2] (2391:2391:2391) (2538:2538:2538))
        (PORT d[3] (2706:2706:2706) (2836:2836:2836))
        (PORT d[4] (3031:3031:3031) (3143:3143:3143))
        (PORT d[5] (3047:3047:3047) (3176:3176:3176))
        (PORT d[6] (2758:2758:2758) (2876:2876:2876))
        (PORT d[7] (3367:3367:3367) (3482:3482:3482))
        (PORT d[8] (3045:3045:3045) (3172:3172:3172))
        (PORT d[9] (3139:3139:3139) (3288:3288:3288))
        (PORT d[10] (2765:2765:2765) (2920:2920:2920))
        (PORT d[11] (3162:3162:3162) (3295:3295:3295))
        (PORT d[12] (3092:3092:3092) (3217:3217:3217))
        (PORT clk (2438:2438:2438) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2426:2426:2426))
        (PORT d[0] (2363:2363:2363) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6810:6810:6810) (7432:7432:7432))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5869:5869:5869) (5867:5867:5867))
        (PORT d[1] (6031:6031:6031) (6332:6332:6332))
        (PORT d[2] (5964:5964:5964) (6228:6228:6228))
        (PORT d[3] (7769:7769:7769) (7818:7818:7818))
        (PORT d[4] (5150:5150:5150) (5322:5322:5322))
        (PORT d[5] (4312:4312:4312) (4424:4424:4424))
        (PORT d[6] (2286:2286:2286) (2297:2297:2297))
        (PORT d[7] (3330:3330:3330) (3318:3318:3318))
        (PORT d[8] (4631:4631:4631) (4609:4609:4609))
        (PORT d[9] (5410:5410:5410) (5590:5590:5590))
        (PORT d[10] (2072:2072:2072) (2142:2142:2142))
        (PORT d[11] (3251:3251:3251) (3219:3219:3219))
        (PORT d[12] (3718:3718:3718) (3707:3707:3707))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2903:2903:2903))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (PORT d[0] (3605:3605:3605) (3534:3534:3534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2645:2645:2645))
        (PORT d[1] (3239:3239:3239) (3332:3332:3332))
        (PORT d[2] (2422:2422:2422) (2408:2408:2408))
        (PORT d[3] (2392:2392:2392) (2538:2538:2538))
        (PORT d[4] (3388:3388:3388) (3506:3506:3506))
        (PORT d[5] (2256:2256:2256) (2308:2308:2308))
        (PORT d[6] (2269:2269:2269) (2342:2342:2342))
        (PORT d[7] (2699:2699:2699) (2783:2783:2783))
        (PORT d[8] (1861:1861:1861) (1904:1904:1904))
        (PORT d[9] (2550:2550:2550) (2573:2573:2573))
        (PORT d[10] (2002:2002:2002) (2066:2066:2066))
        (PORT d[11] (2490:2490:2490) (2616:2616:2616))
        (PORT d[12] (3209:3209:3209) (3365:3365:3365))
        (PORT clk (2465:2465:2465) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (PORT d[0] (2359:2359:2359) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1556:1556:1556))
        (PORT datab (896:896:896) (990:990:990))
        (PORT datac (2365:2365:2365) (2390:2390:2390))
        (PORT datad (2076:2076:2076) (2052:2052:2052))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5546:5546:5546) (6048:6048:6048))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4300:4300:4300) (4410:4410:4410))
        (PORT d[1] (4078:4078:4078) (4246:4246:4246))
        (PORT d[2] (4845:4845:4845) (5016:5016:5016))
        (PORT d[3] (6876:6876:6876) (7063:7063:7063))
        (PORT d[4] (4153:4153:4153) (4365:4365:4365))
        (PORT d[5] (4487:4487:4487) (4611:4611:4611))
        (PORT d[6] (10978:10978:10978) (11213:11213:11213))
        (PORT d[7] (4017:4017:4017) (4142:4142:4142))
        (PORT d[8] (6460:6460:6460) (6637:6637:6637))
        (PORT d[9] (4302:4302:4302) (4590:4590:4590))
        (PORT d[10] (4964:4964:4964) (5128:5128:5128))
        (PORT d[11] (7530:7530:7530) (7808:7808:7808))
        (PORT d[12] (5485:5485:5485) (5610:5610:5610))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2747:2747:2747))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (3377:3377:3377) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2726:2726:2726))
        (PORT d[1] (3171:3171:3171) (3315:3315:3315))
        (PORT d[2] (3167:3167:3167) (3302:3302:3302))
        (PORT d[3] (2638:2638:2638) (2731:2731:2731))
        (PORT d[4] (3107:3107:3107) (3223:3223:3223))
        (PORT d[5] (3455:3455:3455) (3593:3593:3593))
        (PORT d[6] (2773:2773:2773) (2907:2907:2907))
        (PORT d[7] (2835:2835:2835) (2980:2980:2980))
        (PORT d[8] (3488:3488:3488) (3635:3635:3635))
        (PORT d[9] (2869:2869:2869) (3019:3019:3019))
        (PORT d[10] (2748:2748:2748) (2892:2892:2892))
        (PORT d[11] (2697:2697:2697) (2806:2806:2806))
        (PORT d[12] (2779:2779:2779) (2901:2901:2901))
        (PORT clk (2504:2504:2504) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (PORT d[0] (1849:1849:1849) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6294:6294:6294) (6858:6858:6858))
        (PORT clk (2472:2472:2472) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5604:5604:5604) (5859:5859:5859))
        (PORT d[1] (4077:4077:4077) (4266:4266:4266))
        (PORT d[2] (3731:3731:3731) (3880:3880:3880))
        (PORT d[3] (7492:7492:7492) (7630:7630:7630))
        (PORT d[4] (4374:4374:4374) (4504:4504:4504))
        (PORT d[5] (5463:5463:5463) (5564:5564:5564))
        (PORT d[6] (6281:6281:6281) (6348:6348:6348))
        (PORT d[7] (3481:3481:3481) (3691:3691:3691))
        (PORT d[8] (6641:6641:6641) (6828:6828:6828))
        (PORT d[9] (5906:5906:5906) (6130:6130:6130))
        (PORT d[10] (4374:4374:4374) (4523:4523:4523))
        (PORT d[11] (7154:7154:7154) (7443:7443:7443))
        (PORT d[12] (6029:6029:6029) (6046:6046:6046))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (2883:2883:2883))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2496:2496:2496))
        (PORT d[0] (3533:3533:3533) (3514:3514:3514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2752:2752:2752))
        (PORT d[1] (3036:3036:3036) (3152:3152:3152))
        (PORT d[2] (2758:2758:2758) (2891:2891:2891))
        (PORT d[3] (2411:2411:2411) (2546:2546:2546))
        (PORT d[4] (3020:3020:3020) (3126:3126:3126))
        (PORT d[5] (3007:3007:3007) (3107:3107:3107))
        (PORT d[6] (3038:3038:3038) (3142:3142:3142))
        (PORT d[7] (3362:3362:3362) (3479:3479:3479))
        (PORT d[8] (2312:2312:2312) (2443:2443:2443))
        (PORT d[9] (3130:3130:3130) (3308:3308:3308))
        (PORT d[10] (2775:2775:2775) (2931:2931:2931))
        (PORT d[11] (2796:2796:2796) (2893:2893:2893))
        (PORT d[12] (2654:2654:2654) (2769:2769:2769))
        (PORT clk (2425:2425:2425) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2414:2414:2414))
        (PORT d[0] (2306:2306:2306) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1817:1817:1817) (1904:1904:1904))
        (PORT datab (2161:2161:2161) (2217:2217:2217))
        (PORT datac (2068:2068:2068) (2098:2098:2098))
        (PORT datad (1425:1425:1425) (1480:1480:1480))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1187:1187:1187))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (869:869:869) (842:842:842))
        (PORT datad (1052:1052:1052) (1094:1094:1094))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4607:4607:4607) (4969:4969:4969))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5507:5507:5507) (5691:5691:5691))
        (PORT d[1] (4042:4042:4042) (4202:4202:4202))
        (PORT d[2] (3359:3359:3359) (3532:3532:3532))
        (PORT d[3] (5630:5630:5630) (5726:5726:5726))
        (PORT d[4] (3348:3348:3348) (3494:3494:3494))
        (PORT d[5] (2971:2971:2971) (2974:2974:2974))
        (PORT d[6] (2276:2276:2276) (2364:2364:2364))
        (PORT d[7] (5418:5418:5418) (5743:5743:5743))
        (PORT d[8] (3751:3751:3751) (3840:3840:3840))
        (PORT d[9] (2130:2130:2130) (2196:2196:2196))
        (PORT d[10] (6002:6002:6002) (6024:6024:6024))
        (PORT d[11] (3062:3062:3062) (3046:3046:3046))
        (PORT d[12] (3144:3144:3144) (3145:3145:3145))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2556:2556:2556))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (3152:3152:3152) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1924:1924:1924))
        (PORT d[1] (3021:3021:3021) (3098:3098:3098))
        (PORT d[2] (2405:2405:2405) (2488:2488:2488))
        (PORT d[3] (2417:2417:2417) (2554:2554:2554))
        (PORT d[4] (3079:3079:3079) (3223:3223:3223))
        (PORT d[5] (2805:2805:2805) (2956:2956:2956))
        (PORT d[6] (2548:2548:2548) (2636:2636:2636))
        (PORT d[7] (2947:2947:2947) (2950:2950:2950))
        (PORT d[8] (2236:2236:2236) (2249:2249:2249))
        (PORT d[9] (2531:2531:2531) (2530:2530:2530))
        (PORT d[10] (2226:2226:2226) (2272:2272:2272))
        (PORT d[11] (3123:3123:3123) (3228:3228:3228))
        (PORT d[12] (2492:2492:2492) (2452:2452:2452))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (PORT d[0] (1936:1936:1936) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7429:7429:7429) (8080:8080:8080))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4795:4795:4795) (4796:4796:4796))
        (PORT d[1] (5263:5263:5263) (5550:5550:5550))
        (PORT d[2] (4595:4595:4595) (4871:4871:4871))
        (PORT d[3] (6708:6708:6708) (6772:6772:6772))
        (PORT d[4] (4105:4105:4105) (4267:4267:4267))
        (PORT d[5] (3547:3547:3547) (3645:3645:3645))
        (PORT d[6] (4577:4577:4577) (4543:4543:4543))
        (PORT d[7] (3949:3949:3949) (3934:3934:3934))
        (PORT d[8] (3587:3587:3587) (3575:3575:3575))
        (PORT d[9] (4354:4354:4354) (4539:4539:4539))
        (PORT d[10] (2892:2892:2892) (3002:3002:3002))
        (PORT d[11] (4543:4543:4543) (4486:4486:4486))
        (PORT d[12] (4272:4272:4272) (4253:4253:4253))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3555:3555:3555))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (4094:4094:4094) (4186:4186:4186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3443:3443:3443))
        (PORT d[1] (2960:2960:2960) (3052:3052:3052))
        (PORT d[2] (2355:2355:2355) (2477:2477:2477))
        (PORT d[3] (3156:3156:3156) (3350:3350:3350))
        (PORT d[4] (3365:3365:3365) (3496:3496:3496))
        (PORT d[5] (2964:2964:2964) (3024:3024:3024))
        (PORT d[6] (2298:2298:2298) (2368:2368:2368))
        (PORT d[7] (2384:2384:2384) (2484:2484:2484))
        (PORT d[8] (2319:2319:2319) (2392:2392:2392))
        (PORT d[9] (2907:2907:2907) (2974:2974:2974))
        (PORT d[10] (2382:2382:2382) (2472:2472:2472))
        (PORT d[11] (3557:3557:3557) (3735:3735:3735))
        (PORT d[12] (3269:3269:3269) (3446:3446:3446))
        (PORT clk (2494:2494:2494) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (PORT d[0] (2066:2066:2066) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2297:2297:2297) (2269:2269:2269))
        (PORT datab (893:893:893) (986:986:986))
        (PORT datac (1447:1447:1447) (1513:1513:1513))
        (PORT datad (2118:2118:2118) (2165:2165:2165))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1065:1065:1065) (1044:1044:1044))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7505:7505:7505) (8088:8088:8088))
        (PORT clk (2569:2569:2569) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6216:6216:6216) (6398:6398:6398))
        (PORT d[1] (4788:4788:4788) (4952:4952:4952))
        (PORT d[2] (3690:3690:3690) (3860:3860:3860))
        (PORT d[3] (5983:5983:5983) (6082:6082:6082))
        (PORT d[4] (4055:4055:4055) (4194:4194:4194))
        (PORT d[5] (2582:2582:2582) (2588:2588:2588))
        (PORT d[6] (2293:2293:2293) (2369:2369:2369))
        (PORT d[7] (6215:6215:6215) (6529:6529:6529))
        (PORT d[8] (4105:4105:4105) (4193:4193:4193))
        (PORT d[9] (2839:2839:2839) (2901:2901:2901))
        (PORT d[10] (4685:4685:4685) (4754:4754:4754))
        (PORT d[11] (3809:3809:3809) (3798:3798:3798))
        (PORT d[12] (3778:3778:3778) (3767:3767:3767))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (1682:1682:1682))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2596:2596:2596))
        (PORT d[0] (2377:2377:2377) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1543:1543:1543))
        (PORT d[1] (1851:1851:1851) (1833:1833:1833))
        (PORT d[2] (1980:1980:1980) (2039:2039:2039))
        (PORT d[3] (2689:2689:2689) (2824:2824:2824))
        (PORT d[4] (2128:2128:2128) (2094:2094:2094))
        (PORT d[5] (1613:1613:1613) (1617:1617:1617))
        (PORT d[6] (1578:1578:1578) (1565:1565:1565))
        (PORT d[7] (1482:1482:1482) (1492:1492:1492))
        (PORT d[8] (1519:1519:1519) (1535:1535:1535))
        (PORT d[9] (2216:2216:2216) (2216:2216:2216))
        (PORT d[10] (1487:1487:1487) (1496:1496:1496))
        (PORT d[11] (2051:2051:2051) (2012:2012:2012))
        (PORT d[12] (1796:1796:1796) (1761:1761:1761))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT d[0] (1299:1299:1299) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6820:6820:6820) (7410:7410:7410))
        (PORT clk (2582:2582:2582) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1717:1717:1717))
        (PORT d[1] (1681:1681:1681) (1708:1708:1708))
        (PORT d[2] (2471:2471:2471) (2532:2532:2532))
        (PORT d[3] (6759:6759:6759) (6858:6858:6858))
        (PORT d[4] (1775:1775:1775) (1774:1774:1774))
        (PORT d[5] (3023:3023:3023) (3047:3047:3047))
        (PORT d[6] (1536:1536:1536) (1579:1579:1579))
        (PORT d[7] (2420:2420:2420) (2431:2431:2431))
        (PORT d[8] (1445:1445:1445) (1474:1474:1474))
        (PORT d[9] (1995:1995:1995) (1987:1987:1987))
        (PORT d[10] (1407:1407:1407) (1440:1440:1440))
        (PORT d[11] (4557:4557:4557) (4549:4549:4549))
        (PORT d[12] (1720:1720:1720) (1741:1741:1741))
        (PORT clk (2578:2578:2578) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1295:1295:1295))
        (PORT clk (2578:2578:2578) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2609:2609:2609))
        (PORT d[0] (1994:1994:1994) (1926:1926:1926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1164:1164:1164))
        (PORT d[1] (1147:1147:1147) (1135:1135:1135))
        (PORT d[2] (1922:1922:1922) (1923:1923:1923))
        (PORT d[3] (1145:1145:1145) (1140:1140:1140))
        (PORT d[4] (1132:1132:1132) (1130:1130:1130))
        (PORT d[5] (1182:1182:1182) (1189:1189:1189))
        (PORT d[6] (1248:1248:1248) (1251:1251:1251))
        (PORT d[7] (1390:1390:1390) (1363:1363:1363))
        (PORT d[8] (1395:1395:1395) (1381:1381:1381))
        (PORT d[9] (1162:1162:1162) (1162:1162:1162))
        (PORT d[10] (1142:1142:1142) (1158:1158:1158))
        (PORT d[11] (1459:1459:1459) (1423:1423:1423))
        (PORT d[12] (1828:1828:1828) (1789:1789:1789))
        (PORT clk (2535:2535:2535) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2527:2527:2527))
        (PORT d[0] (945:945:945) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1685:1685:1685))
        (PORT datab (894:894:894) (988:988:988))
        (PORT datac (1447:1447:1447) (1513:1513:1513))
        (PORT datad (968:968:968) (948:948:948))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1097:1097:1097) (1147:1147:1147))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6236:6236:6236) (6771:6771:6771))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5791:5791:5791) (6009:6009:6009))
        (PORT d[1] (3668:3668:3668) (3822:3822:3822))
        (PORT d[2] (3270:3270:3270) (3396:3396:3396))
        (PORT d[3] (8525:8525:8525) (8658:8658:8658))
        (PORT d[4] (3189:3189:3189) (3281:3281:3281))
        (PORT d[5] (5502:5502:5502) (5608:5608:5608))
        (PORT d[6] (7365:7365:7365) (7432:7432:7432))
        (PORT d[7] (3106:3106:3106) (3276:3276:3276))
        (PORT d[8] (5576:5576:5576) (5745:5745:5745))
        (PORT d[9] (7259:7259:7259) (7469:7469:7469))
        (PORT d[10] (5898:5898:5898) (6031:6031:6031))
        (PORT d[11] (6872:6872:6872) (7137:7137:7137))
        (PORT d[12] (6031:6031:6031) (6081:6081:6081))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2500:2500:2500))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (3139:3139:3139) (3131:3131:3131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2678:2678:2678))
        (PORT d[1] (2463:2463:2463) (2565:2565:2565))
        (PORT d[2] (2768:2768:2768) (2872:2872:2872))
        (PORT d[3] (2249:2249:2249) (2347:2347:2347))
        (PORT d[4] (2545:2545:2545) (2618:2618:2618))
        (PORT d[5] (2879:2879:2879) (2948:2948:2948))
        (PORT d[6] (2225:2225:2225) (2295:2295:2295))
        (PORT d[7] (2696:2696:2696) (2781:2781:2781))
        (PORT d[8] (2300:2300:2300) (2395:2395:2395))
        (PORT d[9] (2279:2279:2279) (2379:2379:2379))
        (PORT d[10] (1985:1985:1985) (2095:2095:2095))
        (PORT d[11] (2748:2748:2748) (2846:2846:2846))
        (PORT d[12] (2299:2299:2299) (2379:2379:2379))
        (PORT clk (2474:2474:2474) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (PORT d[0] (2015:2015:2015) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7442:7442:7442) (8094:8094:8094))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (4780:4780:4780))
        (PORT d[1] (5316:5316:5316) (5615:5615:5615))
        (PORT d[2] (4990:4990:4990) (5266:5266:5266))
        (PORT d[3] (6700:6700:6700) (6750:6750:6750))
        (PORT d[4] (4729:4729:4729) (4858:4858:4858))
        (PORT d[5] (3922:3922:3922) (4019:4019:4019))
        (PORT d[6] (4604:4604:4604) (4572:4572:4572))
        (PORT d[7] (3957:3957:3957) (3942:3942:3942))
        (PORT d[8] (4586:4586:4586) (4547:4547:4547))
        (PORT d[9] (4347:4347:4347) (4531:4531:4531))
        (PORT d[10] (2862:2862:2862) (2967:2967:2967))
        (PORT d[11] (4884:4884:4884) (4822:4822:4822))
        (PORT d[12] (4337:4337:4337) (4326:4326:4326))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2177:2177:2177))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (2808:2808:2808) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3415:3415:3415))
        (PORT d[1] (3254:3254:3254) (3358:3358:3358))
        (PORT d[2] (2158:2158:2158) (2207:2207:2207))
        (PORT d[3] (3170:3170:3170) (3363:3363:3363))
        (PORT d[4] (3414:3414:3414) (3585:3585:3585))
        (PORT d[5] (3244:3244:3244) (3300:3300:3300))
        (PORT d[6] (2315:2315:2315) (2388:2388:2388))
        (PORT d[7] (2327:2327:2327) (2411:2411:2411))
        (PORT d[8] (1860:1860:1860) (1940:1940:1940))
        (PORT d[9] (2454:2454:2454) (2523:2523:2523))
        (PORT d[10] (2599:2599:2599) (2656:2656:2656))
        (PORT d[11] (3558:3558:3558) (3736:3736:3736))
        (PORT d[12] (2962:2962:2962) (3146:3146:3146))
        (PORT clk (2491:2491:2491) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (PORT d[0] (1730:1730:1730) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1558:1558:1558))
        (PORT datab (2634:2634:2634) (2496:2496:2496))
        (PORT datac (856:856:856) (947:947:947))
        (PORT datad (2987:2987:2987) (2951:2951:2951))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7579:7579:7579) (8241:8241:8241))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4631:4631:4631) (4577:4577:4577))
        (PORT d[1] (2062:2062:2062) (2064:2064:2064))
        (PORT d[2] (3120:3120:3120) (3191:3191:3191))
        (PORT d[3] (2541:2541:2541) (2549:2549:2549))
        (PORT d[4] (2326:2326:2326) (2303:2303:2303))
        (PORT d[5] (1773:1773:1773) (1789:1789:1789))
        (PORT d[6] (2083:2083:2083) (2079:2079:2079))
        (PORT d[7] (2126:2126:2126) (2134:2134:2134))
        (PORT d[8] (2026:2026:2026) (2012:2012:2012))
        (PORT d[9] (1818:1818:1818) (1831:1831:1831))
        (PORT d[10] (4451:4451:4451) (4640:4640:4640))
        (PORT d[11] (5691:5691:5691) (5622:5622:5622))
        (PORT d[12] (8246:8246:8246) (8189:8189:8189))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2388:2388:2388))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2569:2569:2569))
        (PORT d[0] (3067:3067:3067) (3016:3016:3016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2471:2471:2471))
        (PORT d[1] (2858:2858:2858) (2888:2888:2888))
        (PORT d[2] (2665:2665:2665) (2790:2790:2790))
        (PORT d[3] (3113:3113:3113) (3305:3305:3305))
        (PORT d[4] (2536:2536:2536) (2591:2591:2591))
        (PORT d[5] (2594:2594:2594) (2640:2640:2640))
        (PORT d[6] (2047:2047:2047) (2142:2142:2142))
        (PORT d[7] (3219:3219:3219) (3356:3356:3356))
        (PORT d[8] (2247:2247:2247) (2344:2344:2344))
        (PORT d[9] (2238:2238:2238) (2321:2321:2321))
        (PORT d[10] (2392:2392:2392) (2510:2510:2510))
        (PORT d[11] (2328:2328:2328) (2407:2407:2407))
        (PORT d[12] (2969:2969:2969) (3152:3152:3152))
        (PORT clk (2495:2495:2495) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (PORT d[0] (2007:2007:2007) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4332:4332:4332) (4720:4720:4720))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4608:4608:4608) (4702:4702:4702))
        (PORT d[1] (5350:5350:5350) (5674:5674:5674))
        (PORT d[2] (4588:4588:4588) (4883:4883:4883))
        (PORT d[3] (6786:6786:6786) (6951:6951:6951))
        (PORT d[4] (4882:4882:4882) (5104:5104:5104))
        (PORT d[5] (6746:6746:6746) (7015:7015:7015))
        (PORT d[6] (10228:10228:10228) (10387:10387:10387))
        (PORT d[7] (4392:4392:4392) (4683:4683:4683))
        (PORT d[8] (5523:5523:5523) (5691:5691:5691))
        (PORT d[9] (5868:5868:5868) (6264:6264:6264))
        (PORT d[10] (4138:4138:4138) (4257:4257:4257))
        (PORT d[11] (4508:4508:4508) (4564:4564:4564))
        (PORT d[12] (5532:5532:5532) (5675:5675:5675))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3232:3232:3232))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT d[0] (3837:3837:3837) (3840:3840:3840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2549:2549:2549))
        (PORT d[1] (2819:2819:2819) (2934:2934:2934))
        (PORT d[2] (2491:2491:2491) (2643:2643:2643))
        (PORT d[3] (2927:2927:2927) (3027:3027:3027))
        (PORT d[4] (3827:3827:3827) (4037:4037:4037))
        (PORT d[5] (3784:3784:3784) (3830:3830:3830))
        (PORT d[6] (2943:2943:2943) (3064:3064:3064))
        (PORT d[7] (3703:3703:3703) (3797:3797:3797))
        (PORT d[8] (3376:3376:3376) (3472:3472:3472))
        (PORT d[9] (3498:3498:3498) (3661:3661:3661))
        (PORT d[10] (2683:2683:2683) (2804:2804:2804))
        (PORT d[11] (3208:3208:3208) (3286:3286:3286))
        (PORT d[12] (3190:3190:3190) (3337:3337:3337))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (PORT d[0] (2103:2103:2103) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1558:1558:1558))
        (PORT datab (894:894:894) (987:987:987))
        (PORT datac (2300:2300:2300) (2303:2303:2303))
        (PORT datad (2615:2615:2615) (2762:2762:2762))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1095:1095:1095) (1144:1144:1144))
        (PORT datad (1053:1053:1053) (1094:1094:1094))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1566:1566:1566) (1609:1609:1609))
        (PORT datad (791:791:791) (848:848:848))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (895:895:895))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1224:1224:1224) (1186:1186:1186))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7062:7062:7062) (7683:7683:7683))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (2968:2968:2968))
        (PORT d[1] (7022:7022:7022) (7299:7299:7299))
        (PORT d[2] (6348:6348:6348) (6616:6616:6616))
        (PORT d[3] (8112:8112:8112) (8173:8173:8173))
        (PORT d[4] (5894:5894:5894) (6066:6066:6066))
        (PORT d[5] (4984:4984:4984) (5088:5088:5088))
        (PORT d[6] (3219:3219:3219) (3214:3214:3214))
        (PORT d[7] (4005:4005:4005) (3986:3986:3986))
        (PORT d[8] (5285:5285:5285) (5256:5256:5256))
        (PORT d[9] (6119:6119:6119) (6297:6297:6297))
        (PORT d[10] (2746:2746:2746) (2807:2807:2807))
        (PORT d[11] (3664:3664:3664) (3635:3635:3635))
        (PORT d[12] (2680:2680:2680) (2681:2681:2681))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (2653:2653:2653))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (3381:3381:3381) (3310:3310:3310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (3012:3012:3012))
        (PORT d[1] (2969:2969:2969) (3076:3076:3076))
        (PORT d[2] (1740:1740:1740) (1751:1751:1751))
        (PORT d[3] (2693:2693:2693) (2826:2826:2826))
        (PORT d[4] (2160:2160:2160) (2155:2155:2155))
        (PORT d[5] (2240:2240:2240) (2284:2284:2284))
        (PORT d[6] (2224:2224:2224) (2235:2235:2235))
        (PORT d[7] (1988:1988:1988) (2051:2051:2051))
        (PORT d[8] (1851:1851:1851) (1890:1890:1890))
        (PORT d[9] (2417:2417:2417) (2440:2440:2440))
        (PORT d[10] (1976:1976:1976) (2034:2034:2034))
        (PORT d[11] (2732:2732:2732) (2852:2852:2852))
        (PORT d[12] (2503:2503:2503) (2642:2642:2642))
        (PORT clk (2491:2491:2491) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (PORT d[0] (1972:1972:1972) (1906:1906:1906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7812:7812:7812) (8459:8459:8459))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5180:5180:5180) (5178:5178:5178))
        (PORT d[1] (5552:5552:5552) (5840:5840:5840))
        (PORT d[2] (5329:5329:5329) (5602:5602:5602))
        (PORT d[3] (7061:7061:7061) (7125:7125:7125))
        (PORT d[4] (4425:4425:4425) (4594:4594:4594))
        (PORT d[5] (3596:3596:3596) (3707:3707:3707))
        (PORT d[6] (4988:4988:4988) (4952:4952:4952))
        (PORT d[7] (4348:4348:4348) (4335:4335:4335))
        (PORT d[8] (3918:3918:3918) (3899:3899:3899))
        (PORT d[9] (4696:4696:4696) (4878:4878:4878))
        (PORT d[10] (2432:2432:2432) (2543:2543:2543))
        (PORT d[11] (5513:5513:5513) (5425:5425:5425))
        (PORT d[12] (3351:3351:3351) (3348:3348:3348))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3210:3210:3210))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT d[0] (3758:3758:3758) (3841:3841:3841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (3077:3077:3077))
        (PORT d[1] (3609:3609:3609) (3709:3709:3709))
        (PORT d[2] (2526:2526:2526) (2569:2569:2569))
        (PORT d[3] (2802:2802:2802) (2997:2997:2997))
        (PORT d[4] (3343:3343:3343) (3472:3472:3472))
        (PORT d[5] (3574:3574:3574) (3622:3622:3622))
        (PORT d[6] (2315:2315:2315) (2377:2377:2377))
        (PORT d[7] (2325:2325:2325) (2409:2409:2409))
        (PORT d[8] (2197:2197:2197) (2268:2268:2268))
        (PORT d[9] (2622:2622:2622) (2747:2747:2747))
        (PORT d[10] (1997:1997:1997) (2094:2094:2094))
        (PORT d[11] (3189:3189:3189) (3371:3371:3371))
        (PORT d[12] (3284:3284:3284) (3462:3462:3462))
        (PORT clk (2476:2476:2476) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (PORT d[0] (2233:2233:2233) (2176:2176:2176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1256:1256:1256))
        (PORT datab (1412:1412:1412) (1401:1401:1401))
        (PORT datac (2691:2691:2691) (2651:2651:2651))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (498:498:498))
        (PORT datab (815:815:815) (856:856:856))
        (PORT datac (923:923:923) (896:896:896))
        (PORT datad (706:706:706) (710:710:710))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5848:5848:5848) (6339:6339:6339))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (4030:4030:4030))
        (PORT d[1] (3722:3722:3722) (3891:3891:3891))
        (PORT d[2] (4468:4468:4468) (4635:4635:4635))
        (PORT d[3] (6538:6538:6538) (6728:6728:6728))
        (PORT d[4] (4075:4075:4075) (4266:4266:4266))
        (PORT d[5] (4486:4486:4486) (4607:4607:4607))
        (PORT d[6] (10628:10628:10628) (10829:10829:10829))
        (PORT d[7] (3077:3077:3077) (3235:3235:3235))
        (PORT d[8] (6358:6358:6358) (6528:6528:6528))
        (PORT d[9] (5352:5352:5352) (5635:5635:5635))
        (PORT d[10] (4950:4950:4950) (5091:5091:5091))
        (PORT d[11] (7823:7823:7823) (8022:8022:8022))
        (PORT d[12] (5108:5108:5108) (5233:5233:5233))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2578:2578:2578))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT d[0] (3201:3201:3201) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3324:3324:3324))
        (PORT d[1] (3292:3292:3292) (3448:3448:3448))
        (PORT d[2] (3105:3105:3105) (3254:3254:3254))
        (PORT d[3] (2626:2626:2626) (2728:2728:2728))
        (PORT d[4] (3450:3450:3450) (3563:3563:3563))
        (PORT d[5] (2932:2932:2932) (3017:3017:3017))
        (PORT d[6] (3117:3117:3117) (3248:3248:3248))
        (PORT d[7] (3156:3156:3156) (3330:3330:3330))
        (PORT d[8] (3088:3088:3088) (3196:3196:3196))
        (PORT d[9] (2850:2850:2850) (2997:2997:2997))
        (PORT d[10] (3130:3130:3130) (3271:3271:3271))
        (PORT d[11] (2306:2306:2306) (2383:2383:2383))
        (PORT d[12] (2322:2322:2322) (2392:2392:2392))
        (PORT clk (2524:2524:2524) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2517:2517:2517))
        (PORT d[0] (2717:2717:2717) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5898:5898:5898) (6389:6389:6389))
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3768:3768:3768))
        (PORT d[1] (4045:4045:4045) (4199:4199:4199))
        (PORT d[2] (4392:4392:4392) (4553:4553:4553))
        (PORT d[3] (6401:6401:6401) (6559:6559:6559))
        (PORT d[4] (4094:4094:4094) (4290:4290:4290))
        (PORT d[5] (5571:5571:5571) (5724:5724:5724))
        (PORT d[6] (10630:10630:10630) (10830:10830:10830))
        (PORT d[7] (3070:3070:3070) (3227:3227:3227))
        (PORT d[8] (5676:5676:5676) (5848:5848:5848))
        (PORT d[9] (5349:5349:5349) (5627:5627:5627))
        (PORT d[10] (4984:4984:4984) (5124:5124:5124))
        (PORT d[11] (7465:7465:7465) (7669:7669:7669))
        (PORT d[12] (4763:4763:4763) (4893:4893:4893))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2826:2826:2826))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (PORT d[0] (3447:3447:3447) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3320:3320:3320))
        (PORT d[1] (2555:2555:2555) (2669:2669:2669))
        (PORT d[2] (3125:3125:3125) (3277:3277:3277))
        (PORT d[3] (2646:2646:2646) (2749:2749:2749))
        (PORT d[4] (3047:3047:3047) (3195:3195:3195))
        (PORT d[5] (2602:2602:2602) (2694:2694:2694))
        (PORT d[6] (3428:3428:3428) (3571:3571:3571))
        (PORT d[7] (2890:2890:2890) (3073:3073:3073))
        (PORT d[8] (2499:2499:2499) (2632:2632:2632))
        (PORT d[9] (2811:2811:2811) (2925:2925:2925))
        (PORT d[10] (3471:3471:3471) (3609:3609:3609))
        (PORT d[11] (2281:2281:2281) (2357:2357:2357))
        (PORT d[12] (2094:2094:2094) (2190:2190:2190))
        (PORT clk (2522:2522:2522) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2515:2515:2515))
        (PORT d[0] (1781:1781:1781) (1782:1782:1782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2362:2362:2362) (2385:2385:2385))
        (PORT datab (1241:1241:1241) (1330:1330:1330))
        (PORT datac (3195:3195:3195) (2953:2953:2953))
        (PORT datad (1509:1509:1509) (1572:1572:1572))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8001:8001:8001) (8741:8741:8741))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6808:6808:6808) (6922:6922:6922))
        (PORT d[1] (4290:4290:4290) (4379:4379:4379))
        (PORT d[2] (6796:6796:6796) (7153:7153:7153))
        (PORT d[3] (6587:6587:6587) (6714:6714:6714))
        (PORT d[4] (4415:4415:4415) (4577:4577:4577))
        (PORT d[5] (4358:4358:4358) (4271:4271:4271))
        (PORT d[6] (3766:3766:3766) (3877:3877:3877))
        (PORT d[7] (6191:6191:6191) (6512:6512:6512))
        (PORT d[8] (4193:4193:4193) (4295:4295:4295))
        (PORT d[9] (2683:2683:2683) (2807:2807:2807))
        (PORT d[10] (6250:6250:6250) (6338:6338:6338))
        (PORT d[11] (5097:5097:5097) (5135:5135:5135))
        (PORT d[12] (6166:6166:6166) (6309:6309:6309))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (2986:2986:2986))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (PORT d[0] (3006:3006:3006) (2980:2980:2980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2615:2615:2615))
        (PORT d[1] (2288:2288:2288) (2335:2335:2335))
        (PORT d[2] (2472:2472:2472) (2593:2593:2593))
        (PORT d[3] (3146:3146:3146) (3330:3330:3330))
        (PORT d[4] (2198:2198:2198) (2296:2296:2296))
        (PORT d[5] (2703:2703:2703) (2803:2803:2803))
        (PORT d[6] (2628:2628:2628) (2714:2714:2714))
        (PORT d[7] (2387:2387:2387) (2462:2462:2462))
        (PORT d[8] (2655:2655:2655) (2784:2784:2784))
        (PORT d[9] (2874:2874:2874) (2924:2924:2924))
        (PORT d[10] (3289:3289:3289) (3359:3359:3359))
        (PORT d[11] (2779:2779:2779) (2862:2862:2862))
        (PORT d[12] (2894:2894:2894) (3026:3026:3026))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT d[0] (1763:1763:1763) (1784:1784:1784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6422:6422:6422) (7013:7013:7013))
        (PORT clk (2565:2565:2565) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2386:2386:2386))
        (PORT d[1] (2784:2784:2784) (2806:2806:2806))
        (PORT d[2] (2486:2486:2486) (2544:2544:2544))
        (PORT d[3] (5225:5225:5225) (5281:5281:5281))
        (PORT d[4] (6187:6187:6187) (6353:6353:6353))
        (PORT d[5] (3341:3341:3341) (3354:3354:3354))
        (PORT d[6] (1471:1471:1471) (1494:1494:1494))
        (PORT d[7] (2033:2033:2033) (2045:2045:2045))
        (PORT d[8] (1440:1440:1440) (1473:1473:1473))
        (PORT d[9] (6460:6460:6460) (6635:6635:6635))
        (PORT d[10] (1710:1710:1710) (1730:1730:1730))
        (PORT d[11] (4410:4410:4410) (4377:4377:4377))
        (PORT d[12] (1440:1440:1440) (1475:1475:1475))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1347:1347:1347))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2595:2595:2595))
        (PORT d[0] (2042:2042:2042) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2555:2555:2555))
        (PORT d[1] (3340:3340:3340) (3447:3447:3447))
        (PORT d[2] (1618:1618:1618) (1625:1625:1625))
        (PORT d[3] (1487:1487:1487) (1477:1477:1477))
        (PORT d[4] (1859:1859:1859) (1841:1841:1841))
        (PORT d[5] (1864:1864:1864) (1863:1863:1863))
        (PORT d[6] (1612:1612:1612) (1609:1609:1609))
        (PORT d[7] (1937:1937:1937) (1993:1993:1993))
        (PORT d[8] (1802:1802:1802) (1835:1835:1835))
        (PORT d[9] (1936:1936:1936) (1933:1933:1933))
        (PORT d[10] (1961:1961:1961) (2017:2017:2017))
        (PORT d[11] (2264:2264:2264) (2242:2242:2242))
        (PORT d[12] (2114:2114:2114) (2078:2078:2078))
        (PORT clk (2518:2518:2518) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (PORT d[0] (1293:1293:1293) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1623:1623:1623))
        (PORT datab (1247:1247:1247) (1338:1338:1338))
        (PORT datac (2045:2045:2045) (2065:2065:2065))
        (PORT datad (1693:1693:1693) (1672:1672:1672))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4574:4574:4574) (4924:4924:4924))
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5461:5461:5461) (5643:5643:5643))
        (PORT d[1] (3649:3649:3649) (3809:3809:3809))
        (PORT d[2] (6728:6728:6728) (7046:7046:7046))
        (PORT d[3] (7169:7169:7169) (7286:7286:7286))
        (PORT d[4] (5803:5803:5803) (5996:5996:5996))
        (PORT d[5] (3311:3311:3311) (3308:3308:3308))
        (PORT d[6] (12346:12346:12346) (12529:12529:12529))
        (PORT d[7] (5087:5087:5087) (5409:5409:5409))
        (PORT d[8] (6922:6922:6922) (7134:7134:7134))
        (PORT d[9] (6603:6603:6603) (7008:7008:7008))
        (PORT d[10] (5752:5752:5752) (5783:5783:5783))
        (PORT d[11] (3826:3826:3826) (3854:3854:3854))
        (PORT d[12] (3788:3788:3788) (3777:3777:3777))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2926:2926:2926))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (PORT d[0] (3519:3519:3519) (3557:3557:3557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1907:1907:1907))
        (PORT d[1] (2999:2999:2999) (3074:3074:3074))
        (PORT d[2] (2383:2383:2383) (2464:2464:2464))
        (PORT d[3] (2409:2409:2409) (2559:2559:2559))
        (PORT d[4] (2734:2734:2734) (2883:2883:2883))
        (PORT d[5] (2855:2855:2855) (3009:3009:3009))
        (PORT d[6] (2103:2103:2103) (2126:2126:2126))
        (PORT d[7] (2977:2977:2977) (2984:2984:2984))
        (PORT d[8] (3130:3130:3130) (3274:3274:3274))
        (PORT d[9] (2876:2876:2876) (2873:2873:2873))
        (PORT d[10] (2233:2233:2233) (2280:2280:2280))
        (PORT d[11] (2474:2474:2474) (2600:2600:2600))
        (PORT d[12] (3099:3099:3099) (3204:3204:3204))
        (PORT clk (2450:2450:2450) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2435:2435:2435))
        (PORT d[0] (1325:1325:1325) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4918:4918:4918) (5277:5277:5277))
        (PORT clk (2526:2526:2526) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5096:5096:5096) (5275:5275:5275))
        (PORT d[1] (5690:5690:5690) (5993:5993:5993))
        (PORT d[2] (6379:6379:6379) (6705:6705:6705))
        (PORT d[3] (6395:6395:6395) (6560:6560:6560))
        (PORT d[4] (5529:5529:5529) (5731:5731:5731))
        (PORT d[5] (7136:7136:7136) (7407:7407:7407))
        (PORT d[6] (12024:12024:12024) (12213:12213:12213))
        (PORT d[7] (4726:4726:4726) (5052:5052:5052))
        (PORT d[8] (6554:6554:6554) (6769:6769:6769))
        (PORT d[9] (6259:6259:6259) (6668:6668:6668))
        (PORT d[10] (5403:5403:5403) (5440:5440:5440))
        (PORT d[11] (3735:3735:3735) (3752:3752:3752))
        (PORT d[12] (4154:4154:4154) (4134:4134:4134))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2938:2938:2938))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (PORT d[0] (3501:3501:3501) (3569:3569:3569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2316:2316:2316))
        (PORT d[1] (2663:2663:2663) (2740:2740:2740))
        (PORT d[2] (2390:2390:2390) (2472:2472:2472))
        (PORT d[3] (3131:3131:3131) (3316:3316:3316))
        (PORT d[4] (2760:2760:2760) (2911:2911:2911))
        (PORT d[5] (2760:2760:2760) (2815:2815:2815))
        (PORT d[6] (2486:2486:2486) (2545:2545:2545))
        (PORT d[7] (3890:3890:3890) (4030:4030:4030))
        (PORT d[8] (3549:3549:3549) (3754:3754:3754))
        (PORT d[9] (3214:3214:3214) (3203:3203:3203))
        (PORT d[10] (1941:1941:1941) (1998:1998:1998))
        (PORT d[11] (2836:2836:2836) (2997:2997:2997))
        (PORT d[12] (3079:3079:3079) (3181:3181:3181))
        (PORT clk (2479:2479:2479) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (PORT d[0] (1698:1698:1698) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1626:1626:1626))
        (PORT datab (1761:1761:1761) (1800:1800:1800))
        (PORT datac (2068:2068:2068) (2098:2098:2098))
        (PORT datad (1192:1192:1192) (1286:1286:1286))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6634:6634:6634) (7214:7214:7214))
        (PORT clk (2555:2555:2555) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5558:5558:5558) (5774:5774:5774))
        (PORT d[1] (3221:3221:3221) (3337:3337:3337))
        (PORT d[2] (2525:2525:2525) (2621:2621:2621))
        (PORT d[3] (5945:5945:5945) (5998:5998:5998))
        (PORT d[4] (5255:5255:5255) (5466:5466:5466))
        (PORT d[5] (4347:4347:4347) (4422:4422:4422))
        (PORT d[6] (8317:8317:8317) (8316:8316:8316))
        (PORT d[7] (3346:3346:3346) (3432:3432:3432))
        (PORT d[8] (6094:6094:6094) (6294:6294:6294))
        (PORT d[9] (3764:3764:3764) (3920:3920:3920))
        (PORT d[10] (6133:6133:6133) (6275:6275:6275))
        (PORT d[11] (7679:7679:7679) (7974:7974:7974))
        (PORT d[12] (7497:7497:7497) (7501:7501:7501))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2323:2323:2323))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2586:2586:2586))
        (PORT d[0] (2935:2935:2935) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2758:2758:2758))
        (PORT d[1] (2520:2520:2520) (2550:2550:2550))
        (PORT d[2] (2795:2795:2795) (2889:2889:2889))
        (PORT d[3] (1929:1929:1929) (2031:2031:2031))
        (PORT d[4] (2229:2229:2229) (2307:2307:2307))
        (PORT d[5] (2340:2340:2340) (2324:2324:2324))
        (PORT d[6] (2313:2313:2313) (2370:2370:2370))
        (PORT d[7] (2694:2694:2694) (2788:2788:2788))
        (PORT d[8] (2802:2802:2802) (2872:2872:2872))
        (PORT d[9] (2562:2562:2562) (2648:2648:2648))
        (PORT d[10] (2687:2687:2687) (2762:2762:2762))
        (PORT d[11] (2036:2036:2036) (2109:2109:2109))
        (PORT d[12] (2044:2044:2044) (2119:2119:2119))
        (PORT clk (2508:2508:2508) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2504:2504:2504))
        (PORT d[0] (1549:1549:1549) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5017:5017:5017) (5426:5426:5426))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5763:5763:5763) (5904:5904:5904))
        (PORT d[1] (3692:3692:3692) (3849:3849:3849))
        (PORT d[2] (5305:5305:5305) (5568:5568:5568))
        (PORT d[3] (9766:9766:9766) (10021:10021:10021))
        (PORT d[4] (3710:3710:3710) (3854:3854:3854))
        (PORT d[5] (5999:5999:5999) (6181:6181:6181))
        (PORT d[6] (8523:8523:8523) (8607:8607:8607))
        (PORT d[7] (2688:2688:2688) (2815:2815:2815))
        (PORT d[8] (4134:4134:4134) (4242:4242:4242))
        (PORT d[9] (3456:3456:3456) (3695:3695:3695))
        (PORT d[10] (4506:4506:4506) (4591:4591:4591))
        (PORT d[11] (6446:6446:6446) (6664:6664:6664))
        (PORT d[12] (4977:4977:4977) (5031:5031:5031))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2245:2245:2245))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (PORT d[0] (2843:2843:2843) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2310:2310:2310))
        (PORT d[1] (2105:2105:2105) (2179:2179:2179))
        (PORT d[2] (2910:2910:2910) (3050:3050:3050))
        (PORT d[3] (2846:2846:2846) (2931:2931:2931))
        (PORT d[4] (3015:3015:3015) (3110:3110:3110))
        (PORT d[5] (2208:2208:2208) (2255:2255:2255))
        (PORT d[6] (2298:2298:2298) (2411:2411:2411))
        (PORT d[7] (2708:2708:2708) (2827:2827:2827))
        (PORT d[8] (1944:1944:1944) (2013:2013:2013))
        (PORT d[9] (2368:2368:2368) (2446:2446:2446))
        (PORT d[10] (2213:2213:2213) (2269:2269:2269))
        (PORT d[11] (2232:2232:2232) (2296:2296:2296))
        (PORT d[12] (2377:2377:2377) (2464:2464:2464))
        (PORT clk (2499:2499:2499) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2491:2491:2491))
        (PORT d[0] (2011:2011:2011) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1624:1624:1624))
        (PORT datab (1556:1556:1556) (1508:1508:1508))
        (PORT datac (2094:2094:2094) (2120:2120:2120))
        (PORT datad (1194:1194:1194) (1289:1289:1289))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1205:1205:1205))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1002:1002:1002) (1035:1035:1035))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7183:7183:7183) (7849:7849:7849))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2565:2565:2565))
        (PORT d[1] (4806:4806:4806) (4785:4785:4785))
        (PORT d[2] (2444:2444:2444) (2520:2520:2520))
        (PORT d[3] (3279:3279:3279) (3290:3290:3290))
        (PORT d[4] (3029:3029:3029) (3003:3003:3003))
        (PORT d[5] (4913:4913:4913) (5006:5006:5006))
        (PORT d[6] (4758:4758:4758) (4728:4728:4728))
        (PORT d[7] (3802:3802:3802) (3790:3790:3790))
        (PORT d[8] (3286:3286:3286) (3229:3229:3229))
        (PORT d[9] (5324:5324:5324) (5463:5463:5463))
        (PORT d[10] (4635:4635:4635) (4762:4762:4762))
        (PORT d[11] (4965:4965:4965) (4899:4899:4899))
        (PORT d[12] (7565:7565:7565) (7520:7520:7520))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2505:2505:2505))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (PORT d[0] (3140:3140:3140) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2594:2594:2594))
        (PORT d[1] (3315:3315:3315) (3418:3418:3418))
        (PORT d[2] (2300:2300:2300) (2390:2390:2390))
        (PORT d[3] (3192:3192:3192) (3385:3385:3385))
        (PORT d[4] (2949:2949:2949) (3055:3055:3055))
        (PORT d[5] (3625:3625:3625) (3726:3726:3726))
        (PORT d[6] (2351:2351:2351) (2442:2442:2442))
        (PORT d[7] (2469:2469:2469) (2614:2614:2614))
        (PORT d[8] (2977:2977:2977) (3088:3088:3088))
        (PORT d[9] (2637:2637:2637) (2727:2727:2727))
        (PORT d[10] (2850:2850:2850) (3039:3039:3039))
        (PORT d[11] (2771:2771:2771) (2851:2851:2851))
        (PORT d[12] (3642:3642:3642) (3819:3819:3819))
        (PORT clk (2447:2447:2447) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2435:2435:2435))
        (PORT d[0] (2328:2328:2328) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4221:4221:4221) (4567:4567:4567))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4586:4586:4586))
        (PORT d[1] (5360:5360:5360) (5669:5669:5669))
        (PORT d[2] (4510:4510:4510) (4789:4789:4789))
        (PORT d[3] (5995:5995:5995) (6129:6129:6129))
        (PORT d[4] (4801:4801:4801) (5010:5010:5010))
        (PORT d[5] (7106:7106:7106) (7368:7368:7368))
        (PORT d[6] (11716:11716:11716) (11911:11911:11911))
        (PORT d[7] (5090:5090:5090) (5413:5413:5413))
        (PORT d[8] (5648:5648:5648) (5883:5883:5883))
        (PORT d[9] (5588:5588:5588) (6005:6005:6005))
        (PORT d[10] (5025:5025:5025) (5060:5060:5060))
        (PORT d[11] (3814:3814:3814) (3835:3835:3835))
        (PORT d[12] (5195:5195:5195) (5354:5354:5354))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2449:2449:2449))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (3072:3072:3072) (3076:3076:3076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2407:2407:2407))
        (PORT d[1] (4061:4061:4061) (4248:4248:4248))
        (PORT d[2] (2092:2092:2092) (2173:2173:2173))
        (PORT d[3] (2826:2826:2826) (3005:3005:3005))
        (PORT d[4] (3145:3145:3145) (3293:3293:3293))
        (PORT d[5] (3181:3181:3181) (3238:3238:3238))
        (PORT d[6] (3172:3172:3172) (3217:3217:3217))
        (PORT d[7] (3534:3534:3534) (3677:3677:3677))
        (PORT d[8] (3200:3200:3200) (3414:3414:3414))
        (PORT d[9] (3206:3206:3206) (3355:3355:3355))
        (PORT d[10] (2636:2636:2636) (2700:2700:2700))
        (PORT d[11] (2884:2884:2884) (3055:3055:3055))
        (PORT d[12] (3188:3188:3188) (3339:3339:3339))
        (PORT clk (2504:2504:2504) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2491:2491:2491))
        (PORT d[0] (2476:2476:2476) (2377:2377:2377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1859:1859:1859) (1931:1931:1931))
        (PORT datab (1237:1237:1237) (1326:1326:1326))
        (PORT datac (3268:3268:3268) (3230:3230:3230))
        (PORT datad (1510:1510:1510) (1574:1574:1574))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6912:6912:6912) (7479:7479:7479))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5522:5522:5522) (5765:5765:5765))
        (PORT d[1] (4515:4515:4515) (4779:4779:4779))
        (PORT d[2] (3806:3806:3806) (4025:4025:4025))
        (PORT d[3] (6001:6001:6001) (6056:6056:6056))
        (PORT d[4] (3739:3739:3739) (3912:3912:3912))
        (PORT d[5] (3650:3650:3650) (3799:3799:3799))
        (PORT d[6] (5741:5741:5741) (5745:5745:5745))
        (PORT d[7] (4856:4856:4856) (5128:5128:5128))
        (PORT d[8] (5669:5669:5669) (5917:5917:5917))
        (PORT d[9] (4111:4111:4111) (4318:4318:4318))
        (PORT d[10] (3216:3216:3216) (3365:3365:3365))
        (PORT d[11] (8003:8003:8003) (8354:8354:8354))
        (PORT d[12] (5125:5125:5125) (5155:5155:5155))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3190:3190:3190))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (3811:3811:3811) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2619:2619:2619))
        (PORT d[1] (2932:2932:2932) (2985:2985:2985))
        (PORT d[2] (2737:2737:2737) (2879:2879:2879))
        (PORT d[3] (2329:2329:2329) (2468:2468:2468))
        (PORT d[4] (3785:3785:3785) (3954:3954:3954))
        (PORT d[5] (3568:3568:3568) (3747:3747:3747))
        (PORT d[6] (2417:2417:2417) (2531:2531:2531))
        (PORT d[7] (2840:2840:2840) (2979:2979:2979))
        (PORT d[8] (2323:2323:2323) (2455:2455:2455))
        (PORT d[9] (2864:2864:2864) (2937:2937:2937))
        (PORT d[10] (2775:2775:2775) (2913:2913:2913))
        (PORT d[11] (3138:3138:3138) (3276:3276:3276))
        (PORT d[12] (3577:3577:3577) (3734:3734:3734))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (PORT d[0] (2836:2836:2836) (2907:2907:2907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5016:5016:5016) (5426:5426:5426))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5184:5184:5184) (5398:5398:5398))
        (PORT d[1] (5609:5609:5609) (5884:5884:5884))
        (PORT d[2] (4182:4182:4182) (4434:4434:4434))
        (PORT d[3] (7953:7953:7953) (8227:8227:8227))
        (PORT d[4] (3714:3714:3714) (3887:3887:3887))
        (PORT d[5] (5602:5602:5602) (5835:5835:5835))
        (PORT d[6] (10828:10828:10828) (10916:10916:10916))
        (PORT d[7] (3575:3575:3575) (3790:3790:3790))
        (PORT d[8] (5519:5519:5519) (5654:5654:5654))
        (PORT d[9] (4747:4747:4747) (5124:5124:5124))
        (PORT d[10] (4586:4586:4586) (4709:4709:4709))
        (PORT d[11] (7421:7421:7421) (7589:7589:7589))
        (PORT d[12] (6145:6145:6145) (6267:6267:6267))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2683:2683:2683))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT d[0] (3287:3287:3287) (3314:3314:3314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2756:2756:2756))
        (PORT d[1] (2880:2880:2880) (2994:2994:2994))
        (PORT d[2] (2911:2911:2911) (3075:3075:3075))
        (PORT d[3] (3235:3235:3235) (3359:3359:3359))
        (PORT d[4] (3409:3409:3409) (3551:3551:3551))
        (PORT d[5] (3297:3297:3297) (3415:3415:3415))
        (PORT d[6] (3009:3009:3009) (3132:3132:3132))
        (PORT d[7] (3336:3336:3336) (3430:3430:3430))
        (PORT d[8] (2406:2406:2406) (2533:2533:2533))
        (PORT d[9] (2356:2356:2356) (2465:2465:2465))
        (PORT d[10] (3302:3302:3302) (3413:3413:3413))
        (PORT d[11] (2678:2678:2678) (2784:2784:2784))
        (PORT d[12] (3202:3202:3202) (3334:3334:3334))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d[0] (2396:2396:2396) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2005:2005:2005) (2041:2041:2041))
        (PORT datab (1235:1235:1235) (1324:1324:1324))
        (PORT datac (2173:2173:2173) (2258:2258:2258))
        (PORT datad (1511:1511:1511) (1575:1575:1575))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (1221:1221:1221) (1190:1190:1190))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1200:1200:1200))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (202:202:202) (232:232:232))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7505:7505:7505) (8032:8032:8032))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5861:5861:5861) (6100:6100:6100))
        (PORT d[1] (4551:4551:4551) (4820:4820:4820))
        (PORT d[2] (4456:4456:4456) (4653:4653:4653))
        (PORT d[3] (6945:6945:6945) (7062:7062:7062))
        (PORT d[4] (4412:4412:4412) (4578:4578:4578))
        (PORT d[5] (3984:3984:3984) (4130:4130:4130))
        (PORT d[6] (5734:5734:5734) (5736:5736:5736))
        (PORT d[7] (4577:4577:4577) (4860:4860:4860))
        (PORT d[8] (5681:5681:5681) (5929:5929:5929))
        (PORT d[9] (4711:4711:4711) (4882:4882:4882))
        (PORT d[10] (3619:3619:3619) (3771:3771:3771))
        (PORT d[11] (8057:8057:8057) (8415:8415:8415))
        (PORT d[12] (5656:5656:5656) (5647:5647:5647))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2426:2426:2426))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (3059:3059:3059) (3057:3057:3057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2555:2555:2555))
        (PORT d[1] (2563:2563:2563) (2642:2642:2642))
        (PORT d[2] (2783:2783:2783) (2947:2947:2947))
        (PORT d[3] (2399:2399:2399) (2546:2546:2546))
        (PORT d[4] (3436:3436:3436) (3610:3610:3610))
        (PORT d[5] (3022:3022:3022) (3121:3121:3121))
        (PORT d[6] (2707:2707:2707) (2815:2815:2815))
        (PORT d[7] (2732:2732:2732) (2874:2874:2874))
        (PORT d[8] (2314:2314:2314) (2443:2443:2443))
        (PORT d[9] (2491:2491:2491) (2572:2572:2572))
        (PORT d[10] (2455:2455:2455) (2605:2605:2605))
        (PORT d[11] (3189:3189:3189) (3331:3331:3331))
        (PORT d[12] (2888:2888:2888) (3058:3058:3058))
        (PORT clk (2482:2482:2482) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (PORT d[0] (2094:2094:2094) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7789:7789:7789) (8422:8422:8422))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5145:5145:5145) (5141:5141:5141))
        (PORT d[1] (5573:5573:5573) (5843:5843:5843))
        (PORT d[2] (4939:4939:4939) (5216:5216:5216))
        (PORT d[3] (6672:6672:6672) (6725:6725:6725))
        (PORT d[4] (4702:4702:4702) (4835:4835:4835))
        (PORT d[5] (3564:3564:3564) (3670:3670:3670))
        (PORT d[6] (5018:5018:5018) (4986:4986:4986))
        (PORT d[7] (4726:4726:4726) (4709:4709:4709))
        (PORT d[8] (4921:4921:4921) (4875:4875:4875))
        (PORT d[9] (4374:4374:4374) (4559:4559:4559))
        (PORT d[10] (3249:3249:3249) (3349:3349:3349))
        (PORT d[11] (4919:4919:4919) (4859:4859:4859))
        (PORT d[12] (4606:4606:4606) (4584:4584:4584))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2251:2251:2251))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (2864:2864:2864) (2882:2882:2882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3449:3449:3449))
        (PORT d[1] (3640:3640:3640) (3728:3728:3728))
        (PORT d[2] (1868:1868:1868) (1936:1936:1936))
        (PORT d[3] (2784:2784:2784) (2979:2979:2979))
        (PORT d[4] (3322:3322:3322) (3450:3450:3450))
        (PORT d[5] (2968:2968:2968) (3031:3031:3031))
        (PORT d[6] (1933:1933:1933) (2010:2010:2010))
        (PORT d[7] (2323:2323:2323) (2414:2414:2414))
        (PORT d[8] (1920:1920:1920) (1994:1994:1994))
        (PORT d[9] (2929:2929:2929) (2998:2998:2998))
        (PORT d[10] (2672:2672:2672) (2758:2758:2758))
        (PORT d[11] (3215:3215:3215) (3399:3399:3399))
        (PORT d[12] (3307:3307:3307) (3489:3489:3489))
        (PORT clk (2481:2481:2481) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (PORT d[0] (2791:2791:2791) (2852:2852:2852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1525:1525:1525))
        (PORT datab (2858:2858:2858) (2802:2802:2802))
        (PORT datac (2554:2554:2554) (2615:2615:2615))
        (PORT datad (1431:1431:1431) (1510:1510:1510))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6632:6632:6632) (7187:7187:7187))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5561:5561:5561) (5813:5813:5813))
        (PORT d[1] (3756:3756:3756) (3951:3951:3951))
        (PORT d[2] (3719:3719:3719) (3880:3880:3880))
        (PORT d[3] (7491:7491:7491) (7629:7629:7629))
        (PORT d[4] (4036:4036:4036) (4173:4173:4173))
        (PORT d[5] (6219:6219:6219) (6347:6347:6347))
        (PORT d[6] (5977:5977:5977) (6052:6052:6052))
        (PORT d[7] (3521:3521:3521) (3733:3733:3733))
        (PORT d[8] (6596:6596:6596) (6779:6779:6779))
        (PORT d[9] (5873:5873:5873) (6095:6095:6095))
        (PORT d[10] (4374:4374:4374) (4522:4522:4522))
        (PORT d[11] (8348:8348:8348) (8627:8627:8627))
        (PORT d[12] (6058:6058:6058) (6075:6075:6075))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3131:3131:3131))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (3696:3696:3696) (3762:3762:3762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2766:2766:2766))
        (PORT d[1] (3022:3022:3022) (3135:3135:3135))
        (PORT d[2] (2701:2701:2701) (2836:2836:2836))
        (PORT d[3] (2734:2734:2734) (2866:2866:2866))
        (PORT d[4] (2659:2659:2659) (2775:2775:2775))
        (PORT d[5] (3395:3395:3395) (3515:3515:3515))
        (PORT d[6] (2667:2667:2667) (2777:2777:2777))
        (PORT d[7] (3355:3355:3355) (3471:3471:3471))
        (PORT d[8] (2598:2598:2598) (2716:2716:2716))
        (PORT d[9] (3122:3122:3122) (3299:3299:3299))
        (PORT d[10] (2799:2799:2799) (2957:2957:2957))
        (PORT d[11] (2781:2781:2781) (2880:2880:2880))
        (PORT d[12] (2875:2875:2875) (3036:3036:3036))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT d[0] (2717:2717:2717) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5511:5511:5511) (6011:6011:6011))
        (PORT clk (2572:2572:2572) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3783:3783:3783))
        (PORT d[1] (3715:3715:3715) (3883:3883:3883))
        (PORT d[2] (4407:4407:4407) (4570:4570:4570))
        (PORT d[3] (6522:6522:6522) (6709:6709:6709))
        (PORT d[4] (4137:4137:4137) (4331:4331:4331))
        (PORT d[5] (4487:4487:4487) (4608:4608:4608))
        (PORT d[6] (10620:10620:10620) (10820:10820:10820))
        (PORT d[7] (3108:3108:3108) (3270:3270:3270))
        (PORT d[8] (5733:5733:5733) (5912:5912:5912))
        (PORT d[9] (3533:3533:3533) (3794:3794:3794))
        (PORT d[10] (4951:4951:4951) (5113:5113:5113))
        (PORT d[11] (6479:6479:6479) (6727:6727:6727))
        (PORT d[12] (5063:5063:5063) (5184:5184:5184))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2326:2326:2326))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2598:2598:2598))
        (PORT d[0] (2934:2934:2934) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2970:2970:2970))
        (PORT d[1] (3277:3277:3277) (3417:3417:3417))
        (PORT d[2] (3131:3131:3131) (3269:3269:3269))
        (PORT d[3] (1941:1941:1941) (2033:2033:2033))
        (PORT d[4] (3448:3448:3448) (3562:3562:3562))
        (PORT d[5] (2925:2925:2925) (3016:3016:3016))
        (PORT d[6] (3144:3144:3144) (3276:3276:3276))
        (PORT d[7] (3150:3150:3150) (3324:3324:3324))
        (PORT d[8] (2800:2800:2800) (2924:2924:2924))
        (PORT d[9] (2812:2812:2812) (2926:2926:2926))
        (PORT d[10] (3469:3469:3469) (3606:3606:3606))
        (PORT d[11] (2267:2267:2267) (2350:2350:2350))
        (PORT d[12] (2286:2286:2286) (2364:2364:2364))
        (PORT clk (2525:2525:2525) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2516:2516:2516))
        (PORT d[0] (2731:2731:2731) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1560:1560:1560))
        (PORT datab (3162:3162:3162) (3190:3190:3190))
        (PORT datac (2748:2748:2748) (2812:2812:2812))
        (PORT datad (1406:1406:1406) (1462:1462:1462))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~248)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1957:1957:1957) (1970:1970:1970))
        (PORT datad (2519:2519:2519) (2508:2508:2508))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (976:976:976))
        (PORT datab (729:729:729) (732:732:732))
        (PORT datac (1336:1336:1336) (1381:1381:1381))
        (PORT datad (1656:1656:1656) (1685:1685:1685))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (7095:7095:7095) (7681:7681:7681))
        (PORT ena (1948:1948:1948) (1888:1888:1888))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datad (529:529:529) (587:587:587))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (235:235:235) (271:271:271))
        (PORT datac (896:896:896) (860:860:860))
        (PORT datad (403:403:403) (407:407:407))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5180:5180:5180) (4815:4815:4815))
        (PORT sclr (2523:2523:2523) (2597:2597:2597))
        (PORT ena (2174:2174:2174) (2185:2185:2185))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector48\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1053:1053:1053))
        (PORT datab (278:278:278) (336:336:336))
        (PORT datad (247:247:247) (286:286:286))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4900:4900:4900) (5216:5216:5216))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (832:832:832))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (453:453:453) (504:504:504))
        (PORT datad (501:501:501) (562:562:562))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (669:669:669) (775:775:775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5529:5529:5529) (6009:6009:6009))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3073:3073:3073) (3065:3065:3065))
        (PORT d[1] (3092:3092:3092) (3116:3116:3116))
        (PORT d[2] (2459:2459:2459) (2515:2515:2515))
        (PORT d[3] (8784:8784:8784) (8839:8839:8839))
        (PORT d[4] (6186:6186:6186) (6353:6353:6353))
        (PORT d[5] (5384:5384:5384) (5490:5490:5490))
        (PORT d[6] (1472:1472:1472) (1494:1494:1494))
        (PORT d[7] (1725:1725:1725) (1744:1744:1744))
        (PORT d[8] (1440:1440:1440) (1474:1474:1474))
        (PORT d[9] (6459:6459:6459) (6635:6635:6635))
        (PORT d[10] (1711:1711:1711) (1730:1730:1730))
        (PORT d[11] (4440:4440:4440) (4411:4411:4411))
        (PORT d[12] (1411:1411:1411) (1440:1440:1440))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2302:2302:2302))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (3006:3006:3006) (2933:2933:2933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2538:2538:2538))
        (PORT d[1] (3339:3339:3339) (3446:3446:3446))
        (PORT d[2] (1586:1586:1586) (1594:1594:1594))
        (PORT d[3] (2235:2235:2235) (2370:2370:2370))
        (PORT d[4] (1819:1819:1819) (1818:1818:1818))
        (PORT d[5] (1902:1902:1902) (1903:1903:1903))
        (PORT d[6] (1582:1582:1582) (1575:1575:1575))
        (PORT d[7] (2274:2274:2274) (2327:2327:2327))
        (PORT d[8] (1826:1826:1826) (1868:1868:1868))
        (PORT d[9] (2401:2401:2401) (2423:2423:2423))
        (PORT d[10] (1985:1985:1985) (2044:2044:2044))
        (PORT d[11] (1945:1945:1945) (1945:1945:1945))
        (PORT d[12] (2157:2157:2157) (2123:2123:2123))
        (PORT clk (2504:2504:2504) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2492:2492:2492))
        (PORT d[0] (1261:1261:1261) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6263:6263:6263) (6767:6767:6767))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5541:5541:5541) (5543:5543:5543))
        (PORT d[1] (5693:5693:5693) (5997:5997:5997))
        (PORT d[2] (5633:5633:5633) (5902:5902:5902))
        (PORT d[3] (7420:7420:7420) (7469:7469:7469))
        (PORT d[4] (4784:4784:4784) (4952:4952:4952))
        (PORT d[5] (3969:3969:3969) (4084:4084:4084))
        (PORT d[6] (5710:5710:5710) (5664:5664:5664))
        (PORT d[7] (4713:4713:4713) (4698:4698:4698))
        (PORT d[8] (4271:4271:4271) (4250:4250:4250))
        (PORT d[9] (5048:5048:5048) (5229:5229:5229))
        (PORT d[10] (2704:2704:2704) (2753:2753:2753))
        (PORT d[11] (5887:5887:5887) (5798:5798:5798))
        (PORT d[12] (3362:3362:3362) (3358:3358:3358))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3510:3510:3510))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (4079:4079:4079) (4173:4173:4173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2677:2677:2677))
        (PORT d[1] (2991:2991:2991) (3088:3088:3088))
        (PORT d[2] (2190:2190:2190) (2225:2225:2225))
        (PORT d[3] (2714:2714:2714) (2891:2891:2891))
        (PORT d[4] (3031:3031:3031) (3154:3154:3154))
        (PORT d[5] (2778:2778:2778) (2921:2921:2921))
        (PORT d[6] (2622:2622:2622) (2680:2680:2680))
        (PORT d[7] (2315:2315:2315) (2405:2405:2405))
        (PORT d[8] (2221:2221:2221) (2299:2299:2299))
        (PORT d[9] (2947:2947:2947) (3069:3069:3069))
        (PORT d[10] (2356:2356:2356) (2443:2443:2443))
        (PORT d[11] (2790:2790:2790) (2938:2938:2938))
        (PORT d[12] (3622:3622:3622) (3795:3795:3795))
        (PORT clk (2451:2451:2451) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (PORT d[0] (2208:2208:2208) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1258:1258:1258))
        (PORT datac (1060:1060:1060) (1052:1052:1052))
        (PORT datad (2322:2322:2322) (2289:2289:2289))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (744:744:744))
        (PORT datab (820:820:820) (862:862:862))
        (PORT datac (769:769:769) (777:777:777))
        (PORT datad (348:348:348) (447:447:447))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6301:6301:6301) (6808:6808:6808))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4804:4804:4804) (5000:5000:5000))
        (PORT d[1] (5288:5288:5288) (5557:5557:5557))
        (PORT d[2] (5207:5207:5207) (5389:5389:5389))
        (PORT d[3] (5174:5174:5174) (5222:5222:5222))
        (PORT d[4] (4478:4478:4478) (4693:4693:4693))
        (PORT d[5] (4353:4353:4353) (4500:4500:4500))
        (PORT d[6] (6512:6512:6512) (6516:6516:6516))
        (PORT d[7] (5264:5264:5264) (5543:5543:5543))
        (PORT d[8] (4991:4991:4991) (5208:5208:5208))
        (PORT d[9] (4837:4837:4837) (5041:5041:5041))
        (PORT d[10] (4383:4383:4383) (4543:4543:4543))
        (PORT d[11] (8760:8760:8760) (9107:9107:9107))
        (PORT d[12] (6107:6107:6107) (6125:6125:6125))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2654:2654:2654))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (PORT d[0] (3304:3304:3304) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (3274:3274:3274))
        (PORT d[1] (3207:3207:3207) (3264:3264:3264))
        (PORT d[2] (2414:2414:2414) (2547:2547:2547))
        (PORT d[3] (2391:2391:2391) (2541:2541:2541))
        (PORT d[4] (2913:2913:2913) (2990:2990:2990))
        (PORT d[5] (3028:3028:3028) (3133:3133:3133))
        (PORT d[6] (2678:2678:2678) (2740:2740:2740))
        (PORT d[7] (2751:2751:2751) (2886:2886:2886))
        (PORT d[8] (2270:2270:2270) (2388:2388:2388))
        (PORT d[9] (2734:2734:2734) (2758:2758:2758))
        (PORT d[10] (2794:2794:2794) (2937:2937:2937))
        (PORT d[11] (2783:2783:2783) (2896:2896:2896))
        (PORT d[12] (3180:3180:3180) (3339:3339:3339))
        (PORT clk (2448:2448:2448) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (PORT d[0] (2057:2057:2057) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5171:5171:5171) (5651:5651:5651))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3553:3553:3553))
        (PORT d[1] (3647:3647:3647) (3623:3623:3623))
        (PORT d[2] (3187:3187:3187) (3290:3290:3290))
        (PORT d[3] (4610:4610:4610) (4610:4610:4610))
        (PORT d[4] (3440:3440:3440) (3427:3427:3427))
        (PORT d[5] (3810:3810:3810) (3907:3907:3907))
        (PORT d[6] (3679:3679:3679) (3658:3658:3658))
        (PORT d[7] (3663:3663:3663) (3631:3631:3631))
        (PORT d[8] (4266:4266:4266) (4215:4215:4215))
        (PORT d[9] (4273:4273:4273) (4419:4419:4419))
        (PORT d[10] (3319:3319:3319) (3475:3475:3475))
        (PORT d[11] (4246:4246:4246) (4177:4177:4177))
        (PORT d[12] (6475:6475:6475) (6443:6443:6443))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2595:2595:2595))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (PORT d[0] (3209:3209:3209) (3250:3250:3250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2763:2763:2763))
        (PORT d[1] (3705:3705:3705) (3791:3791:3791))
        (PORT d[2] (2659:2659:2659) (2766:2766:2766))
        (PORT d[3] (3207:3207:3207) (3424:3424:3424))
        (PORT d[4] (3321:3321:3321) (3421:3421:3421))
        (PORT d[5] (3365:3365:3365) (3468:3468:3468))
        (PORT d[6] (2447:2447:2447) (2577:2577:2577))
        (PORT d[7] (2822:2822:2822) (3004:3004:3004))
        (PORT d[8] (2352:2352:2352) (2484:2484:2484))
        (PORT d[9] (2705:2705:2705) (2839:2839:2839))
        (PORT d[10] (3128:3128:3128) (3273:3273:3273))
        (PORT d[11] (3838:3838:3838) (4001:4001:4001))
        (PORT d[12] (3689:3689:3689) (3764:3764:3764))
        (PORT clk (2470:2470:2470) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (PORT d[0] (2037:2037:2037) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1606:1606:1606))
        (PORT datab (2293:2293:2293) (2251:2251:2251))
        (PORT datac (2481:2481:2481) (2530:2530:2530))
        (PORT datad (1445:1445:1445) (1499:1499:1499))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5908:5908:5908) (6421:6421:6421))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4488:4488:4488) (4709:4709:4709))
        (PORT d[1] (4942:4942:4942) (5215:5215:5215))
        (PORT d[2] (4815:4815:4815) (5011:5011:5011))
        (PORT d[3] (5554:5554:5554) (5592:5592:5592))
        (PORT d[4] (4107:4107:4107) (4308:4308:4308))
        (PORT d[5] (4363:4363:4363) (4511:4511:4511))
        (PORT d[6] (6137:6137:6137) (6147:6147:6147))
        (PORT d[7] (4922:4922:4922) (5203:5203:5203))
        (PORT d[8] (5348:5348:5348) (5556:5556:5556))
        (PORT d[9] (4813:4813:4813) (5014:5014:5014))
        (PORT d[10] (4017:4017:4017) (4174:4174:4174))
        (PORT d[11] (8381:8381:8381) (8735:8735:8735))
        (PORT d[12] (5808:5808:5808) (5834:5834:5834))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2695:2695:2695))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (3275:3275:3275) (3326:3326:3326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2855:2855:2855))
        (PORT d[1] (2894:2894:2894) (2959:2959:2959))
        (PORT d[2] (2431:2431:2431) (2563:2563:2563))
        (PORT d[3] (2366:2366:2366) (2512:2512:2512))
        (PORT d[4] (3438:3438:3438) (3617:3617:3617))
        (PORT d[5] (3343:3343:3343) (3466:3466:3466))
        (PORT d[6] (3346:3346:3346) (3449:3449:3449))
        (PORT d[7] (2782:2782:2782) (2926:2926:2926))
        (PORT d[8] (2291:2291:2291) (2411:2411:2411))
        (PORT d[9] (2883:2883:2883) (2973:2973:2973))
        (PORT d[10] (2425:2425:2425) (2576:2576:2576))
        (PORT d[11] (3560:3560:3560) (3697:3697:3697))
        (PORT d[12] (3203:3203:3203) (3364:3364:3364))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2454:2454:2454))
        (PORT d[0] (2843:2843:2843) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6375:6375:6375) (6939:6939:6939))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (4222:4222:4222))
        (PORT d[1] (5989:5989:5989) (6267:6267:6267))
        (PORT d[2] (4190:4190:4190) (4450:4450:4450))
        (PORT d[3] (8718:8718:8718) (8984:8984:8984))
        (PORT d[4] (3736:3736:3736) (3913:3913:3913))
        (PORT d[5] (6303:6303:6303) (6527:6527:6527))
        (PORT d[6] (11167:11167:11167) (11250:11250:11250))
        (PORT d[7] (3497:3497:3497) (3702:3702:3702))
        (PORT d[8] (5909:5909:5909) (6046:6046:6046))
        (PORT d[9] (4782:4782:4782) (5164:5164:5164))
        (PORT d[10] (4949:4949:4949) (5076:5076:5076))
        (PORT d[11] (7725:7725:7725) (7888:7888:7888))
        (PORT d[12] (4238:4238:4238) (4289:4289:4289))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2643:2643:2643))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (3252:3252:3252) (3274:3274:3274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2130:2130:2130))
        (PORT d[1] (2856:2856:2856) (2969:2969:2969))
        (PORT d[2] (2434:2434:2434) (2551:2551:2551))
        (PORT d[3] (2856:2856:2856) (2932:2932:2932))
        (PORT d[4] (3736:3736:3736) (3835:3835:3835))
        (PORT d[5] (2704:2704:2704) (2813:2813:2813))
        (PORT d[6] (2978:2978:2978) (3059:3059:3059))
        (PORT d[7] (3684:3684:3684) (3771:3771:3771))
        (PORT d[8] (2391:2391:2391) (2516:2516:2516))
        (PORT d[9] (3053:3053:3053) (3142:3142:3142))
        (PORT d[10] (2980:2980:2980) (3072:3072:3072))
        (PORT d[11] (2256:2256:2256) (2324:2324:2324))
        (PORT d[12] (2379:2379:2379) (2460:2460:2460))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT d[0] (2429:2429:2429) (2411:2411:2411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1602:1602:1602))
        (PORT datab (2093:2093:2093) (2077:2077:2077))
        (PORT datac (2792:2792:2792) (2715:2715:2715))
        (PORT datad (1439:1439:1439) (1493:1493:1493))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~246)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2278:2278:2278) (2292:2292:2292))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1983:1983:1983) (1997:1997:1997))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6744:6744:6744) (7305:7305:7305))
        (PORT clk (2494:2494:2494) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5191:5191:5191) (5406:5406:5406))
        (PORT d[1] (5648:5648:5648) (5912:5912:5912))
        (PORT d[2] (4838:4838:4838) (5083:5083:5083))
        (PORT d[3] (8344:8344:8344) (8614:8614:8614))
        (PORT d[4] (3761:3761:3761) (3936:3936:3936))
        (PORT d[5] (5944:5944:5944) (6168:6168:6168))
        (PORT d[6] (10831:10831:10831) (10916:10916:10916))
        (PORT d[7] (3574:3574:3574) (3789:3789:3789))
        (PORT d[8] (5565:5565:5565) (5706:5706:5706))
        (PORT d[9] (5112:5112:5112) (5482:5482:5482))
        (PORT d[10] (4592:4592:4592) (4718:4718:4718))
        (PORT d[11] (7395:7395:7395) (7562:7562:7562))
        (PORT d[12] (4770:4770:4770) (4910:4910:4910))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3274:3274:3274))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d[0] (3883:3883:3883) (3932:3932:3932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2447:2447:2447))
        (PORT d[1] (2502:2502:2502) (2627:2627:2627))
        (PORT d[2] (2930:2930:2930) (3080:3080:3080))
        (PORT d[3] (3242:3242:3242) (3367:3367:3367))
        (PORT d[4] (3422:3422:3422) (3565:3565:3565))
        (PORT d[5] (3021:3021:3021) (3118:3118:3118))
        (PORT d[6] (3326:3326:3326) (3442:3442:3442))
        (PORT d[7] (3051:3051:3051) (3150:3150:3150))
        (PORT d[8] (2751:2751:2751) (2870:2870:2870))
        (PORT d[9] (2683:2683:2683) (2778:2778:2778))
        (PORT d[10] (2629:2629:2629) (2718:2718:2718))
        (PORT d[11] (2684:2684:2684) (2794:2794:2794))
        (PORT d[12] (2392:2392:2392) (2471:2471:2471))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT d[0] (2326:2326:2326) (2323:2323:2323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4746:4746:4746) (5186:5186:5186))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2009:2009:2009))
        (PORT d[1] (2452:2452:2452) (2451:2451:2451))
        (PORT d[2] (1068:1068:1068) (1088:1088:1088))
        (PORT d[3] (1101:1101:1101) (1118:1118:1118))
        (PORT d[4] (1393:1393:1393) (1385:1385:1385))
        (PORT d[5] (1103:1103:1103) (1128:1128:1128))
        (PORT d[6] (2504:2504:2504) (2508:2508:2508))
        (PORT d[7] (2485:2485:2485) (2493:2493:2493))
        (PORT d[8] (1904:1904:1904) (1975:1975:1975))
        (PORT d[9] (1805:1805:1805) (1813:1813:1813))
        (PORT d[10] (2841:2841:2841) (2833:2833:2833))
        (PORT d[11] (1415:1415:1415) (1411:1411:1411))
        (PORT d[12] (7486:7486:7486) (7610:7610:7610))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2068:2068:2068))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (2728:2728:2728) (2699:2699:2699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2306:2306:2306))
        (PORT d[1] (2882:2882:2882) (2929:2929:2929))
        (PORT d[2] (2288:2288:2288) (2351:2351:2351))
        (PORT d[3] (3753:3753:3753) (3959:3959:3959))
        (PORT d[4] (2535:2535:2535) (2609:2609:2609))
        (PORT d[5] (2291:2291:2291) (2342:2342:2342))
        (PORT d[6] (2738:2738:2738) (2822:2822:2822))
        (PORT d[7] (2077:2077:2077) (2188:2188:2188))
        (PORT d[8] (2586:2586:2586) (2688:2688:2688))
        (PORT d[9] (2645:2645:2645) (2737:2737:2737))
        (PORT d[10] (3124:3124:3124) (3232:3232:3232))
        (PORT d[11] (2392:2392:2392) (2472:2472:2472))
        (PORT d[12] (3217:3217:3217) (3220:3220:3220))
        (PORT clk (2493:2493:2493) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2482:2482:2482))
        (PORT d[0] (1824:1824:1824) (1769:1769:1769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1606:1606:1606))
        (PORT datab (2729:2729:2729) (2785:2785:2785))
        (PORT datac (1453:1453:1453) (1499:1499:1499))
        (PORT datad (1446:1446:1446) (1500:1500:1500))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5929:5929:5929) (6415:6415:6415))
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3646:3646:3646))
        (PORT d[1] (4448:4448:4448) (4616:4616:4616))
        (PORT d[2] (3544:3544:3544) (3669:3669:3669))
        (PORT d[3] (7546:7546:7546) (7718:7718:7718))
        (PORT d[4] (3210:3210:3210) (3297:3297:3297))
        (PORT d[5] (5030:5030:5030) (5106:5106:5106))
        (PORT d[6] (12145:12145:12145) (12311:12311:12311))
        (PORT d[7] (5792:5792:5792) (6078:6078:6078))
        (PORT d[8] (3345:3345:3345) (3397:3397:3397))
        (PORT d[9] (2724:2724:2724) (2852:2852:2852))
        (PORT d[10] (4117:4117:4117) (4189:4189:4189))
        (PORT d[11] (4603:4603:4603) (4556:4556:4556))
        (PORT d[12] (4279:4279:4279) (4323:4323:4323))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (1916:1916:1916))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (PORT d[0] (2627:2627:2627) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (1946:1946:1946))
        (PORT d[1] (2152:2152:2152) (2227:2227:2227))
        (PORT d[2] (2184:2184:2184) (2310:2310:2310))
        (PORT d[3] (2357:2357:2357) (2514:2514:2514))
        (PORT d[4] (2696:2696:2696) (2803:2803:2803))
        (PORT d[5] (3155:3155:3155) (3227:3227:3227))
        (PORT d[6] (2603:2603:2603) (2695:2695:2695))
        (PORT d[7] (3026:3026:3026) (3102:3102:3102))
        (PORT d[8] (2390:2390:2390) (2464:2464:2464))
        (PORT d[9] (2060:2060:2060) (2137:2137:2137))
        (PORT d[10] (1945:1945:1945) (2011:2011:2011))
        (PORT d[11] (2384:2384:2384) (2487:2487:2487))
        (PORT d[12] (2263:2263:2263) (2297:2297:2297))
        (PORT clk (2506:2506:2506) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (PORT d[0] (2169:2169:2169) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6013:6013:6013) (6562:6562:6562))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5526:5526:5526) (5773:5773:5773))
        (PORT d[1] (4052:4052:4052) (4236:4236:4236))
        (PORT d[2] (3320:3320:3320) (3487:3487:3487))
        (PORT d[3] (6794:6794:6794) (6931:6931:6931))
        (PORT d[4] (4015:4015:4015) (4142:4142:4142))
        (PORT d[5] (5820:5820:5820) (5917:5917:5917))
        (PORT d[6] (5581:5581:5581) (5653:5653:5653))
        (PORT d[7] (3560:3560:3560) (3777:3777:3777))
        (PORT d[8] (5909:5909:5909) (6100:6100:6100))
        (PORT d[9] (5177:5177:5177) (5407:5407:5407))
        (PORT d[10] (3616:3616:3616) (3773:3773:3773))
        (PORT d[11] (7590:7590:7590) (7876:7876:7876))
        (PORT d[12] (5352:5352:5352) (5365:5365:5365))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3520:3520:3520))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT d[0] (4120:4120:4120) (4151:4151:4151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (2793:2793:2793))
        (PORT d[1] (3355:3355:3355) (3466:3466:3466))
        (PORT d[2] (3415:3415:3415) (3553:3553:3553))
        (PORT d[3] (2656:2656:2656) (2785:2785:2785))
        (PORT d[4] (3037:3037:3037) (3183:3183:3183))
        (PORT d[5] (3384:3384:3384) (3478:3478:3478))
        (PORT d[6] (2752:2752:2752) (2867:2867:2867))
        (PORT d[7] (2806:2806:2806) (2947:2947:2947))
        (PORT d[8] (2903:2903:2903) (3015:3015:3015))
        (PORT d[9] (2753:2753:2753) (2902:2902:2902))
        (PORT d[10] (3163:3163:3163) (3312:3312:3312))
        (PORT d[11] (2834:2834:2834) (2978:2978:2978))
        (PORT d[12] (2767:2767:2767) (2896:2896:2896))
        (PORT clk (2465:2465:2465) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (PORT d[0] (2147:2147:2147) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1602:1602:1602))
        (PORT datab (1443:1443:1443) (1425:1425:1425))
        (PORT datac (2603:2603:2603) (2708:2708:2708))
        (PORT datad (1438:1438:1438) (1492:1492:1492))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5740:5740:5740))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (3841:3841:3841))
        (PORT d[1] (5563:5563:5563) (5727:5727:5727))
        (PORT d[2] (3674:3674:3674) (3815:3815:3815))
        (PORT d[3] (6412:6412:6412) (6470:6470:6470))
        (PORT d[4] (3931:3931:3931) (4011:4011:4011))
        (PORT d[5] (4326:4326:4326) (4404:4404:4404))
        (PORT d[6] (8682:8682:8682) (8683:8683:8683))
        (PORT d[7] (2987:2987:2987) (3075:3075:3075))
        (PORT d[8] (2185:2185:2185) (2183:2183:2183))
        (PORT d[9] (2997:2997:2997) (3107:3107:3107))
        (PORT d[10] (5526:5526:5526) (5594:5594:5594))
        (PORT d[11] (6321:6321:6321) (6261:6261:6261))
        (PORT d[12] (5355:5355:5355) (5397:5397:5397))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2017:2017:2017))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (2643:2643:2643) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1634:1634:1634))
        (PORT d[1] (1667:1667:1667) (1657:1657:1657))
        (PORT d[2] (1719:1719:1719) (1709:1709:1709))
        (PORT d[3] (1552:1552:1552) (1619:1619:1619))
        (PORT d[4] (2305:2305:2305) (2382:2382:2382))
        (PORT d[5] (2019:2019:2019) (2022:2022:2022))
        (PORT d[6] (2642:2642:2642) (2706:2706:2706))
        (PORT d[7] (1868:1868:1868) (1831:1831:1831))
        (PORT d[8] (2760:2760:2760) (2861:2861:2861))
        (PORT d[9] (1598:1598:1598) (1593:1593:1593))
        (PORT d[10] (2728:2728:2728) (2822:2822:2822))
        (PORT d[11] (2405:2405:2405) (2467:2467:2467))
        (PORT d[12] (1916:1916:1916) (1943:1943:1943))
        (PORT clk (2511:2511:2511) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2507:2507:2507))
        (PORT d[0] (1470:1470:1470) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4653:4653:4653) (5037:5037:5037))
        (PORT clk (2489:2489:2489) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5751:5751:5751) (5895:5895:5895))
        (PORT d[1] (3567:3567:3567) (3668:3668:3668))
        (PORT d[2] (6052:6052:6052) (6412:6412:6412))
        (PORT d[3] (6677:6677:6677) (6827:6827:6827))
        (PORT d[4] (5651:5651:5651) (5910:5910:5910))
        (PORT d[5] (7547:7547:7547) (7855:7855:7855))
        (PORT d[6] (2643:2643:2643) (2756:2756:2756))
        (PORT d[7] (5512:5512:5512) (5837:5837:5837))
        (PORT d[8] (6443:6443:6443) (6679:6679:6679))
        (PORT d[9] (2361:2361:2361) (2492:2492:2492))
        (PORT d[10] (5532:5532:5532) (5627:5627:5627))
        (PORT d[11] (5170:5170:5170) (5219:5219:5219))
        (PORT d[12] (5478:5478:5478) (5625:5625:5625))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2431:2431:2431))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (PORT d[0] (3087:3087:3087) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (3183:3183:3183))
        (PORT d[1] (2964:2964:2964) (3031:3031:3031))
        (PORT d[2] (2430:2430:2430) (2568:2568:2568))
        (PORT d[3] (3496:3496:3496) (3680:3680:3680))
        (PORT d[4] (2648:2648:2648) (2750:2750:2750))
        (PORT d[5] (3064:3064:3064) (3158:3158:3158))
        (PORT d[6] (2563:2563:2563) (2637:2637:2637))
        (PORT d[7] (3141:3141:3141) (3245:3245:3245))
        (PORT d[8] (2760:2760:2760) (2934:2934:2934))
        (PORT d[9] (2956:2956:2956) (3008:3008:3008))
        (PORT d[10] (2741:2741:2741) (2847:2847:2847))
        (PORT d[11] (2696:2696:2696) (2769:2769:2769))
        (PORT d[12] (2446:2446:2446) (2571:2571:2571))
        (PORT clk (2442:2442:2442) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (PORT d[0] (2416:2416:2416) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1607:1607:1607))
        (PORT datab (746:746:746) (739:739:739))
        (PORT datac (1858:1858:1858) (1930:1930:1930))
        (PORT datad (1448:1448:1448) (1502:1502:1502))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6074:6074:6074) (6639:6639:6639))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5464:5464:5464) (5680:5680:5680))
        (PORT d[1] (4087:4087:4087) (4280:4280:4280))
        (PORT d[2] (4799:4799:4799) (4942:4942:4942))
        (PORT d[3] (8187:8187:8187) (8325:8325:8325))
        (PORT d[4] (2928:2928:2928) (3030:3030:3030))
        (PORT d[5] (5100:5100:5100) (5203:5203:5203))
        (PORT d[6] (6698:6698:6698) (6773:6773:6773))
        (PORT d[7] (3093:3093:3093) (3259:3259:3259))
        (PORT d[8] (5139:5139:5139) (5304:5304:5304))
        (PORT d[9] (6871:6871:6871) (7082:7082:7082))
        (PORT d[10] (5541:5541:5541) (5680:5680:5680))
        (PORT d[11] (7103:7103:7103) (7346:7346:7346))
        (PORT d[12] (6741:6741:6741) (6747:6747:6747))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2386:2386:2386))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (2989:2989:2989) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2334:2334:2334))
        (PORT d[1] (2848:2848:2848) (2915:2915:2915))
        (PORT d[2] (2667:2667:2667) (2738:2738:2738))
        (PORT d[3] (2235:2235:2235) (2329:2329:2329))
        (PORT d[4] (3051:3051:3051) (3160:3160:3160))
        (PORT d[5] (3252:3252:3252) (3326:3326:3326))
        (PORT d[6] (3077:3077:3077) (3186:3186:3186))
        (PORT d[7] (2368:2368:2368) (2463:2463:2463))
        (PORT d[8] (3062:3062:3062) (3220:3220:3220))
        (PORT d[9] (2618:2618:2618) (2713:2713:2713))
        (PORT d[10] (2382:2382:2382) (2491:2491:2491))
        (PORT d[11] (2769:2769:2769) (2869:2869:2869))
        (PORT d[12] (2318:2318:2318) (2385:2385:2385))
        (PORT clk (2455:2455:2455) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2443:2443:2443))
        (PORT d[0] (1986:1986:1986) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5911:5911:5911) (6439:6439:6439))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (4382:4382:4382))
        (PORT d[1] (4072:4072:4072) (4240:4240:4240))
        (PORT d[2] (4784:4784:4784) (4951:4951:4951))
        (PORT d[3] (6865:6865:6865) (7050:7050:7050))
        (PORT d[4] (4179:4179:4179) (4390:4390:4390))
        (PORT d[5] (4450:4450:4450) (4577:4577:4577))
        (PORT d[6] (11010:11010:11010) (11208:11208:11208))
        (PORT d[7] (4006:4006:4006) (4130:4130:4130))
        (PORT d[8] (6058:6058:6058) (6236:6236:6236))
        (PORT d[9] (4339:4339:4339) (4632:4632:4632))
        (PORT d[10] (4983:4983:4983) (5148:5148:5148))
        (PORT d[11] (7880:7880:7880) (8153:8153:8153))
        (PORT d[12] (5478:5478:5478) (5601:5601:5601))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2555:2555:2555))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (3166:3166:3166) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2756:2756:2756))
        (PORT d[1] (2889:2889:2889) (3041:3041:3041))
        (PORT d[2] (3166:3166:3166) (3301:3301:3301))
        (PORT d[3] (2009:2009:2009) (2118:2118:2118))
        (PORT d[4] (3036:3036:3036) (3151:3151:3151))
        (PORT d[5] (3859:3859:3859) (3991:3991:3991))
        (PORT d[6] (2414:2414:2414) (2542:2542:2542))
        (PORT d[7] (3177:3177:3177) (3317:3317:3317))
        (PORT d[8] (3493:3493:3493) (3641:3641:3641))
        (PORT d[9] (2870:2870:2870) (3020:3020:3020))
        (PORT d[10] (3086:3086:3086) (3224:3224:3224))
        (PORT d[11] (2304:2304:2304) (2380:2380:2380))
        (PORT d[12] (2693:2693:2693) (2762:2762:2762))
        (PORT clk (2505:2505:2505) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (PORT d[0] (2036:2036:2036) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1607:1607:1607))
        (PORT datab (2508:2508:2508) (2452:2452:2452))
        (PORT datac (1985:1985:1985) (2034:2034:2034))
        (PORT datad (1447:1447:1447) (1501:1501:1501))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2278:2278:2278) (2292:2292:2292))
        (PORT datab (2000:2000:2000) (2011:2011:2011))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1353:1353:1353) (1344:1344:1344))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5276:5276:5276) (5771:5771:5771))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (3912:3912:3912))
        (PORT d[1] (2871:2871:2871) (2989:2989:2989))
        (PORT d[2] (3683:3683:3683) (3826:3826:3826))
        (PORT d[3] (5986:5986:5986) (6042:6042:6042))
        (PORT d[4] (2879:2879:2879) (2938:2938:2938))
        (PORT d[5] (4036:4036:4036) (4117:4117:4117))
        (PORT d[6] (8712:8712:8712) (8718:8718:8718))
        (PORT d[7] (2988:2988:2988) (3076:3076:3076))
        (PORT d[8] (1811:1811:1811) (1821:1821:1821))
        (PORT d[9] (3339:3339:3339) (3448:3448:3448))
        (PORT d[10] (5538:5538:5538) (5610:5610:5610))
        (PORT d[11] (6607:6607:6607) (6533:6533:6533))
        (PORT d[12] (5327:5327:5327) (5375:5375:5375))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2108:2108:2108))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (2748:2748:2748) (2739:2739:2739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2406:2406:2406))
        (PORT d[1] (1693:1693:1693) (1685:1685:1685))
        (PORT d[2] (3184:3184:3184) (3278:3278:3278))
        (PORT d[3] (1580:1580:1580) (1650:1650:1650))
        (PORT d[4] (2277:2277:2277) (2351:2351:2351))
        (PORT d[5] (1691:1691:1691) (1698:1698:1698))
        (PORT d[6] (2636:2636:2636) (2699:2699:2699))
        (PORT d[7] (2714:2714:2714) (2809:2809:2809))
        (PORT d[8] (2984:2984:2984) (3043:3043:3043))
        (PORT d[9] (2610:2610:2610) (2700:2700:2700))
        (PORT d[10] (2728:2728:2728) (2821:2821:2821))
        (PORT d[11] (2594:2594:2594) (2650:2650:2650))
        (PORT d[12] (2352:2352:2352) (2411:2411:2411))
        (PORT clk (2511:2511:2511) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2507:2507:2507))
        (PORT d[0] (1463:1463:1463) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5619:5619:5619) (6139:6139:6139))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3623:3623:3623) (3693:3693:3693))
        (PORT d[1] (3688:3688:3688) (3823:3823:3823))
        (PORT d[2] (2557:2557:2557) (2664:2664:2664))
        (PORT d[3] (6980:6980:6980) (7210:7210:7210))
        (PORT d[4] (3305:3305:3305) (3404:3404:3404))
        (PORT d[5] (7086:7086:7086) (7268:7268:7268))
        (PORT d[6] (7750:7750:7750) (7822:7822:7822))
        (PORT d[7] (3091:3091:3091) (3257:3257:3257))
        (PORT d[8] (5152:5152:5152) (5252:5252:5252))
        (PORT d[9] (3775:3775:3775) (3960:3960:3960))
        (PORT d[10] (5280:5280:5280) (5371:5371:5371))
        (PORT d[11] (6789:6789:6789) (6998:6998:6998))
        (PORT d[12] (5683:5683:5683) (5735:5735:5735))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2771:2771:2771))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (3429:3429:3429) (3401:3401:3401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2274:2274:2274))
        (PORT d[1] (2619:2619:2619) (2695:2695:2695))
        (PORT d[2] (2552:2552:2552) (2716:2716:2716))
        (PORT d[3] (2310:2310:2310) (2415:2415:2415))
        (PORT d[4] (2979:2979:2979) (3035:3035:3035))
        (PORT d[5] (2552:2552:2552) (2592:2592:2592))
        (PORT d[6] (2298:2298:2298) (2382:2382:2382))
        (PORT d[7] (3074:3074:3074) (3153:3153:3153))
        (PORT d[8] (2613:2613:2613) (2731:2731:2731))
        (PORT d[9] (2334:2334:2334) (2440:2440:2440))
        (PORT d[10] (2934:2934:2934) (3029:3029:3029))
        (PORT d[11] (2187:2187:2187) (2216:2216:2216))
        (PORT d[12] (2223:2223:2223) (2253:2253:2253))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (1611:1611:1611) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1608:1608:1608))
        (PORT datab (426:426:426) (437:437:437))
        (PORT datac (1624:1624:1624) (1516:1516:1516))
        (PORT datad (1449:1449:1449) (1503:1503:1503))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4624:4624:4624) (5005:5005:5005))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6134:6134:6134) (6278:6278:6278))
        (PORT d[1] (3951:3951:3951) (4048:4048:4048))
        (PORT d[2] (6428:6428:6428) (6775:6775:6775))
        (PORT d[3] (7030:7030:7030) (7162:7162:7162))
        (PORT d[4] (4059:4059:4059) (4218:4218:4218))
        (PORT d[5] (7872:7872:7872) (8172:8172:8172))
        (PORT d[6] (3357:3357:3357) (3468:3468:3468))
        (PORT d[7] (5839:5839:5839) (6162:6162:6162))
        (PORT d[8] (4128:4128:4128) (4218:4218:4218))
        (PORT d[9] (2287:2287:2287) (2414:2414:2414))
        (PORT d[10] (3729:3729:3729) (3810:3810:3810))
        (PORT d[11] (5158:5158:5158) (5209:5209:5209))
        (PORT d[12] (5811:5811:5811) (5953:5953:5953))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2273:2273:2273))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT d[0] (2946:2946:2946) (2904:2904:2904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2278:2278:2278))
        (PORT d[1] (2470:2470:2470) (2508:2508:2508))
        (PORT d[2] (2801:2801:2801) (2925:2925:2925))
        (PORT d[3] (3481:3481:3481) (3667:3667:3667))
        (PORT d[4] (3005:3005:3005) (3098:3098:3098))
        (PORT d[5] (2382:2382:2382) (2499:2499:2499))
        (PORT d[6] (2512:2512:2512) (2597:2597:2597))
        (PORT d[7] (2361:2361:2361) (2432:2432:2432))
        (PORT d[8] (2744:2744:2744) (2902:2902:2902))
        (PORT d[9] (2631:2631:2631) (2689:2689:2689))
        (PORT d[10] (2331:2331:2331) (2433:2433:2433))
        (PORT d[11] (2386:2386:2386) (2473:2473:2473))
        (PORT d[12] (2527:2527:2527) (2662:2662:2662))
        (PORT clk (2473:2473:2473) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (PORT d[0] (2064:2064:2064) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5290:5290:5290) (5775:5775:5775))
        (PORT clk (2554:2554:2554) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6158:6158:6158) (6348:6348:6348))
        (PORT d[1] (3212:3212:3212) (3321:3321:3321))
        (PORT d[2] (2553:2553:2553) (2650:2650:2650))
        (PORT d[3] (5647:5647:5647) (5708:5708:5708))
        (PORT d[4] (5250:5250:5250) (5460:5460:5460))
        (PORT d[5] (4375:4375:4375) (4440:4440:4440))
        (PORT d[6] (8348:8348:8348) (8350:8350:8350))
        (PORT d[7] (3347:3347:3347) (3433:3433:3433))
        (PORT d[8] (5681:5681:5681) (5887:5887:5887))
        (PORT d[9] (3731:3731:3731) (3885:3885:3885))
        (PORT d[10] (5765:5765:5765) (5916:5916:5916))
        (PORT d[11] (7667:7667:7667) (7961:7961:7961))
        (PORT d[12] (5688:5688:5688) (5731:5731:5731))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2552:2552:2552))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (PORT d[0] (3158:3158:3158) (3186:3186:3186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2765:2765:2765))
        (PORT d[1] (2109:2109:2109) (2143:2143:2143))
        (PORT d[2] (2813:2813:2813) (2907:2907:2907))
        (PORT d[3] (1995:1995:1995) (2101:2101:2101))
        (PORT d[4] (2249:2249:2249) (2312:2312:2312))
        (PORT d[5] (2630:2630:2630) (2610:2610:2610))
        (PORT d[6] (1963:1963:1963) (2043:2043:2043))
        (PORT d[7] (2390:2390:2390) (2499:2499:2499))
        (PORT d[8] (2316:2316:2316) (2415:2415:2415))
        (PORT d[9] (2257:2257:2257) (2353:2353:2353))
        (PORT d[10] (2360:2360:2360) (2458:2458:2458))
        (PORT d[11] (2298:2298:2298) (2366:2366:2366))
        (PORT d[12] (2353:2353:2353) (2423:2423:2423))
        (PORT clk (2507:2507:2507) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (PORT d[0] (1797:1797:1797) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1608:1608:1608))
        (PORT datab (3781:3781:3781) (3852:3852:3852))
        (PORT datac (731:731:731) (723:723:723))
        (PORT datad (1450:1450:1450) (1504:1504:1504))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (428:428:428))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (1955:1955:1955) (1969:1969:1969))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2231:2231:2231) (2241:2241:2241))
        (PORT datad (1347:1347:1347) (1387:1387:1387))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6742:6742:6742) (7302:7302:7302))
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5530:5530:5530) (5719:5719:5719))
        (PORT d[1] (5977:5977:5977) (6247:6247:6247))
        (PORT d[2] (4570:4570:4570) (4827:4827:4827))
        (PORT d[3] (8352:8352:8352) (8622:8622:8622))
        (PORT d[4] (3740:3740:3740) (3917:3917:3917))
        (PORT d[5] (5985:5985:5985) (6213:6213:6213))
        (PORT d[6] (10832:10832:10832) (10917:10917:10917))
        (PORT d[7] (3535:3535:3535) (3745:3745:3745))
        (PORT d[8] (5542:5542:5542) (5679:5679:5679))
        (PORT d[9] (4759:4759:4759) (5138:5138:5138))
        (PORT d[10] (4536:4536:4536) (4664:4664:4664))
        (PORT d[11] (7396:7396:7396) (7563:7563:7563))
        (PORT d[12] (6151:6151:6151) (6274:6274:6274))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2944:2944:2944))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (PORT d[0] (3585:3585:3585) (3598:3598:3598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2385:2385:2385))
        (PORT d[1] (3219:3219:3219) (3330:3330:3330))
        (PORT d[2] (2920:2920:2920) (3084:3084:3084))
        (PORT d[3] (3243:3243:3243) (3367:3367:3367))
        (PORT d[4] (3430:3430:3430) (3573:3573:3573))
        (PORT d[5] (3078:3078:3078) (3179:3179:3179))
        (PORT d[6] (2963:2963:2963) (3045:3045:3045))
        (PORT d[7] (3626:3626:3626) (3715:3715:3715))
        (PORT d[8] (2748:2748:2748) (2869:2869:2869))
        (PORT d[9] (3006:3006:3006) (3091:3091:3091))
        (PORT d[10] (2329:2329:2329) (2429:2429:2429))
        (PORT d[11] (2989:2989:2989) (3090:3090:3090))
        (PORT d[12] (2361:2361:2361) (2445:2445:2445))
        (PORT clk (2440:2440:2440) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2424:2424:2424))
        (PORT d[0] (2397:2397:2397) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4990:4990:4990) (5361:5361:5361))
        (PORT clk (2492:2492:2492) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6092:6092:6092) (6224:6224:6224))
        (PORT d[1] (4611:4611:4611) (4696:4696:4696))
        (PORT d[2] (6056:6056:6056) (6402:6402:6402))
        (PORT d[3] (7930:7930:7930) (8123:8123:8123))
        (PORT d[4] (5665:5665:5665) (5924:5924:5924))
        (PORT d[5] (7565:7565:7565) (7875:7875:7875))
        (PORT d[6] (3015:3015:3015) (3115:3115:3115))
        (PORT d[7] (5506:5506:5506) (5828:5828:5828))
        (PORT d[8] (6077:6077:6077) (6317:6317:6317))
        (PORT d[9] (2311:2311:2311) (2437:2437:2437))
        (PORT d[10] (4084:4084:4084) (4157:4157:4157))
        (PORT d[11] (5254:5254:5254) (5313:5313:5313))
        (PORT d[12] (5453:5453:5453) (5598:5598:5598))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2588:2588:2588))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (PORT d[0] (3187:3187:3187) (3219:3219:3219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (3168:3168:3168))
        (PORT d[1] (2932:2932:2932) (2997:2997:2997))
        (PORT d[2] (2744:2744:2744) (2867:2867:2867))
        (PORT d[3] (3976:3976:3976) (4203:4203:4203))
        (PORT d[4] (2662:2662:2662) (2763:2763:2763))
        (PORT d[5] (2760:2760:2760) (2869:2869:2869))
        (PORT d[6] (2968:2968:2968) (3079:3079:3079))
        (PORT d[7] (3140:3140:3140) (3245:3245:3245))
        (PORT d[8] (3364:3364:3364) (3525:3525:3525))
        (PORT d[9] (3311:3311:3311) (3400:3400:3400))
        (PORT d[10] (3484:3484:3484) (3618:3618:3618))
        (PORT d[11] (2413:2413:2413) (2488:2488:2488))
        (PORT d[12] (2423:2423:2423) (2558:2558:2558))
        (PORT clk (2433:2433:2433) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2418:2418:2418))
        (PORT d[0] (2284:2284:2284) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3485:3485:3485) (3377:3377:3377))
        (PORT datab (1377:1377:1377) (1461:1461:1461))
        (PORT datac (3240:3240:3240) (3307:3307:3307))
        (PORT datad (1134:1134:1134) (1205:1205:1205))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5069:5069:5069) (5459:5459:5459))
        (PORT clk (2559:2559:2559) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (3827:3827:3827))
        (PORT d[1] (4960:4960:4960) (5288:5288:5288))
        (PORT d[2] (4809:4809:4809) (5102:5102:5102))
        (PORT d[3] (6522:6522:6522) (6700:6700:6700))
        (PORT d[4] (4529:4529:4529) (4749:4749:4749))
        (PORT d[5] (6780:6780:6780) (7052:7052:7052))
        (PORT d[6] (10567:10567:10567) (10723:10723:10723))
        (PORT d[7] (4387:4387:4387) (4677:4677:4677))
        (PORT d[8] (5121:5121:5121) (5286:5286:5286))
        (PORT d[9] (5489:5489:5489) (5887:5887:5887))
        (PORT d[10] (3970:3970:3970) (4033:4033:4033))
        (PORT d[11] (4243:4243:4243) (4307:4307:4307))
        (PORT d[12] (6099:6099:6099) (6204:6204:6204))
        (PORT clk (2555:2555:2555) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2373:2373:2373))
        (PORT clk (2555:2555:2555) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2579:2579:2579))
        (PORT d[0] (3009:3009:3009) (3004:3004:3004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2423:2423:2423))
        (PORT d[1] (2853:2853:2853) (2986:2986:2986))
        (PORT d[2] (2785:2785:2785) (2919:2919:2919))
        (PORT d[3] (2594:2594:2594) (2696:2696:2696))
        (PORT d[4] (3094:3094:3094) (3271:3271:3271))
        (PORT d[5] (3131:3131:3131) (3191:3191:3191))
        (PORT d[6] (3243:3243:3243) (3352:3352:3352))
        (PORT d[7] (3387:3387:3387) (3491:3491:3491))
        (PORT d[8] (2935:2935:2935) (3041:3041:3041))
        (PORT d[9] (3453:3453:3453) (3612:3612:3612))
        (PORT d[10] (2987:2987:2987) (3103:3103:3103))
        (PORT d[11] (2796:2796:2796) (2870:2870:2870))
        (PORT d[12] (3380:3380:3380) (3496:3496:3496))
        (PORT clk (2512:2512:2512) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (PORT d[0] (2793:2793:2793) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5930:5930:5930) (6416:6416:6416))
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3845:3845:3845) (3930:3930:3930))
        (PORT d[1] (4829:4829:4829) (4993:4993:4993))
        (PORT d[2] (3555:3555:3555) (3670:3670:3670))
        (PORT d[3] (6265:6265:6265) (6383:6383:6383))
        (PORT d[4] (2897:2897:2897) (2988:2988:2988))
        (PORT d[5] (7123:7123:7123) (7421:7421:7421))
        (PORT d[6] (12121:12121:12121) (12285:12285:12285))
        (PORT d[7] (5769:5769:5769) (6052:6052:6052))
        (PORT d[8] (3363:3363:3363) (3413:3413:3413))
        (PORT d[9] (2965:2965:2965) (3088:3088:3088))
        (PORT d[10] (4753:4753:4753) (4820:4820:4820))
        (PORT d[11] (4914:4914:4914) (4859:4859:4859))
        (PORT d[12] (4303:4303:4303) (4355:4355:4355))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2477:2477:2477))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (PORT d[0] (3213:3213:3213) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2350:2350:2350))
        (PORT d[1] (2117:2117:2117) (2189:2189:2189))
        (PORT d[2] (2552:2552:2552) (2674:2674:2674))
        (PORT d[3] (1936:1936:1936) (1996:1996:1996))
        (PORT d[4] (2689:2689:2689) (2797:2797:2797))
        (PORT d[5] (3250:3250:3250) (3320:3320:3320))
        (PORT d[6] (2709:2709:2709) (2844:2844:2844))
        (PORT d[7] (2602:2602:2602) (2566:2566:2566))
        (PORT d[8] (2346:2346:2346) (2416:2416:2416))
        (PORT d[9] (2348:2348:2348) (2420:2420:2420))
        (PORT d[10] (1939:1939:1939) (2000:2000:2000))
        (PORT d[11] (2365:2365:2365) (2468:2468:2468))
        (PORT d[12] (2315:2315:2315) (2352:2352:2352))
        (PORT clk (2513:2513:2513) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (PORT d[0] (1654:1654:1654) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3101:3101:3101) (3119:3119:3119))
        (PORT datab (798:798:798) (791:791:791))
        (PORT datac (1839:1839:1839) (1925:1925:1925))
        (PORT datad (1728:1728:1728) (1770:1770:1770))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1369:1369:1369))
        (PORT datab (268:268:268) (305:305:305))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (907:907:907) (866:866:866))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5599:5599:5599) (6090:6090:6090))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3972:3972:3972))
        (PORT d[1] (4799:4799:4799) (4967:4967:4967))
        (PORT d[2] (2915:2915:2915) (3056:3056:3056))
        (PORT d[3] (7890:7890:7890) (8059:8059:8059))
        (PORT d[4] (2865:2865:2865) (2955:2955:2955))
        (PORT d[5] (7110:7110:7110) (7411:7411:7411))
        (PORT d[6] (12479:12479:12479) (12641:12641:12641))
        (PORT d[7] (2571:2571:2571) (2654:2654:2654))
        (PORT d[8] (3723:3723:3723) (3766:3766:3766))
        (PORT d[9] (2297:2297:2297) (2422:2422:2422))
        (PORT d[10] (4806:4806:4806) (4881:4881:4881))
        (PORT d[11] (4922:4922:4922) (4868:4868:4868))
        (PORT d[12] (4637:4637:4637) (4680:4680:4680))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2436:2436:2436))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (PORT d[0] (3106:3106:3106) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (2051:2051:2051))
        (PORT d[1] (1663:1663:1663) (1648:1648:1648))
        (PORT d[2] (1711:1711:1711) (1692:1692:1692))
        (PORT d[3] (1531:1531:1531) (1593:1593:1593))
        (PORT d[4] (2592:2592:2592) (2699:2699:2699))
        (PORT d[5] (1607:1607:1607) (1593:1593:1593))
        (PORT d[6] (2663:2663:2663) (2795:2795:2795))
        (PORT d[7] (2592:2592:2592) (2555:2555:2555))
        (PORT d[8] (2254:2254:2254) (2323:2323:2323))
        (PORT d[9] (2357:2357:2357) (2430:2430:2430))
        (PORT d[10] (2338:2338:2338) (2395:2395:2395))
        (PORT d[11] (2419:2419:2419) (2522:2522:2522))
        (PORT d[12] (1932:1932:1932) (1973:1973:1973))
        (PORT clk (2518:2518:2518) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (PORT d[0] (1490:1490:1490) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5363:5363:5363) (5735:5735:5735))
        (PORT clk (2526:2526:2526) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4960:4960:4960) (5101:5101:5101))
        (PORT d[1] (3889:3889:3889) (3982:3982:3982))
        (PORT d[2] (5653:5653:5653) (6015:6015:6015))
        (PORT d[3] (7223:7223:7223) (7424:7424:7424))
        (PORT d[4] (4905:4905:4905) (5166:5166:5166))
        (PORT d[5] (6841:6841:6841) (7153:7153:7153))
        (PORT d[6] (10727:10727:10727) (10939:10939:10939))
        (PORT d[7] (5367:5367:5367) (5670:5670:5670))
        (PORT d[8] (4140:4140:4140) (4258:4258:4258))
        (PORT d[9] (3011:3011:3011) (3157:3157:3157))
        (PORT d[10] (4833:4833:4833) (4934:4934:4934))
        (PORT d[11] (4546:4546:4546) (4610:4610:4610))
        (PORT d[12] (5573:5573:5573) (5714:5714:5714))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3111:3111:3111))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2546:2546:2546))
        (PORT d[0] (3770:3770:3770) (3742:3742:3742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3143:3143:3143))
        (PORT d[1] (3548:3548:3548) (3613:3613:3613))
        (PORT d[2] (2806:2806:2806) (2935:2935:2935))
        (PORT d[3] (3218:3218:3218) (3446:3446:3446))
        (PORT d[4] (2932:2932:2932) (3050:3050:3050))
        (PORT d[5] (3120:3120:3120) (3258:3258:3258))
        (PORT d[6] (3307:3307:3307) (3406:3406:3406))
        (PORT d[7] (2729:2729:2729) (2834:2834:2834))
        (PORT d[8] (3430:3430:3430) (3585:3585:3585))
        (PORT d[9] (3335:3335:3335) (3424:3424:3424))
        (PORT d[10] (2741:2741:2741) (2885:2885:2885))
        (PORT d[11] (2796:2796:2796) (2910:2910:2910))
        (PORT d[12] (2960:2960:2960) (3018:3018:3018))
        (PORT clk (2479:2479:2479) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (PORT d[0] (2161:2161:2161) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (994:994:994))
        (PORT datab (1626:1626:1626) (1571:1571:1571))
        (PORT datac (2272:2272:2272) (2379:2379:2379))
        (PORT datad (1125:1125:1125) (1204:1204:1204))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5905:5905:5905) (6372:6372:6372))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (2907:2907:2907))
        (PORT d[1] (4438:4438:4438) (4412:4412:4412))
        (PORT d[2] (3259:3259:3259) (3365:3365:3365))
        (PORT d[3] (2928:2928:2928) (2938:2938:2938))
        (PORT d[4] (3379:3379:3379) (3354:3354:3354))
        (PORT d[5] (4545:4545:4545) (4640:4640:4640))
        (PORT d[6] (4391:4391:4391) (4364:4364:4364))
        (PORT d[7] (3451:3451:3451) (3444:3444:3444))
        (PORT d[8] (4946:4946:4946) (4885:4885:4885))
        (PORT d[9] (4968:4968:4968) (5108:5108:5108))
        (PORT d[10] (4278:4278:4278) (4410:4410:4410))
        (PORT d[11] (4876:4876:4876) (4791:4791:4791))
        (PORT d[12] (7202:7202:7202) (7156:7156:7156))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2785:2785:2785))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (PORT d[0] (3444:3444:3444) (3416:3416:3416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2775:2775:2775))
        (PORT d[1] (2954:2954:2954) (3061:3061:3061))
        (PORT d[2] (2663:2663:2663) (2738:2738:2738))
        (PORT d[3] (3184:3184:3184) (3409:3409:3409))
        (PORT d[4] (2667:2667:2667) (2775:2775:2775))
        (PORT d[5] (3715:3715:3715) (3816:3816:3816))
        (PORT d[6] (2799:2799:2799) (2924:2924:2924))
        (PORT d[7] (2844:2844:2844) (3026:3026:3026))
        (PORT d[8] (2665:2665:2665) (2790:2790:2790))
        (PORT d[9] (2299:2299:2299) (2388:2388:2388))
        (PORT d[10] (3471:3471:3471) (3615:3615:3615))
        (PORT d[11] (3092:3092:3092) (3225:3225:3225))
        (PORT d[12] (3618:3618:3618) (3789:3789:3789))
        (PORT clk (2434:2434:2434) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2422:2422:2422))
        (PORT d[0] (2354:2354:2354) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5083:5083:5083) (5511:5511:5511))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (3914:3914:3914))
        (PORT d[1] (4776:4776:4776) (4759:4759:4759))
        (PORT d[2] (3603:3603:3603) (3709:3709:3709))
        (PORT d[3] (3589:3589:3589) (3591:3591:3591))
        (PORT d[4] (2392:2392:2392) (2381:2381:2381))
        (PORT d[5] (4895:4895:4895) (4989:4989:4989))
        (PORT d[6] (4716:4716:4716) (4685:4685:4685))
        (PORT d[7] (3766:3766:3766) (3754:3754:3754))
        (PORT d[8] (2914:2914:2914) (2865:2865:2865))
        (PORT d[9] (5346:5346:5346) (5488:5488:5488))
        (PORT d[10] (4091:4091:4091) (4285:4285:4285))
        (PORT d[11] (5242:5242:5242) (5163:5163:5163))
        (PORT d[12] (7615:7615:7615) (7574:7574:7574))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2484:2484:2484))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (3109:3109:3109) (3115:3115:3115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2344:2344:2344))
        (PORT d[1] (3689:3689:3689) (3785:3785:3785))
        (PORT d[2] (2168:2168:2168) (2236:2236:2236))
        (PORT d[3] (3471:3471:3471) (3649:3649:3649))
        (PORT d[4] (2898:2898:2898) (2965:2965:2965))
        (PORT d[5] (2640:2640:2640) (2717:2717:2717))
        (PORT d[6] (2455:2455:2455) (2582:2582:2582))
        (PORT d[7] (2470:2470:2470) (2619:2619:2619))
        (PORT d[8] (2622:2622:2622) (2741:2741:2741))
        (PORT d[9] (2263:2263:2263) (2350:2350:2350))
        (PORT d[10] (2358:2358:2358) (2468:2468:2468))
        (PORT d[11] (2077:2077:2077) (2166:2166:2166))
        (PORT d[12] (3604:3604:3604) (3779:3779:3779))
        (PORT clk (2471:2471:2471) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2466:2466:2466))
        (PORT d[0] (2181:2181:2181) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (993:993:993))
        (PORT datab (1858:1858:1858) (1909:1909:1909))
        (PORT datac (2163:2163:2163) (2272:2272:2272))
        (PORT datad (1126:1126:1126) (1205:1205:1205))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4805:4805:4805) (5154:5154:5154))
        (PORT clk (2519:2519:2519) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5496:5496:5496) (5761:5761:5761))
        (PORT d[1] (4247:4247:4247) (4396:4396:4396))
        (PORT d[2] (3214:3214:3214) (3358:3358:3358))
        (PORT d[3] (6475:6475:6475) (6653:6653:6653))
        (PORT d[4] (4933:4933:4933) (5213:5213:5213))
        (PORT d[5] (5128:5128:5128) (5265:5265:5265))
        (PORT d[6] (12290:12290:12290) (12637:12637:12637))
        (PORT d[7] (4508:4508:4508) (4488:4488:4488))
        (PORT d[8] (4625:4625:4625) (4634:4634:4634))
        (PORT d[9] (2786:2786:2786) (2853:2853:2853))
        (PORT d[10] (4947:4947:4947) (5142:5142:5142))
        (PORT d[11] (5962:5962:5962) (6098:6098:6098))
        (PORT d[12] (5668:5668:5668) (5734:5734:5734))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3000:3000:3000))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2550:2550:2550))
        (PORT d[0] (3689:3689:3689) (3631:3631:3631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (3053:3053:3053))
        (PORT d[1] (3064:3064:3064) (3130:3130:3130))
        (PORT d[2] (2614:2614:2614) (2716:2716:2716))
        (PORT d[3] (3303:3303:3303) (3536:3536:3536))
        (PORT d[4] (3418:3418:3418) (3600:3600:3600))
        (PORT d[5] (3368:3368:3368) (3485:3485:3485))
        (PORT d[6] (2403:2403:2403) (2527:2527:2527))
        (PORT d[7] (2831:2831:2831) (3012:3012:3012))
        (PORT d[8] (2766:2766:2766) (2930:2930:2930))
        (PORT d[9] (3012:3012:3012) (3173:3173:3173))
        (PORT d[10] (2742:2742:2742) (2892:2892:2892))
        (PORT d[11] (2429:2429:2429) (2550:2550:2550))
        (PORT d[12] (3317:3317:3317) (3534:3534:3534))
        (PORT clk (2472:2472:2472) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2468:2468:2468))
        (PORT d[0] (2402:2402:2402) (2438:2438:2438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4494:4494:4494) (4857:4857:4857))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5526:5526:5526) (5789:5789:5789))
        (PORT d[1] (4344:4344:4344) (4546:4546:4546))
        (PORT d[2] (3944:3944:3944) (4080:4080:4080))
        (PORT d[3] (6846:6846:6846) (7029:7029:7029))
        (PORT d[4] (5281:5281:5281) (5556:5556:5556))
        (PORT d[5] (5454:5454:5454) (5584:5584:5584))
        (PORT d[6] (12565:12565:12565) (12910:12910:12910))
        (PORT d[7] (4549:4549:4549) (4541:4541:4541))
        (PORT d[8] (4184:4184:4184) (4170:4170:4170))
        (PORT d[9] (2792:2792:2792) (2859:2859:2859))
        (PORT d[10] (4958:4958:4958) (5153:5153:5153))
        (PORT d[11] (6212:6212:6212) (6308:6308:6308))
        (PORT d[12] (6344:6344:6344) (6403:6403:6403))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2879:2879:2879))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (PORT d[0] (3194:3194:3194) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2795:2795:2795))
        (PORT d[1] (3149:3149:3149) (3284:3284:3284))
        (PORT d[2] (3028:3028:3028) (3147:3147:3147))
        (PORT d[3] (3617:3617:3617) (3853:3853:3853))
        (PORT d[4] (3749:3749:3749) (3919:3919:3919))
        (PORT d[5] (3681:3681:3681) (3777:3777:3777))
        (PORT d[6] (2446:2446:2446) (2567:2567:2567))
        (PORT d[7] (3521:3521:3521) (3693:3693:3693))
        (PORT d[8] (2659:2659:2659) (2798:2798:2798))
        (PORT d[9] (2657:2657:2657) (2780:2780:2780))
        (PORT d[10] (2818:2818:2818) (2980:2980:2980))
        (PORT d[11] (2742:2742:2742) (2854:2854:2854))
        (PORT d[12] (3347:3347:3347) (3557:3557:3557))
        (PORT clk (2496:2496:2496) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (PORT d[0] (2457:2457:2457) (2462:2462:2462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2567:2567:2567) (2653:2653:2653))
        (PORT datab (1178:1178:1178) (1253:1253:1253))
        (PORT datac (2434:2434:2434) (2491:2491:2491))
        (PORT datad (854:854:854) (938:938:938))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1083:1083:1083) (1142:1142:1142))
        (PORT datad (1345:1345:1345) (1380:1380:1380))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5539:5539:5539) (6006:6006:6006))
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3542:3542:3542))
        (PORT d[1] (5561:5561:5561) (5725:5725:5725))
        (PORT d[2] (3290:3290:3290) (3433:3433:3433))
        (PORT d[3] (6425:6425:6425) (6485:6485:6485))
        (PORT d[4] (2518:2518:2518) (2581:2581:2581))
        (PORT d[5] (4377:4377:4377) (4460:4460:4460))
        (PORT d[6] (9028:9028:9028) (9026:9026:9026))
        (PORT d[7] (2947:2947:2947) (3033:3033:3033))
        (PORT d[8] (2209:2209:2209) (2210:2210:2210))
        (PORT d[9] (2993:2993:2993) (3103:3103:3103))
        (PORT d[10] (5478:5478:5478) (5543:5543:5543))
        (PORT d[11] (6278:6278:6278) (6208:6208:6208))
        (PORT d[12] (4989:4989:4989) (5037:5037:5037))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (1890:1890:1890))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (PORT d[0] (2288:2288:2288) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2417:2417:2417))
        (PORT d[1] (1710:1710:1710) (1702:1702:1702))
        (PORT d[2] (3197:3197:3197) (3293:3293:3293))
        (PORT d[3] (1540:1540:1540) (1606:1606:1606))
        (PORT d[4] (2644:2644:2644) (2716:2716:2716))
        (PORT d[5] (2408:2408:2408) (2441:2441:2441))
        (PORT d[6] (2677:2677:2677) (2746:2746:2746))
        (PORT d[7] (1604:1604:1604) (1577:1577:1577))
        (PORT d[8] (2733:2733:2733) (2831:2831:2831))
        (PORT d[9] (1945:1945:1945) (1931:1931:1931))
        (PORT d[10] (2673:2673:2673) (2723:2723:2723))
        (PORT d[11] (2447:2447:2447) (2516:2516:2516))
        (PORT d[12] (1917:1917:1917) (1954:1954:1954))
        (PORT clk (2525:2525:2525) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2518:2518:2518))
        (PORT d[0] (979:979:979) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4406:4406:4406) (4804:4804:4804))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3651:3651:3651))
        (PORT d[1] (3678:3678:3678) (3840:3840:3840))
        (PORT d[2] (5900:5900:5900) (6156:6156:6156))
        (PORT d[3] (6857:6857:6857) (7032:7032:7032))
        (PORT d[4] (5959:5959:5959) (6176:6176:6176))
        (PORT d[5] (7479:7479:7479) (7749:7749:7749))
        (PORT d[6] (11024:11024:11024) (11196:11196:11196))
        (PORT d[7] (5016:5016:5016) (5302:5302:5302))
        (PORT d[8] (3546:3546:3546) (3580:3580:3580))
        (PORT d[9] (7344:7344:7344) (7740:7740:7740))
        (PORT d[10] (4125:4125:4125) (4199:4199:4199))
        (PORT d[11] (4195:4195:4195) (4147:4147:4147))
        (PORT d[12] (6656:6656:6656) (6804:6804:6804))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2754:2754:2754))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (3389:3389:3389) (3385:3385:3385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1983:1983:1983))
        (PORT d[1] (3123:3123:3123) (3212:3212:3212))
        (PORT d[2] (2489:2489:2489) (2607:2607:2607))
        (PORT d[3] (2817:2817:2817) (2867:2867:2867))
        (PORT d[4] (3174:3174:3174) (3333:3333:3333))
        (PORT d[5] (2939:2939:2939) (3030:3030:3030))
        (PORT d[6] (2256:2256:2256) (2351:2351:2351))
        (PORT d[7] (4131:4131:4131) (4225:4225:4225))
        (PORT d[8] (2700:2700:2700) (2809:2809:2809))
        (PORT d[9] (3083:3083:3083) (3169:3169:3169))
        (PORT d[10] (2357:2357:2357) (2453:2453:2453))
        (PORT d[11] (2519:2519:2519) (2570:2570:2570))
        (PORT d[12] (2295:2295:2295) (2370:2370:2370))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (1746:1746:1746) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1341:1341:1341))
        (PORT datab (1176:1176:1176) (1250:1250:1250))
        (PORT datac (1859:1859:1859) (1828:1828:1828))
        (PORT datad (855:855:855) (939:939:939))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1092:1092:1092) (1096:1096:1096))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4614:4614:4614) (5007:5007:5007))
        (PORT clk (2567:2567:2567) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5528:5528:5528) (5732:5732:5732))
        (PORT d[1] (5216:5216:5216) (5294:5294:5294))
        (PORT d[2] (5118:5118:5118) (5323:5323:5323))
        (PORT d[3] (8258:8258:8258) (8398:8398:8398))
        (PORT d[4] (4928:4928:4928) (5182:5182:5182))
        (PORT d[5] (5445:5445:5445) (5546:5546:5546))
        (PORT d[6] (12622:12622:12622) (12933:12933:12933))
        (PORT d[7] (4515:4515:4515) (4467:4467:4467))
        (PORT d[8] (5472:5472:5472) (5574:5574:5574))
        (PORT d[9] (3683:3683:3683) (3822:3822:3822))
        (PORT d[10] (5304:5304:5304) (5421:5421:5421))
        (PORT d[11] (5615:5615:5615) (5729:5729:5729))
        (PORT d[12] (7386:7386:7386) (7429:7429:7429))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2212:2212:2212))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2593:2593:2593))
        (PORT d[0] (2864:2864:2864) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3491:3491:3491))
        (PORT d[1] (3079:3079:3079) (3170:3170:3170))
        (PORT d[2] (3234:3234:3234) (3414:3414:3414))
        (PORT d[3] (3588:3588:3588) (3846:3846:3846))
        (PORT d[4] (2536:2536:2536) (2605:2605:2605))
        (PORT d[5] (3041:3041:3041) (3163:3163:3163))
        (PORT d[6] (2852:2852:2852) (3019:3019:3019))
        (PORT d[7] (3481:3481:3481) (3584:3584:3584))
        (PORT d[8] (2784:2784:2784) (2954:2954:2954))
        (PORT d[9] (3389:3389:3389) (3555:3555:3555))
        (PORT d[10] (3107:3107:3107) (3290:3290:3290))
        (PORT d[11] (2008:2008:2008) (2088:2088:2088))
        (PORT d[12] (3600:3600:3600) (3641:3641:3641))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (2016:2016:2016) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5732:5732:5732) (6267:6267:6267))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5792:5792:5792) (6009:6009:6009))
        (PORT d[1] (4034:4034:4034) (4183:4183:4183))
        (PORT d[2] (3620:3620:3620) (3739:3739:3739))
        (PORT d[3] (6957:6957:6957) (7183:7183:7183))
        (PORT d[4] (3281:3281:3281) (3377:3377:3377))
        (PORT d[5] (5883:5883:5883) (5982:5982:5982))
        (PORT d[6] (7422:7422:7422) (7497:7497:7497))
        (PORT d[7] (3134:3134:3134) (3307:3307:3307))
        (PORT d[8] (5885:5885:5885) (6047:6047:6047))
        (PORT d[9] (4151:4151:4151) (4332:4332:4332))
        (PORT d[10] (6249:6249:6249) (6377:6377:6377))
        (PORT d[11] (6825:6825:6825) (7080:7080:7080))
        (PORT d[12] (6044:6044:6044) (6094:6094:6094))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2633:2633:2633))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (PORT d[0] (3214:3214:3214) (3264:3264:3264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2305:2305:2305))
        (PORT d[1] (2595:2595:2595) (2668:2668:2668))
        (PORT d[2] (3146:3146:3146) (3245:3245:3245))
        (PORT d[3] (2280:2280:2280) (2375:2375:2375))
        (PORT d[4] (2256:2256:2256) (2327:2327:2327))
        (PORT d[5] (2567:2567:2567) (2649:2649:2649))
        (PORT d[6] (2659:2659:2659) (2723:2723:2723))
        (PORT d[7] (2704:2704:2704) (2789:2789:2789))
        (PORT d[8] (2644:2644:2644) (2734:2734:2734))
        (PORT d[9] (2280:2280:2280) (2378:2378:2378))
        (PORT d[10] (2232:2232:2232) (2332:2332:2332))
        (PORT d[11] (2332:2332:2332) (2388:2388:2388))
        (PORT d[12] (2447:2447:2447) (2564:2564:2564))
        (PORT clk (2492:2492:2492) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2488:2488:2488))
        (PORT d[0] (1973:1973:1973) (1925:1925:1925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3448:3448:3448) (3385:3385:3385))
        (PORT datab (1377:1377:1377) (1462:1462:1462))
        (PORT datac (1178:1178:1178) (1257:1257:1257))
        (PORT datad (1751:1751:1751) (1801:1801:1801))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4417:4417:4417) (4818:4818:4818))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3927:3927:3927) (4051:4051:4051))
        (PORT d[1] (4634:4634:4634) (4926:4926:4926))
        (PORT d[2] (5527:5527:5527) (5800:5800:5800))
        (PORT d[3] (6400:6400:6400) (6564:6564:6564))
        (PORT d[4] (5593:5593:5593) (5813:5813:5813))
        (PORT d[5] (7144:7144:7144) (7418:7418:7418))
        (PORT d[6] (10691:10691:10691) (10867:10867:10867))
        (PORT d[7] (4346:4346:4346) (4637:4637:4637))
        (PORT d[8] (3688:3688:3688) (3727:3727:3727))
        (PORT d[9] (6600:6600:6600) (6994:6994:6994))
        (PORT d[10] (4091:4091:4091) (4175:4175:4175))
        (PORT d[11] (5183:5183:5183) (5234:5234:5234))
        (PORT d[12] (6260:6260:6260) (6398:6398:6398))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2690:2690:2690))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT d[0] (3270:3270:3270) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2453:2453:2453))
        (PORT d[1] (2810:2810:2810) (2907:2907:2907))
        (PORT d[2] (2845:2845:2845) (2998:2998:2998))
        (PORT d[3] (2757:2757:2757) (2942:2942:2942))
        (PORT d[4] (3396:3396:3396) (3572:3572:3572))
        (PORT d[5] (3847:3847:3847) (3900:3900:3900))
        (PORT d[6] (2650:2650:2650) (2742:2742:2742))
        (PORT d[7] (3408:3408:3408) (3512:3512:3512))
        (PORT d[8] (2584:2584:2584) (2664:2664:2664))
        (PORT d[9] (2385:2385:2385) (2483:2483:2483))
        (PORT d[10] (3004:3004:3004) (3120:3120:3120))
        (PORT d[11] (2905:2905:2905) (2992:2992:2992))
        (PORT d[12] (2693:2693:2693) (2802:2802:2802))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (2161:2161:2161) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6294:6294:6294) (6852:6852:6852))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5414:5414:5414) (5558:5558:5558))
        (PORT d[1] (3319:3319:3319) (3480:3480:3480))
        (PORT d[2] (4942:4942:4942) (5205:5205:5205))
        (PORT d[3] (9402:9402:9402) (9663:9663:9663))
        (PORT d[4] (3353:3353:3353) (3495:3495:3495))
        (PORT d[5] (5624:5624:5624) (5821:5821:5821))
        (PORT d[6] (8842:8842:8842) (8919:8919:8919))
        (PORT d[7] (3076:3076:3076) (3205:3205:3205))
        (PORT d[8] (4080:4080:4080) (4182:4182:4182))
        (PORT d[9] (3502:3502:3502) (3744:3744:3744))
        (PORT d[10] (4158:4158:4158) (4249:4249:4249))
        (PORT d[11] (6084:6084:6084) (6308:6308:6308))
        (PORT d[12] (4610:4610:4610) (4665:4665:4665))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2607:2607:2607))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (PORT d[0] (3183:3183:3183) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2083:2083:2083))
        (PORT d[1] (2156:2156:2156) (2235:2235:2235))
        (PORT d[2] (2554:2554:2554) (2694:2694:2694))
        (PORT d[3] (2218:2218:2218) (2323:2323:2323))
        (PORT d[4] (3031:3031:3031) (3132:3132:3132))
        (PORT d[5] (2585:2585:2585) (2628:2628:2628))
        (PORT d[6] (2939:2939:2939) (3034:3034:3034))
        (PORT d[7] (3047:3047:3047) (3128:3128:3128))
        (PORT d[8] (3152:3152:3152) (3272:3272:3272))
        (PORT d[9] (1978:1978:1978) (2040:2040:2040))
        (PORT d[10] (2234:2234:2234) (2292:2292:2292))
        (PORT d[11] (2266:2266:2266) (2338:2338:2338))
        (PORT d[12] (2717:2717:2717) (2795:2795:2795))
        (PORT clk (2489:2489:2489) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2481:2481:2481))
        (PORT d[0] (2102:2102:2102) (2110:2110:2110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1308:1308:1308))
        (PORT datab (1990:1990:1990) (2005:2005:2005))
        (PORT datac (1332:1332:1332) (1425:1425:1425))
        (PORT datad (2309:2309:2309) (2296:2296:2296))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (983:983:983))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1081:1081:1081) (1133:1133:1133))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5973:5973:5973) (6486:6486:6486))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4481:4481:4481) (4702:4702:4702))
        (PORT d[1] (4925:4925:4925) (5197:5197:5197))
        (PORT d[2] (4824:4824:4824) (5021:5021:5021))
        (PORT d[3] (5542:5542:5542) (5591:5591:5591))
        (PORT d[4] (4149:4149:4149) (4359:4359:4359))
        (PORT d[5] (4353:4353:4353) (4499:4499:4499))
        (PORT d[6] (6531:6531:6531) (6536:6536:6536))
        (PORT d[7] (5232:5232:5232) (5507:5507:5507))
        (PORT d[8] (5263:5263:5263) (5469:5469:5469))
        (PORT d[9] (4862:4862:4862) (5067:5067:5067))
        (PORT d[10] (4252:4252:4252) (4389:4389:4389))
        (PORT d[11] (8753:8753:8753) (9100:9100:9100))
        (PORT d[12] (6152:6152:6152) (6177:6177:6177))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2593:2593:2593))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (3208:3208:3208) (3224:3224:3224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2600:2600:2600))
        (PORT d[1] (2547:2547:2547) (2627:2627:2627))
        (PORT d[2] (2383:2383:2383) (2511:2511:2511))
        (PORT d[3] (2363:2363:2363) (2511:2511:2511))
        (PORT d[4] (3204:3204:3204) (3267:3267:3267))
        (PORT d[5] (3630:3630:3630) (3710:3710:3710))
        (PORT d[6] (2997:2997:2997) (3050:3050:3050))
        (PORT d[7] (2752:2752:2752) (2886:2886:2886))
        (PORT d[8] (2690:2690:2690) (2817:2817:2817))
        (PORT d[9] (2436:2436:2436) (2519:2519:2519))
        (PORT d[10] (2788:2788:2788) (2930:2930:2930))
        (PORT d[11] (3079:3079:3079) (3180:3180:3180))
        (PORT d[12] (2869:2869:2869) (3031:3031:3031))
        (PORT clk (2455:2455:2455) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2443:2443:2443))
        (PORT d[0] (2329:2329:2329) (2367:2367:2367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5521:5521:5521) (5993:5993:5993))
        (PORT clk (2582:2582:2582) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1987:1987:1987))
        (PORT d[1] (2021:2021:2021) (2051:2051:2051))
        (PORT d[2] (2453:2453:2453) (2513:2513:2513))
        (PORT d[3] (6752:6752:6752) (6851:6851:6851))
        (PORT d[4] (2101:2101:2101) (2106:2106:2106))
        (PORT d[5] (2958:2958:2958) (2971:2971:2971))
        (PORT d[6] (1859:1859:1859) (1890:1890:1890))
        (PORT d[7] (2941:2941:2941) (3026:3026:3026))
        (PORT d[8] (2139:2139:2139) (2158:2158:2158))
        (PORT d[9] (1448:1448:1448) (1478:1478:1478))
        (PORT d[10] (1415:1415:1415) (1450:1450:1450))
        (PORT d[11] (4530:4530:4530) (4520:4520:4520))
        (PORT d[12] (3119:3119:3119) (3129:3129:3129))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1393:1393:1393))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2608:2608:2608))
        (PORT d[0] (2045:2045:2045) (2001:2001:2001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1483:1483:1483))
        (PORT d[1] (1129:1129:1129) (1114:1114:1114))
        (PORT d[2] (1923:1923:1923) (1924:1924:1924))
        (PORT d[3] (1117:1117:1117) (1103:1103:1103))
        (PORT d[4] (1455:1455:1455) (1429:1429:1429))
        (PORT d[5] (1196:1196:1196) (1200:1200:1200))
        (PORT d[6] (1200:1200:1200) (1191:1191:1191))
        (PORT d[7] (1400:1400:1400) (1374:1374:1374))
        (PORT d[8] (1426:1426:1426) (1422:1422:1422))
        (PORT d[9] (1555:1555:1555) (1561:1561:1561))
        (PORT d[10] (811:811:811) (814:814:814))
        (PORT d[11] (1468:1468:1468) (1432:1432:1432))
        (PORT d[12] (1832:1832:1832) (1796:1796:1796))
        (PORT clk (2535:2535:2535) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2526:2526:2526))
        (PORT d[0] (989:989:989) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1331:1331:1331))
        (PORT datab (916:916:916) (1013:1013:1013))
        (PORT datac (1751:1751:1751) (1797:1797:1797))
        (PORT datad (1330:1330:1330) (1306:1306:1306))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5924:5924:5924) (6436:6436:6436))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5825:5825:5825) (6058:6058:6058))
        (PORT d[1] (4898:4898:4898) (5167:5167:5167))
        (PORT d[2] (4465:4465:4465) (4662:4662:4662))
        (PORT d[3] (5282:5282:5282) (5348:5348:5348))
        (PORT d[4] (4777:4777:4777) (4929:4929:4929))
        (PORT d[5] (3990:3990:3990) (4136:4136:4136))
        (PORT d[6] (6097:6097:6097) (6101:6101:6101))
        (PORT d[7] (4889:4889:4889) (5167:5167:5167))
        (PORT d[8] (5262:5262:5262) (5514:5514:5514))
        (PORT d[9] (4472:4472:4472) (4676:4676:4676))
        (PORT d[10] (4009:4009:4009) (4164:4164:4164))
        (PORT d[11] (8374:8374:8374) (8727:8727:8727))
        (PORT d[12] (5770:5770:5770) (5792:5792:5792))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2792:2792:2792))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (3360:3360:3360) (3423:3423:3423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2912:2912:2912))
        (PORT d[1] (2853:2853:2853) (2915:2915:2915))
        (PORT d[2] (2711:2711:2711) (2814:2814:2814))
        (PORT d[3] (2313:2313:2313) (2454:2454:2454))
        (PORT d[4] (3456:3456:3456) (3637:3637:3637))
        (PORT d[5] (3047:3047:3047) (3148:3148:3148))
        (PORT d[6] (3371:3371:3371) (3476:3476:3476))
        (PORT d[7] (2774:2774:2774) (2919:2919:2919))
        (PORT d[8] (2366:2366:2366) (2502:2502:2502))
        (PORT d[9] (2849:2849:2849) (2937:2937:2937))
        (PORT d[10] (2403:2403:2403) (2549:2549:2549))
        (PORT d[11] (3591:3591:3591) (3731:3731:3731))
        (PORT d[12] (3481:3481:3481) (3638:3638:3638))
        (PORT clk (2471:2471:2471) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2459:2459:2459))
        (PORT d[0] (2488:2488:2488) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5018:5018:5018) (5399:5399:5399))
        (PORT clk (2489:2489:2489) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5641:5641:5641) (5760:5760:5760))
        (PORT d[1] (4622:4622:4622) (4695:4695:4695))
        (PORT d[2] (6030:6030:6030) (6387:6387:6387))
        (PORT d[3] (6722:6722:6722) (6870:6870:6870))
        (PORT d[4] (5358:5358:5358) (5626:5626:5626))
        (PORT d[5] (7238:7238:7238) (7553:7553:7553))
        (PORT d[6] (11089:11089:11089) (11339:11339:11339))
        (PORT d[7] (5499:5499:5499) (5820:5820:5820))
        (PORT d[8] (6076:6076:6076) (6316:6316:6316))
        (PORT d[9] (2312:2312:2312) (2438:2438:2438))
        (PORT d[10] (5171:5171:5171) (5270:5270:5270))
        (PORT d[11] (5216:5216:5216) (5274:5274:5274))
        (PORT d[12] (5211:5211:5211) (5367:5367:5367))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2449:2449:2449))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (PORT d[0] (3063:3063:3063) (3053:3053:3053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2852:2852:2852))
        (PORT d[1] (2919:2919:2919) (2982:2982:2982))
        (PORT d[2] (2488:2488:2488) (2621:2621:2621))
        (PORT d[3] (3975:3975:3975) (4202:4202:4202))
        (PORT d[4] (2648:2648:2648) (2747:2747:2747))
        (PORT d[5] (3062:3062:3062) (3194:3194:3194))
        (PORT d[6] (2962:2962:2962) (3073:3073:3073))
        (PORT d[7] (2776:2776:2776) (2887:2887:2887))
        (PORT d[8] (3044:3044:3044) (3204:3204:3204))
        (PORT d[9] (3609:3609:3609) (3688:3688:3688))
        (PORT d[10] (3023:3023:3023) (3116:3116:3116))
        (PORT d[11] (2690:2690:2690) (2763:2763:2763))
        (PORT d[12] (2680:2680:2680) (2771:2771:2771))
        (PORT clk (2442:2442:2442) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (PORT d[0] (3003:3003:3003) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1335:1335:1335))
        (PORT datab (2706:2706:2706) (2735:2735:2735))
        (PORT datac (2160:2160:2160) (2258:2258:2258))
        (PORT datad (880:880:880) (965:965:965))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6367:6367:6367) (6950:6950:6950))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3970:3970:3970) (4104:4104:4104))
        (PORT d[1] (4346:4346:4346) (4513:4513:4513))
        (PORT d[2] (3660:3660:3660) (3820:3820:3820))
        (PORT d[3] (6763:6763:6763) (6964:6964:6964))
        (PORT d[4] (3661:3661:3661) (3815:3815:3815))
        (PORT d[5] (5192:5192:5192) (5344:5344:5344))
        (PORT d[6] (10504:10504:10504) (10660:10660:10660))
        (PORT d[7] (3476:3476:3476) (3667:3667:3667))
        (PORT d[8] (4565:4565:4565) (4737:4737:4737))
        (PORT d[9] (4260:4260:4260) (4548:4548:4548))
        (PORT d[10] (4217:4217:4217) (4351:4351:4351))
        (PORT d[11] (6722:6722:6722) (6924:6924:6924))
        (PORT d[12] (4649:4649:4649) (4740:4740:4740))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2752:2752:2752))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (3313:3313:3313) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2863:2863:2863))
        (PORT d[1] (2922:2922:2922) (3038:3038:3038))
        (PORT d[2] (2602:2602:2602) (2776:2776:2776))
        (PORT d[3] (2703:2703:2703) (2828:2828:2828))
        (PORT d[4] (3151:3151:3151) (3306:3306:3306))
        (PORT d[5] (2950:2950:2950) (3076:3076:3076))
        (PORT d[6] (3040:3040:3040) (3156:3156:3156))
        (PORT d[7] (3083:3083:3083) (3188:3188:3188))
        (PORT d[8] (2771:2771:2771) (2923:2923:2923))
        (PORT d[9] (2472:2472:2472) (2590:2590:2590))
        (PORT d[10] (3071:3071:3071) (3197:3197:3197))
        (PORT d[11] (2911:2911:2911) (3010:3010:3010))
        (PORT d[12] (2376:2376:2376) (2492:2492:2492))
        (PORT clk (2486:2486:2486) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2478:2478:2478))
        (PORT d[0] (2173:2173:2173) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4713:4713:4713) (5132:5132:5132))
        (PORT clk (2558:2558:2558) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4693:4693:4693) (4858:4858:4858))
        (PORT d[1] (5363:5363:5363) (5670:5670:5670))
        (PORT d[2] (5274:5274:5274) (5611:5611:5611))
        (PORT d[3] (6051:6051:6051) (6186:6186:6186))
        (PORT d[4] (4804:4804:4804) (5010:5010:5010))
        (PORT d[5] (6441:6441:6441) (6718:6718:6718))
        (PORT d[6] (3043:3043:3043) (3151:3151:3151))
        (PORT d[7] (4784:4784:4784) (5117:5117:5117))
        (PORT d[8] (5627:5627:5627) (5860:5860:5860))
        (PORT d[9] (5574:5574:5574) (5985:5985:5985))
        (PORT d[10] (4646:4646:4646) (4687:4687:4687))
        (PORT d[11] (3774:3774:3774) (3792:3792:3792))
        (PORT d[12] (4660:4660:4660) (4742:4742:4742))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3035:3035:3035))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2580:2580:2580))
        (PORT d[0] (3591:3591:3591) (3666:3666:3666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2413:2413:2413))
        (PORT d[1] (3668:3668:3668) (3865:3865:3865))
        (PORT d[2] (2411:2411:2411) (2501:2501:2501))
        (PORT d[3] (2768:2768:2768) (2951:2951:2951))
        (PORT d[4] (3123:3123:3123) (3297:3297:3297))
        (PORT d[5] (3411:3411:3411) (3460:3460:3460))
        (PORT d[6] (3189:3189:3189) (3235:3235:3235))
        (PORT d[7] (3553:3553:3553) (3713:3713:3713))
        (PORT d[8] (3757:3757:3757) (3893:3893:3893))
        (PORT d[9] (3540:3540:3540) (3683:3683:3683))
        (PORT d[10] (2576:2576:2576) (2644:2644:2644))
        (PORT d[11] (2805:2805:2805) (2961:2961:2961))
        (PORT d[12] (3109:3109:3109) (3251:3251:3251))
        (PORT clk (2511:2511:2511) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2498:2498:2498))
        (PORT d[0] (2986:2986:2986) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1333:1333:1333))
        (PORT datab (915:915:915) (1012:1012:1012))
        (PORT datac (2310:2310:2310) (2425:2425:2425))
        (PORT datad (2403:2403:2403) (2434:2434:2434))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6615:6615:6615) (7112:7112:7112))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5498:5498:5498) (5502:5502:5502))
        (PORT d[1] (6390:6390:6390) (6679:6679:6679))
        (PORT d[2] (5614:5614:5614) (5885:5885:5885))
        (PORT d[3] (4839:4839:4839) (4853:4853:4853))
        (PORT d[4] (5433:5433:5433) (5598:5598:5598))
        (PORT d[5] (4282:4282:4282) (4388:4388:4388))
        (PORT d[6] (5745:5745:5745) (5700:5700:5700))
        (PORT d[7] (2671:2671:2671) (2669:2669:2669))
        (PORT d[8] (4981:4981:4981) (4956:4956:4956))
        (PORT d[9] (5402:5402:5402) (5581:5581:5581))
        (PORT d[10] (2052:2052:2052) (2120:2120:2120))
        (PORT d[11] (5895:5895:5895) (5806:5806:5806))
        (PORT d[12] (3384:3384:3384) (3383:3383:3383))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2625:2625:2625))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (3285:3285:3285) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3286:3286:3286) (3410:3410:3410))
        (PORT d[1] (3269:3269:3269) (3374:3374:3374))
        (PORT d[2] (2472:2472:2472) (2464:2464:2464))
        (PORT d[3] (2375:2375:2375) (2520:2520:2520))
        (PORT d[4] (3043:3043:3043) (3182:3182:3182))
        (PORT d[5] (2879:2879:2879) (2910:2910:2910))
        (PORT d[6] (2325:2325:2325) (2393:2393:2393))
        (PORT d[7] (2395:2395:2395) (2493:2493:2493))
        (PORT d[8] (1850:1850:1850) (1930:1930:1930))
        (PORT d[9] (2713:2713:2713) (2721:2721:2721))
        (PORT d[10] (1615:1615:1615) (1688:1688:1688))
        (PORT d[11] (2794:2794:2794) (2942:2942:2942))
        (PORT d[12] (3188:3188:3188) (3342:3342:3342))
        (PORT clk (2451:2451:2451) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (PORT d[0] (2369:2369:2369) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5929:5929:5929) (6437:6437:6437))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5139:5139:5139) (5143:5143:5143))
        (PORT d[1] (5685:5685:5685) (5988:5988:5988))
        (PORT d[2] (5276:5276:5276) (5550:5550:5550))
        (PORT d[3] (7042:7042:7042) (7106:7106:7106))
        (PORT d[4] (4409:4409:4409) (4573:4573:4573))
        (PORT d[5] (3929:3929:3929) (4037:4037:4037))
        (PORT d[6] (5384:5384:5384) (5346:5346:5346))
        (PORT d[7] (4691:4691:4691) (4674:4674:4674))
        (PORT d[8] (4622:4622:4622) (4597:4597:4597))
        (PORT d[9] (4703:4703:4703) (4886:4886:4886))
        (PORT d[10] (2769:2769:2769) (2871:2871:2871))
        (PORT d[11] (5522:5522:5522) (5435:5435:5435))
        (PORT d[12] (3299:3299:3299) (3290:3290:3290))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2351:2351:2351))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (PORT d[0] (3061:3061:3061) (3004:3004:3004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (3021:3021:3021))
        (PORT d[1] (3245:3245:3245) (3349:3349:3349))
        (PORT d[2] (2920:2920:2920) (2957:2957:2957))
        (PORT d[3] (2665:2665:2665) (2847:2847:2847))
        (PORT d[4] (2984:2984:2984) (3121:3121:3121))
        (PORT d[5] (3591:3591:3591) (3640:3640:3640))
        (PORT d[6] (1989:1989:1989) (2060:2060:2060))
        (PORT d[7] (2400:2400:2400) (2496:2496:2496))
        (PORT d[8] (2198:2198:2198) (2273:2273:2273))
        (PORT d[9] (3292:3292:3292) (3352:3352:3352))
        (PORT d[10] (1965:1965:1965) (2035:2035:2035))
        (PORT d[11] (2809:2809:2809) (2958:2958:2958))
        (PORT d[12] (2914:2914:2914) (3095:3095:3095))
        (PORT clk (2465:2465:2465) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (PORT d[0] (2204:2204:2204) (2137:2137:2137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1334:1334:1334))
        (PORT datab (915:915:915) (1011:1011:1011))
        (PORT datac (2123:2123:2123) (2138:2138:2138))
        (PORT datad (1996:1996:1996) (1982:1982:1982))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6059:6059:6059) (6624:6624:6624))
        (PORT clk (2472:2472:2472) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5586:5586:5586) (5841:5841:5841))
        (PORT d[1] (4358:4358:4358) (4534:4534:4534))
        (PORT d[2] (4100:4100:4100) (4257:4257:4257))
        (PORT d[3] (7840:7840:7840) (7974:7974:7974))
        (PORT d[4] (3260:3260:3260) (3361:3361:3361))
        (PORT d[5] (5164:5164:5164) (5269:5269:5269))
        (PORT d[6] (6279:6279:6279) (6347:6347:6347))
        (PORT d[7] (3511:3511:3511) (3724:3724:3724))
        (PORT d[8] (6617:6617:6617) (6801:6801:6801))
        (PORT d[9] (5905:5905:5905) (6134:6134:6134))
        (PORT d[10] (4755:4755:4755) (4900:4900:4900))
        (PORT d[11] (8714:8714:8714) (8986:8986:8986))
        (PORT d[12] (6418:6418:6418) (6431:6431:6431))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2879:2879:2879))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2496:2496:2496))
        (PORT d[0] (3517:3517:3517) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2732:2732:2732))
        (PORT d[1] (2638:2638:2638) (2713:2713:2713))
        (PORT d[2] (2371:2371:2371) (2454:2454:2454))
        (PORT d[3] (2729:2729:2729) (2856:2856:2856))
        (PORT d[4] (2652:2652:2652) (2765:2765:2765))
        (PORT d[5] (3415:3415:3415) (3536:3536:3536))
        (PORT d[6] (2762:2762:2762) (2880:2880:2880))
        (PORT d[7] (2379:2379:2379) (2507:2507:2507))
        (PORT d[8] (2625:2625:2625) (2747:2747:2747))
        (PORT d[9] (3162:3162:3162) (3341:3341:3341))
        (PORT d[10] (2309:2309:2309) (2415:2415:2415))
        (PORT d[11] (3111:3111:3111) (3202:3202:3202))
        (PORT d[12] (2677:2677:2677) (2794:2794:2794))
        (PORT clk (2425:2425:2425) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2414:2414:2414))
        (PORT d[0] (2298:2298:2298) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6099:6099:6099) (6628:6628:6628))
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5461:5461:5461) (5683:5683:5683))
        (PORT d[1] (4475:4475:4475) (4649:4649:4649))
        (PORT d[2] (3255:3255:3255) (3378:3378:3378))
        (PORT d[3] (8525:8525:8525) (8657:8657:8657))
        (PORT d[4] (3259:3259:3259) (3351:3351:3351))
        (PORT d[5] (5463:5463:5463) (5564:5564:5564))
        (PORT d[6] (7058:7058:7058) (7133:7133:7133))
        (PORT d[7] (3143:3143:3143) (3315:3315:3315))
        (PORT d[8] (5511:5511:5511) (5674:5674:5674))
        (PORT d[9] (7215:7215:7215) (7423:7423:7423))
        (PORT d[10] (5897:5897:5897) (6030:6030:6030))
        (PORT d[11] (6897:6897:6897) (7163:7163:7163))
        (PORT d[12] (7517:7517:7517) (7519:7519:7519))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2408:2408:2408))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (PORT d[0] (3062:3062:3062) (3065:3065:3065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2668:2668:2668))
        (PORT d[1] (2562:2562:2562) (2631:2631:2631))
        (PORT d[2] (2735:2735:2735) (2836:2836:2836))
        (PORT d[3] (1976:1976:1976) (2085:2085:2085))
        (PORT d[4] (2585:2585:2585) (2645:2645:2645))
        (PORT d[5] (2519:2519:2519) (2594:2594:2594))
        (PORT d[6] (2285:2285:2285) (2353:2353:2353))
        (PORT d[7] (2279:2279:2279) (2370:2370:2370))
        (PORT d[8] (2299:2299:2299) (2394:2394:2394))
        (PORT d[9] (2286:2286:2286) (2387:2387:2387))
        (PORT d[10] (2254:2254:2254) (2358:2358:2358))
        (PORT d[11] (2431:2431:2431) (2539:2539:2539))
        (PORT d[12] (2662:2662:2662) (2721:2721:2721))
        (PORT clk (2472:2472:2472) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (PORT d[0] (2105:2105:2105) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1336:1336:1336))
        (PORT datab (2326:2326:2326) (2323:2323:2323))
        (PORT datac (1785:1785:1785) (1808:1808:1808))
        (PORT datad (879:879:879) (964:964:964))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2008:2008:2008) (2025:2025:2025))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1421:1421:1421) (1475:1475:1475))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1415:1415:1415) (1402:1402:1402))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (5439:5439:5439))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5808:5808:5808) (6064:6064:6064))
        (PORT d[1] (4341:4341:4341) (4544:4544:4544))
        (PORT d[2] (4331:4331:4331) (4471:4471:4471))
        (PORT d[3] (7258:7258:7258) (7445:7445:7445))
        (PORT d[4] (5273:5273:5273) (5546:5546:5546))
        (PORT d[5] (5483:5483:5483) (5618:5618:5618))
        (PORT d[6] (12909:12909:12909) (13246:13246:13246))
        (PORT d[7] (4504:4504:4504) (4488:4488:4488))
        (PORT d[8] (4877:4877:4877) (5068:5068:5068))
        (PORT d[9] (2348:2348:2348) (2382:2382:2382))
        (PORT d[10] (4633:4633:4633) (4802:4802:4802))
        (PORT d[11] (6566:6566:6566) (6654:6654:6654))
        (PORT d[12] (6365:6365:6365) (6427:6427:6427))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2136:2136:2136))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (2768:2768:2768) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3162:3162:3162))
        (PORT d[1] (3157:3157:3157) (3281:3281:3281))
        (PORT d[2] (3399:3399:3399) (3516:3516:3516))
        (PORT d[3] (3631:3631:3631) (3872:3872:3872))
        (PORT d[4] (3728:3728:3728) (3904:3904:3904))
        (PORT d[5] (2680:2680:2680) (2770:2770:2770))
        (PORT d[6] (2836:2836:2836) (2969:2969:2969))
        (PORT d[7] (3226:3226:3226) (3428:3428:3428))
        (PORT d[8] (2579:2579:2579) (2710:2710:2710))
        (PORT d[9] (3002:3002:3002) (3122:3122:3122))
        (PORT d[10] (3118:3118:3118) (3275:3275:3275))
        (PORT d[11] (3126:3126:3126) (3239:3239:3239))
        (PORT d[12] (3662:3662:3662) (3876:3876:3876))
        (PORT clk (2502:2502:2502) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (PORT d[0] (2074:2074:2074) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5571:5571:5571) (6087:6087:6087))
        (PORT clk (2575:2575:2575) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2469:2469:2469))
        (PORT d[1] (4795:4795:4795) (4959:4959:4959))
        (PORT d[2] (4018:4018:4018) (4180:4180:4180))
        (PORT d[3] (6348:6348:6348) (6445:6445:6445))
        (PORT d[4] (4394:4394:4394) (4526:4526:4526))
        (PORT d[5] (3280:3280:3280) (3274:3274:3274))
        (PORT d[6] (1942:1942:1942) (1987:1987:1987))
        (PORT d[7] (2563:2563:2563) (2643:2643:2643))
        (PORT d[8] (4159:4159:4159) (4254:4254:4254))
        (PORT d[9] (2284:2284:2284) (2409:2409:2409))
        (PORT d[10] (1769:1769:1769) (1801:1801:1801))
        (PORT d[11] (4200:4200:4200) (4191:4191:4191))
        (PORT d[12] (2707:2707:2707) (2711:2711:2711))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1348:1348:1348))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2602:2602:2602))
        (PORT d[0] (2040:2040:2040) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1107:1107:1107))
        (PORT d[1] (1417:1417:1417) (1395:1395:1395))
        (PORT d[2] (2354:2354:2354) (2409:2409:2409))
        (PORT d[3] (1127:1127:1127) (1113:1113:1113))
        (PORT d[4] (1408:1408:1408) (1385:1385:1385))
        (PORT d[5] (1210:1210:1210) (1208:1208:1208))
        (PORT d[6] (1245:1245:1245) (1241:1241:1241))
        (PORT d[7] (1844:1844:1844) (1846:1846:1846))
        (PORT d[8] (1101:1101:1101) (1105:1105:1105))
        (PORT d[9] (1191:1191:1191) (1202:1202:1202))
        (PORT d[10] (1535:1535:1535) (1538:1538:1538))
        (PORT d[11] (2104:2104:2104) (2072:2072:2072))
        (PORT d[12] (1522:1522:1522) (1485:1485:1485))
        (PORT clk (2528:2528:2528) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2520:2520:2520))
        (PORT d[0] (1316:1316:1316) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1328:1328:1328))
        (PORT datab (1860:1860:1860) (1913:1913:1913))
        (PORT datac (1621:1621:1621) (1589:1589:1589))
        (PORT datad (882:882:882) (968:968:968))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1424:1424:1424) (1478:1478:1478))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6361:6361:6361) (6947:6947:6947))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (4114:4114:4114))
        (PORT d[1] (4068:4068:4068) (4253:4253:4253))
        (PORT d[2] (3733:3733:3733) (3901:3901:3901))
        (PORT d[3] (6781:6781:6781) (6985:6985:6985))
        (PORT d[4] (4062:4062:4062) (4232:4232:4232))
        (PORT d[5] (5551:5551:5551) (5690:5690:5690))
        (PORT d[6] (10619:10619:10619) (10823:10823:10823))
        (PORT d[7] (3442:3442:3442) (3601:3601:3601))
        (PORT d[8] (4956:4956:4956) (5125:5125:5125))
        (PORT d[9] (4612:4612:4612) (4896:4896:4896))
        (PORT d[10] (4267:4267:4267) (4415:4415:4415))
        (PORT d[11] (7074:7074:7074) (7273:7273:7273))
        (PORT d[12] (5031:5031:5031) (5125:5125:5125))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2655:2655:2655))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3278:3278:3278) (3286:3286:3286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3501:3501:3501))
        (PORT d[1] (2537:2537:2537) (2654:2654:2654))
        (PORT d[2] (3246:3246:3246) (3409:3409:3409))
        (PORT d[3] (2698:2698:2698) (2820:2820:2820))
        (PORT d[4] (3177:3177:3177) (3334:3334:3334))
        (PORT d[5] (3218:3218:3218) (3313:3313:3313))
        (PORT d[6] (3613:3613:3613) (3709:3709:3709))
        (PORT d[7] (3511:3511:3511) (3630:3630:3630))
        (PORT d[8] (2500:2500:2500) (2632:2632:2632))
        (PORT d[9] (2478:2478:2478) (2597:2597:2597))
        (PORT d[10] (2635:2635:2635) (2735:2735:2735))
        (PORT d[11] (2642:2642:2642) (2718:2718:2718))
        (PORT d[12] (2372:2372:2372) (2492:2492:2492))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (PORT d[0] (2102:2102:2102) (2152:2152:2152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5175:5175:5175) (5668:5668:5668))
        (PORT clk (2556:2556:2556) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (2755:2755:2755))
        (PORT d[1] (2708:2708:2708) (2735:2735:2735))
        (PORT d[2] (2116:2116:2116) (2177:2177:2177))
        (PORT d[3] (5260:5260:5260) (5317:5317:5317))
        (PORT d[4] (2076:2076:2076) (2076:2076:2076))
        (PORT d[5] (3294:3294:3294) (3305:3305:3305))
        (PORT d[6] (1068:1068:1068) (1088:1088:1088))
        (PORT d[7] (2053:2053:2053) (2069:2069:2069))
        (PORT d[8] (1755:1755:1755) (1775:1775:1775))
        (PORT d[9] (1061:1061:1061) (1091:1091:1091))
        (PORT d[10] (1029:1029:1029) (1065:1065:1065))
        (PORT d[11] (4952:4952:4952) (4950:4950:4950))
        (PORT d[12] (1049:1049:1049) (1076:1076:1076))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1342:1342:1342))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (PORT d[0] (2030:2030:2030) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1144:1144:1144))
        (PORT d[1] (1186:1186:1186) (1176:1176:1176))
        (PORT d[2] (1202:1202:1202) (1214:1214:1214))
        (PORT d[3] (1810:1810:1810) (1790:1790:1790))
        (PORT d[4] (1479:1479:1479) (1466:1466:1466))
        (PORT d[5] (1767:1767:1767) (1748:1748:1748))
        (PORT d[6] (1604:1604:1604) (1595:1595:1595))
        (PORT d[7] (1570:1570:1570) (1630:1630:1630))
        (PORT d[8] (1367:1367:1367) (1359:1359:1359))
        (PORT d[9] (1568:1568:1568) (1576:1576:1576))
        (PORT d[10] (1547:1547:1547) (1560:1560:1560))
        (PORT d[11] (1149:1149:1149) (1148:1148:1148))
        (PORT d[12] (2110:2110:2110) (2075:2075:2075))
        (PORT clk (2509:2509:2509) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (PORT d[0] (991:991:991) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1330:1330:1330))
        (PORT datab (917:917:917) (1014:1014:1014))
        (PORT datac (2226:2226:2226) (2315:2315:2315))
        (PORT datad (972:972:972) (952:952:952))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5540:5540:5540) (6015:6015:6015))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3247:3247:3247))
        (PORT d[1] (4027:4027:4027) (4003:4003:4003))
        (PORT d[2] (2816:2816:2816) (2922:2922:2922))
        (PORT d[3] (3921:3921:3921) (3917:3917:3917))
        (PORT d[4] (3724:3724:3724) (3697:3697:3697))
        (PORT d[5] (4147:4147:4147) (4241:4241:4241))
        (PORT d[6] (4044:4044:4044) (4020:4020:4020))
        (PORT d[7] (4992:4992:4992) (5301:5301:5301))
        (PORT d[8] (4633:4633:4633) (4581:4581:4581))
        (PORT d[9] (4281:4281:4281) (4428:4428:4428))
        (PORT d[10] (3694:3694:3694) (3846:3846:3846))
        (PORT d[11] (4242:4242:4242) (4176:4176:4176))
        (PORT d[12] (6539:6539:6539) (6502:6502:6502))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2921:2921:2921))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2528:2528:2528))
        (PORT d[0] (3562:3562:3562) (3552:3552:3552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3062:3062:3062))
        (PORT d[1] (3345:3345:3345) (3447:3447:3447))
        (PORT d[2] (2668:2668:2668) (2776:2776:2776))
        (PORT d[3] (3527:3527:3527) (3744:3744:3744))
        (PORT d[4] (3338:3338:3338) (3441:3441:3441))
        (PORT d[5] (3394:3394:3394) (3505:3505:3505))
        (PORT d[6] (2456:2456:2456) (2586:2586:2586))
        (PORT d[7] (2431:2431:2431) (2567:2567:2567))
        (PORT d[8] (2675:2675:2675) (2803:2803:2803))
        (PORT d[9] (2638:2638:2638) (2762:2762:2762))
        (PORT d[10] (3168:3168:3168) (3319:3319:3319))
        (PORT d[11] (3504:3504:3504) (3676:3676:3676))
        (PORT d[12] (3332:3332:3332) (3414:3414:3414))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (PORT d[0] (2510:2510:2510) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5760:5760:5760) (6297:6297:6297))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5797:5797:5797) (6013:6013:6013))
        (PORT d[1] (3677:3677:3677) (3832:3832:3832))
        (PORT d[2] (3305:3305:3305) (3433:3433:3433))
        (PORT d[3] (6959:6959:6959) (7187:7187:7187))
        (PORT d[4] (2891:2891:2891) (2993:2993:2993))
        (PORT d[5] (5849:5849:5849) (5946:5946:5946))
        (PORT d[6] (7390:7390:7390) (7460:7460:7460))
        (PORT d[7] (3095:3095:3095) (3264:3264:3264))
        (PORT d[8] (5547:5547:5547) (5719:5719:5719))
        (PORT d[9] (7233:7233:7233) (7441:7441:7441))
        (PORT d[10] (6274:6274:6274) (6405:6405:6405))
        (PORT d[11] (6535:6535:6535) (6806:6806:6806))
        (PORT d[12] (7808:7808:7808) (7800:7800:7800))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2235:2235:2235))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (PORT d[0] (2861:2861:2861) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2285:2285:2285))
        (PORT d[1] (2535:2535:2535) (2613:2613:2613))
        (PORT d[2] (3139:3139:3139) (3237:3237:3237))
        (PORT d[3] (2294:2294:2294) (2392:2392:2392))
        (PORT d[4] (2566:2566:2566) (2626:2626:2626))
        (PORT d[5] (2881:2881:2881) (2965:2965:2965))
        (PORT d[6] (1937:1937:1937) (2012:2012:2012))
        (PORT d[7] (2665:2665:2665) (2745:2745:2745))
        (PORT d[8] (2669:2669:2669) (2760:2760:2760))
        (PORT d[9] (2280:2280:2280) (2389:2389:2389))
        (PORT d[10] (2605:2605:2605) (2702:2702:2702))
        (PORT d[11] (2765:2765:2765) (2865:2865:2865))
        (PORT d[12] (2318:2318:2318) (2382:2382:2382))
        (PORT clk (2490:2490:2490) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2486:2486:2486))
        (PORT d[0] (2038:2038:2038) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2180:2180:2180) (2284:2284:2284))
        (PORT datab (917:917:917) (1015:1015:1015))
        (PORT datac (2164:2164:2164) (2130:2130:2130))
        (PORT datad (1189:1189:1189) (1273:1273:1273))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~247)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (1421:1421:1421) (1474:1474:1474))
        (PORT datad (1976:1976:1976) (1979:1979:1979))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (926:926:926))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (1527:1527:1527) (1588:1588:1588))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1697:1697:1697) (1733:1733:1733))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (975:975:975) (958:958:958))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (5763:5763:5763) (6230:6230:6230))
        (PORT ena (1948:1948:1948) (1888:1888:1888))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (527:527:527) (585:585:585))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1227:1227:1227) (1196:1196:1196))
        (PORT datac (1209:1209:1209) (1168:1168:1168))
        (PORT datad (403:403:403) (409:409:409))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5180:5180:5180) (4815:4815:4815))
        (PORT sclr (2523:2523:2523) (2597:2597:2597))
        (PORT ena (2174:2174:2174) (2185:2185:2185))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector46\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (1029:1029:1029))
        (PORT datab (278:278:278) (336:336:336))
        (PORT datad (242:242:242) (280:280:280))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4900:4900:4900) (5216:5216:5216))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (679:679:679) (785:785:785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6642:6642:6642) (7169:7169:7169))
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5470:5470:5470) (5707:5707:5707))
        (PORT d[1] (4526:4526:4526) (4788:4788:4788))
        (PORT d[2] (3719:3719:3719) (3924:3924:3924))
        (PORT d[3] (6591:6591:6591) (6712:6712:6712))
        (PORT d[4] (4045:4045:4045) (4221:4221:4221))
        (PORT d[5] (5179:5179:5179) (5361:5361:5361))
        (PORT d[6] (4690:4690:4690) (4721:4721:4721))
        (PORT d[7] (4492:4492:4492) (4762:4762:4762))
        (PORT d[8] (5689:5689:5689) (5938:5938:5938))
        (PORT d[9] (4053:4053:4053) (4248:4248:4248))
        (PORT d[10] (3232:3232:3232) (3382:3382:3382))
        (PORT d[11] (7637:7637:7637) (7992:7992:7992))
        (PORT d[12] (5062:5062:5062) (5086:5086:5086))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3305:3305:3305))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (PORT d[0] (3899:3899:3899) (3940:3940:3940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3350:3350:3350))
        (PORT d[1] (3255:3255:3255) (3316:3316:3316))
        (PORT d[2] (2734:2734:2734) (2895:2895:2895))
        (PORT d[3] (2358:2358:2358) (2504:2504:2504))
        (PORT d[4] (3261:3261:3261) (3366:3366:3366))
        (PORT d[5] (3197:3197:3197) (3381:3381:3381))
        (PORT d[6] (2687:2687:2687) (2803:2803:2803))
        (PORT d[7] (3112:3112:3112) (3242:3242:3242))
        (PORT d[8] (2331:2331:2331) (2464:2464:2464))
        (PORT d[9] (2525:2525:2525) (2606:2606:2606))
        (PORT d[10] (2440:2440:2440) (2586:2586:2586))
        (PORT d[11] (3493:3493:3493) (3621:3621:3621))
        (PORT d[12] (3787:3787:3787) (3838:3838:3838))
        (PORT clk (2495:2495:2495) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (PORT d[0] (2599:2599:2599) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5347:5347:5347) (5842:5842:5842))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2734:2734:2734))
        (PORT d[1] (6384:6384:6384) (6684:6684:6684))
        (PORT d[2] (6301:6301:6301) (6564:6564:6564))
        (PORT d[3] (8123:8123:8123) (8172:8172:8172))
        (PORT d[4] (5501:5501:5501) (5675:5675:5675))
        (PORT d[5] (4970:4970:4970) (5073:5073:5073))
        (PORT d[6] (3249:3249:3249) (3249:3249:3249))
        (PORT d[7] (3934:3934:3934) (3908:3908:3908))
        (PORT d[8] (4987:4987:4987) (4965:4965:4965))
        (PORT d[9] (5781:5781:5781) (5963:5963:5963))
        (PORT d[10] (2419:2419:2419) (2486:2486:2486))
        (PORT d[11] (3693:3693:3693) (3673:3673:3673))
        (PORT d[12] (2696:2696:2696) (2700:2700:2700))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2678:2678:2678))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (3384:3384:3384) (3309:3309:3309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2249:2249:2249))
        (PORT d[1] (2904:2904:2904) (3014:3014:3014))
        (PORT d[2] (2105:2105:2105) (2105:2105:2105))
        (PORT d[3] (2687:2687:2687) (2806:2806:2806))
        (PORT d[4] (2507:2507:2507) (2489:2489:2489))
        (PORT d[5] (2562:2562:2562) (2598:2598:2598))
        (PORT d[6] (1875:1875:1875) (1900:1900:1900))
        (PORT d[7] (2309:2309:2309) (2360:2360:2360))
        (PORT d[8] (1873:1873:1873) (1913:1913:1913))
        (PORT d[9] (2736:2736:2736) (2761:2761:2761))
        (PORT d[10] (1907:1907:1907) (1971:1971:1971))
        (PORT d[11] (2751:2751:2751) (2872:2872:2872))
        (PORT d[12] (2719:2719:2719) (2827:2827:2827))
        (PORT clk (2486:2486:2486) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (PORT d[0] (2271:2271:2271) (2188:2188:2188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (2265:2265:2265))
        (PORT datac (1391:1391:1391) (1375:1375:1375))
        (PORT datad (1146:1146:1146) (1209:1209:1209))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (743:743:743))
        (PORT datab (820:820:820) (863:863:863))
        (PORT datac (723:723:723) (729:729:729))
        (PORT datad (348:348:348) (446:446:446))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (4783:4783:4783))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5314:5314:5314) (5444:5444:5444))
        (PORT d[1] (4220:4220:4220) (4308:4308:4308))
        (PORT d[2] (6355:6355:6355) (6698:6698:6698))
        (PORT d[3] (7623:7623:7623) (7824:7824:7824))
        (PORT d[4] (4981:4981:4981) (5235:5235:5235))
        (PORT d[5] (6880:6880:6880) (7197:7197:7197))
        (PORT d[6] (11403:11403:11403) (11645:11645:11645))
        (PORT d[7] (5011:5011:5011) (5320:5320:5320))
        (PORT d[8] (5715:5715:5715) (5957:5957:5957))
        (PORT d[9] (3378:3378:3378) (3522:3522:3522))
        (PORT d[10] (4816:4816:4816) (4916:4916:4916))
        (PORT d[11] (4944:4944:4944) (5006:5006:5006))
        (PORT d[12] (4755:4755:4755) (4909:4909:4909))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2331:2331:2331))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (2989:2989:2989) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2468:2468:2468))
        (PORT d[1] (2927:2927:2927) (3013:3013:3013))
        (PORT d[2] (2871:2871:2871) (2986:2986:2986))
        (PORT d[3] (3620:3620:3620) (3851:3851:3851))
        (PORT d[4] (2952:2952:2952) (3073:3073:3073))
        (PORT d[5] (3076:3076:3076) (3211:3211:3211))
        (PORT d[6] (2996:2996:2996) (3113:3113:3113))
        (PORT d[7] (2762:2762:2762) (2871:2871:2871))
        (PORT d[8] (3478:3478:3478) (3636:3636:3636))
        (PORT d[9] (3281:3281:3281) (3361:3361:3361))
        (PORT d[10] (3072:3072:3072) (3207:3207:3207))
        (PORT d[11] (2376:2376:2376) (2490:2490:2490))
        (PORT d[12] (2941:2941:2941) (2995:2995:2995))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2454:2454:2454))
        (PORT d[0] (2788:2788:2788) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6845:6845:6845) (7465:7465:7465))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4723:4723:4723) (4886:4886:4886))
        (PORT d[1] (6738:6738:6738) (7008:7008:7008))
        (PORT d[2] (4567:4567:4567) (4830:4830:4830))
        (PORT d[3] (9066:9066:9066) (9331:9331:9331))
        (PORT d[4] (3273:3273:3273) (3398:3398:3398))
        (PORT d[5] (5651:5651:5651) (5846:5846:5846))
        (PORT d[6] (11577:11577:11577) (11661:11661:11661))
        (PORT d[7] (3411:3411:3411) (3532:3532:3532))
        (PORT d[8] (6251:6251:6251) (6382:6382:6382))
        (PORT d[9] (4666:4666:4666) (4988:4988:4988))
        (PORT d[10] (5266:5266:5266) (5388:5388:5388))
        (PORT d[11] (6106:6106:6106) (6282:6282:6282))
        (PORT d[12] (4265:4265:4265) (4319:4319:4319))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2655:2655:2655))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (PORT d[0] (3225:3225:3225) (3286:3286:3286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2410:2410:2410))
        (PORT d[1] (2495:2495:2495) (2615:2615:2615))
        (PORT d[2] (2215:2215:2215) (2353:2353:2353))
        (PORT d[3] (2512:2512:2512) (2592:2592:2592))
        (PORT d[4] (3386:3386:3386) (3476:3476:3476))
        (PORT d[5] (3188:3188:3188) (3264:3264:3264))
        (PORT d[6] (2854:2854:2854) (2934:2934:2934))
        (PORT d[7] (2627:2627:2627) (2701:2701:2701))
        (PORT d[8] (2818:2818:2818) (2942:2942:2942))
        (PORT d[9] (2723:2723:2723) (2827:2827:2827))
        (PORT d[10] (2565:2565:2565) (2603:2603:2603))
        (PORT d[11] (2258:2258:2258) (2327:2327:2327))
        (PORT d[12] (2026:2026:2026) (2117:2117:2117))
        (PORT clk (2470:2470:2470) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2462:2462:2462))
        (PORT d[0] (1728:1728:1728) (1744:1744:1744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3133:3133:3133) (3159:3159:3159))
        (PORT datab (1154:1154:1154) (1201:1201:1201))
        (PORT datac (797:797:797) (862:862:862))
        (PORT datad (2578:2578:2578) (2460:2460:2460))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6635:6635:6635) (7266:7266:7266))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4377:4377:4377))
        (PORT d[1] (4021:4021:4021) (4210:4210:4210))
        (PORT d[2] (5139:5139:5139) (5302:5302:5302))
        (PORT d[3] (6814:6814:6814) (7005:7005:7005))
        (PORT d[4] (4206:4206:4206) (4424:4424:4424))
        (PORT d[5] (4479:4479:4479) (4602:4602:4602))
        (PORT d[6] (11037:11037:11037) (11270:11270:11270))
        (PORT d[7] (3582:3582:3582) (3805:3805:3805))
        (PORT d[8] (6834:6834:6834) (7004:7004:7004))
        (PORT d[9] (3925:3925:3925) (4220:4220:4220))
        (PORT d[10] (4894:4894:4894) (5050:5050:5050))
        (PORT d[11] (7540:7540:7540) (7820:7820:7820))
        (PORT d[12] (5851:5851:5851) (5970:5970:5970))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2960:2960:2960))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (PORT d[0] (3517:3517:3517) (3591:3591:3591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2730:2730:2730))
        (PORT d[1] (3211:3211:3211) (3353:3353:3353))
        (PORT d[2] (2810:2810:2810) (2947:2947:2947))
        (PORT d[3] (2363:2363:2363) (2503:2503:2503))
        (PORT d[4] (3030:3030:3030) (3137:3137:3137))
        (PORT d[5] (3446:3446:3446) (3579:3579:3579))
        (PORT d[6] (2415:2415:2415) (2554:2554:2554))
        (PORT d[7] (2494:2494:2494) (2642:2642:2642))
        (PORT d[8] (3128:3128:3128) (3281:3281:3281))
        (PORT d[9] (2748:2748:2748) (2895:2895:2895))
        (PORT d[10] (2774:2774:2774) (2919:2919:2919))
        (PORT d[11] (2634:2634:2634) (2739:2739:2739))
        (PORT d[12] (2829:2829:2829) (2947:2947:2947))
        (PORT clk (2506:2506:2506) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (PORT d[0] (2336:2336:2336) (2339:2339:2339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5776:5776:5776) (6201:6201:6201))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5505:5505:5505) (5713:5713:5713))
        (PORT d[1] (5543:5543:5543) (5603:5603:5603))
        (PORT d[2] (4693:4693:4693) (4815:4815:4815))
        (PORT d[3] (7576:7576:7576) (7759:7759:7759))
        (PORT d[4] (5268:5268:5268) (5517:5517:5517))
        (PORT d[5] (5751:5751:5751) (5847:5847:5847))
        (PORT d[6] (12582:12582:12582) (12895:12895:12895))
        (PORT d[7] (4880:4880:4880) (4827:4827:4827))
        (PORT d[8] (4865:4865:4865) (5056:5056:5056))
        (PORT d[9] (3690:3690:3690) (3830:3830:3830))
        (PORT d[10] (5260:5260:5260) (5378:5378:5378))
        (PORT d[11] (5921:5921:5921) (6026:6026:6026))
        (PORT d[12] (7795:7795:7795) (7839:7839:7839))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2578:2578:2578))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (3149:3149:3149) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3855:3855:3855))
        (PORT d[1] (3061:3061:3061) (3155:3155:3155))
        (PORT d[2] (3752:3752:3752) (3862:3862:3862))
        (PORT d[3] (4227:4227:4227) (4434:4434:4434))
        (PORT d[4] (3017:3017:3017) (3171:3171:3171))
        (PORT d[5] (3070:3070:3070) (3163:3163:3163))
        (PORT d[6] (2888:2888:2888) (3059:3059:3059))
        (PORT d[7] (4230:4230:4230) (4399:4399:4399))
        (PORT d[8] (3091:3091:3091) (3229:3229:3229))
        (PORT d[9] (3045:3045:3045) (3220:3220:3220))
        (PORT d[10] (3496:3496:3496) (3650:3650:3650))
        (PORT d[11] (2279:2279:2279) (2352:2352:2352))
        (PORT d[12] (3289:3289:3289) (3334:3334:3334))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (2364:2364:2364) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1244:1244:1244))
        (PORT datab (4016:4016:4016) (4117:4117:4117))
        (PORT datac (2356:2356:2356) (2389:2389:2389))
        (PORT datad (1115:1115:1115) (1170:1170:1170))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4893:4893:4893) (5352:5352:5352))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2761:2761:2761))
        (PORT d[1] (4770:4770:4770) (4932:4932:4932))
        (PORT d[2] (3709:3709:3709) (3879:3879:3879))
        (PORT d[3] (6028:6028:6028) (6129:6129:6129))
        (PORT d[4] (4028:4028:4028) (4166:4166:4166))
        (PORT d[5] (2595:2595:2595) (2603:2603:2603))
        (PORT d[6] (2329:2329:2329) (2412:2412:2412))
        (PORT d[7] (6214:6214:6214) (6528:6528:6528))
        (PORT d[8] (3766:3766:3766) (3859:3859:3859))
        (PORT d[9] (2843:2843:2843) (2901:2901:2901))
        (PORT d[10] (4678:4678:4678) (4746:4746:4746))
        (PORT d[11] (3778:3778:3778) (3761:3761:3761))
        (PORT d[12] (3808:3808:3808) (3801:3801:3801))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1679:1679:1679))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (2384:2384:2384) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (1830:1830:1830))
        (PORT d[1] (1817:1817:1817) (1800:1800:1800))
        (PORT d[2] (1653:1653:1653) (1702:1702:1702))
        (PORT d[3] (2677:2677:2677) (2809:2809:2809))
        (PORT d[4] (2090:2090:2090) (2055:2055:2055))
        (PORT d[5] (1898:1898:1898) (1891:1891:1891))
        (PORT d[6] (2462:2462:2462) (2472:2472:2472))
        (PORT d[7] (2626:2626:2626) (2640:2640:2640))
        (PORT d[8] (1840:1840:1840) (1851:1851:1851))
        (PORT d[9] (2172:2172:2172) (2170:2170:2170))
        (PORT d[10] (2240:2240:2240) (2236:2236:2236))
        (PORT d[11] (1490:1490:1490) (1482:1482:1482))
        (PORT d[12] (1811:1811:1811) (1778:1778:1778))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (1577:1577:1577) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6514:6514:6514) (6930:6930:6930))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4845:4845:4845) (5059:5059:5059))
        (PORT d[1] (4875:4875:4875) (4945:4945:4945))
        (PORT d[2] (4397:4397:4397) (4604:4604:4604))
        (PORT d[3] (7478:7478:7478) (7634:7634:7634))
        (PORT d[4] (5144:5144:5144) (5338:5338:5338))
        (PORT d[5] (4479:4479:4479) (4603:4603:4603))
        (PORT d[6] (11867:11867:11867) (12184:12184:12184))
        (PORT d[7] (5212:5212:5212) (5197:5197:5197))
        (PORT d[8] (5119:5119:5119) (5226:5226:5226))
        (PORT d[9] (3028:3028:3028) (3179:3179:3179))
        (PORT d[10] (4570:4570:4570) (4693:4693:4693))
        (PORT d[11] (5219:5219:5219) (5325:5325:5325))
        (PORT d[12] (7032:7032:7032) (7075:7075:7075))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2578:2578:2578))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT d[0] (3488:3488:3488) (3484:3484:3484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2423:2423:2423))
        (PORT d[1] (2703:2703:2703) (2799:2799:2799))
        (PORT d[2] (2848:2848:2848) (2978:2978:2978))
        (PORT d[3] (3529:3529:3529) (3749:3749:3749))
        (PORT d[4] (2516:2516:2516) (2596:2596:2596))
        (PORT d[5] (3414:3414:3414) (3535:3535:3535))
        (PORT d[6] (3028:3028:3028) (3147:3147:3147))
        (PORT d[7] (3171:3171:3171) (3283:3283:3283))
        (PORT d[8] (3067:3067:3067) (3223:3223:3223))
        (PORT d[9] (3046:3046:3046) (3144:3144:3144))
        (PORT d[10] (3384:3384:3384) (3503:3503:3503))
        (PORT d[11] (2385:2385:2385) (2494:2494:2494))
        (PORT d[12] (3342:3342:3342) (3393:3393:3393))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (PORT d[0] (1802:1802:1802) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (994:994:994))
        (PORT datab (1696:1696:1696) (1668:1668:1668))
        (PORT datac (3033:3033:3033) (3139:3139:3139))
        (PORT datad (1190:1190:1190) (1254:1254:1254))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6957:6957:6957) (7614:7614:7614))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (5059:5059:5059))
        (PORT d[1] (5203:5203:5203) (5474:5474:5474))
        (PORT d[2] (4850:4850:4850) (5095:5095:5095))
        (PORT d[3] (7624:7624:7624) (7901:7901:7901))
        (PORT d[4] (3699:3699:3699) (3870:3870:3870))
        (PORT d[5] (6305:6305:6305) (6522:6522:6522))
        (PORT d[6] (10467:10467:10467) (10556:10556:10556))
        (PORT d[7] (3937:3937:3937) (4151:4151:4151))
        (PORT d[8] (4868:4868:4868) (5012:5012:5012))
        (PORT d[9] (4756:4756:4756) (5134:5134:5134))
        (PORT d[10] (4169:4169:4169) (4294:4294:4294))
        (PORT d[11] (7013:7013:7013) (7181:7181:7181))
        (PORT d[12] (5193:5193:5193) (5334:5334:5334))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3171:3171:3171))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT d[0] (3779:3779:3779) (3802:3802:3802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3136:3136:3136))
        (PORT d[1] (3112:3112:3112) (3242:3242:3242))
        (PORT d[2] (2552:2552:2552) (2711:2711:2711))
        (PORT d[3] (2970:2970:2970) (3099:3099:3099))
        (PORT d[4] (3107:3107:3107) (3258:3258:3258))
        (PORT d[5] (3637:3637:3637) (3749:3749:3749))
        (PORT d[6] (2641:2641:2641) (2768:2768:2768))
        (PORT d[7] (3023:3023:3023) (3128:3128:3128))
        (PORT d[8] (3080:3080:3080) (3216:3216:3216))
        (PORT d[9] (2741:2741:2741) (2850:2850:2850))
        (PORT d[10] (2947:2947:2947) (3066:3066:3066))
        (PORT d[11] (2608:2608:2608) (2708:2708:2708))
        (PORT d[12] (2848:2848:2848) (2982:2982:2982))
        (PORT clk (2473:2473:2473) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (PORT d[0] (2121:2121:2121) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5670:5670:5670) (6099:6099:6099))
        (PORT clk (2568:2568:2568) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2887:2887:2887))
        (PORT d[1] (5164:5164:5164) (5330:5330:5330))
        (PORT d[2] (2920:2920:2920) (3065:3065:3065))
        (PORT d[3] (5694:5694:5694) (5795:5795:5795))
        (PORT d[4] (3238:3238:3238) (3327:3327:3327))
        (PORT d[5] (4758:4758:4758) (4838:4838:4838))
        (PORT d[6] (12455:12455:12455) (12616:12616:12616))
        (PORT d[7] (2906:2906:2906) (2984:2984:2984))
        (PORT d[8] (2626:2626:2626) (2644:2644:2644))
        (PORT d[9] (2870:2870:2870) (2957:2957:2957))
        (PORT d[10] (5115:5115:5115) (5181:5181:5181))
        (PORT d[11] (5906:5906:5906) (5833:5833:5833))
        (PORT d[12] (4648:4648:4648) (4699:4699:4699))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (1974:1974:1974))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2597:2597:2597))
        (PORT d[0] (2673:2673:2673) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1652:1652:1652))
        (PORT d[1] (1648:1648:1648) (1611:1611:1611))
        (PORT d[2] (2035:2035:2035) (2014:2014:2014))
        (PORT d[3] (1575:1575:1575) (1640:1640:1640))
        (PORT d[4] (2019:2019:2019) (2006:2006:2006))
        (PORT d[5] (2412:2412:2412) (2442:2442:2442))
        (PORT d[6] (2706:2706:2706) (2837:2837:2837))
        (PORT d[7] (2966:2966:2966) (2922:2922:2922))
        (PORT d[8] (2275:2275:2275) (2347:2347:2347))
        (PORT d[9] (2690:2690:2690) (2758:2758:2758))
        (PORT d[10] (2321:2321:2321) (2377:2377:2377))
        (PORT d[11] (2398:2398:2398) (2499:2499:2499))
        (PORT d[12] (1942:1942:1942) (1984:1984:1984))
        (PORT clk (2521:2521:2521) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2515:2515:2515))
        (PORT d[0] (947:947:947) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2729:2729:2729) (2792:2792:2792))
        (PORT datab (923:923:923) (879:879:879))
        (PORT datac (1458:1458:1458) (1526:1526:1526))
        (PORT datad (1295:1295:1295) (1367:1367:1367))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6178:6178:6178) (6601:6601:6601))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5135:5135:5135) (5346:5346:5346))
        (PORT d[1] (5221:5221:5221) (5285:5285:5285))
        (PORT d[2] (4717:4717:4717) (4926:4926:4926))
        (PORT d[3] (8223:8223:8223) (8361:8361:8361))
        (PORT d[4] (4856:4856:4856) (5105:5105:5105))
        (PORT d[5] (4413:4413:4413) (4514:4514:4514))
        (PORT d[6] (12248:12248:12248) (12562:12562:12562))
        (PORT d[7] (4512:4512:4512) (4466:4466:4466))
        (PORT d[8] (5482:5482:5482) (5586:5586:5586))
        (PORT d[9] (3112:3112:3112) (3141:3141:3141))
        (PORT d[10] (4564:4564:4564) (4726:4726:4726))
        (PORT d[11] (5575:5575:5575) (5684:5684:5684))
        (PORT d[12] (7434:7434:7434) (7472:7472:7472))
        (PORT clk (2558:2558:2558) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3025:3025:3025))
        (PORT clk (2558:2558:2558) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (PORT d[0] (3599:3599:3599) (3656:3656:3656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3442:3442:3442))
        (PORT d[1] (2721:2721:2721) (2820:2820:2820))
        (PORT d[2] (2882:2882:2882) (3067:3067:3067))
        (PORT d[3] (3913:3913:3913) (4128:4128:4128))
        (PORT d[4] (2945:2945:2945) (3020:3020:3020))
        (PORT d[5] (3427:3427:3427) (3512:3512:3512))
        (PORT d[6] (2873:2873:2873) (3042:3042:3042))
        (PORT d[7] (3507:3507:3507) (3611:3611:3611))
        (PORT d[8] (3397:3397:3397) (3546:3546:3546))
        (PORT d[9] (3391:3391:3391) (3556:3556:3556))
        (PORT d[10] (3455:3455:3455) (3632:3632:3632))
        (PORT d[11] (2317:2317:2317) (2394:2394:2394))
        (PORT d[12] (2893:2893:2893) (2934:2934:2934))
        (PORT clk (2515:2515:2515) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (PORT d[0] (2793:2793:2793) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6159:6159:6159) (6579:6579:6579))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4837:4837:4837) (5079:5079:5079))
        (PORT d[1] (5166:5166:5166) (5244:5244:5244))
        (PORT d[2] (5091:5091:5091) (5295:5295:5295))
        (PORT d[3] (7577:7577:7577) (7760:7760:7760))
        (PORT d[4] (5226:5226:5226) (5471:5471:5471))
        (PORT d[5] (5776:5776:5776) (5875:5875:5875))
        (PORT d[6] (12617:12617:12617) (12927:12927:12927))
        (PORT d[7] (4869:4869:4869) (4857:4857:4857))
        (PORT d[8] (5499:5499:5499) (5602:5602:5602))
        (PORT d[9] (3690:3690:3690) (3829:3829:3829))
        (PORT d[10] (5305:5305:5305) (5422:5422:5422))
        (PORT d[11] (5954:5954:5954) (6059:6059:6059))
        (PORT d[12] (7675:7675:7675) (7711:7711:7711))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (2786:2786:2786))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (3209:3209:3209) (3125:3125:3125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3491:3491:3491))
        (PORT d[1] (3086:3086:3086) (3178:3178:3178))
        (PORT d[2] (2887:2887:2887) (3077:3077:3077))
        (PORT d[3] (4254:4254:4254) (4462:4462:4462))
        (PORT d[4] (2558:2558:2558) (2624:2624:2624))
        (PORT d[5] (3070:3070:3070) (3163:3163:3163))
        (PORT d[6] (2841:2841:2841) (3010:3010:3010))
        (PORT d[7] (4231:4231:4231) (4400:4400:4400))
        (PORT d[8] (3061:3061:3061) (3194:3194:3194))
        (PORT d[9] (3369:3369:3369) (3532:3532:3532))
        (PORT d[10] (3166:3166:3166) (3348:3348:3348))
        (PORT d[11] (2267:2267:2267) (2338:2338:2338))
        (PORT d[12] (3256:3256:3256) (3299:3299:3299))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (1941:1941:1941) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2153:2153:2153) (2223:2223:2223))
        (PORT datab (935:935:935) (1014:1014:1014))
        (PORT datac (2430:2430:2430) (2487:2487:2487))
        (PORT datad (1363:1363:1363) (1414:1414:1414))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5344:5344:5344) (5846:5846:5846))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (2924:2924:2924))
        (PORT d[1] (4403:4403:4403) (4375:4375:4375))
        (PORT d[2] (3216:3216:3216) (3318:3318:3318))
        (PORT d[3] (4974:4974:4974) (4967:4967:4967))
        (PORT d[4] (3067:3067:3067) (3054:3054:3054))
        (PORT d[5] (4170:4170:4170) (4266:4266:4266))
        (PORT d[6] (4401:4401:4401) (4374:4374:4374))
        (PORT d[7] (3405:3405:3405) (3389:3389:3389))
        (PORT d[8] (4972:4972:4972) (4913:4913:4913))
        (PORT d[9] (4631:4631:4631) (4776:4776:4776))
        (PORT d[10] (4045:4045:4045) (4189:4189:4189))
        (PORT d[11] (4597:4597:4597) (4531:4531:4531))
        (PORT d[12] (6899:6899:6899) (6859:6859:6859))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2843:2843:2843))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (PORT d[0] (3453:3453:3453) (3474:3474:3474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (3075:3075:3075))
        (PORT d[1] (3307:3307:3307) (3391:3391:3391))
        (PORT d[2] (3007:3007:3007) (3110:3110:3110))
        (PORT d[3] (3118:3118:3118) (3300:3300:3300))
        (PORT d[4] (2969:2969:2969) (3060:3060:3060))
        (PORT d[5] (3711:3711:3711) (3811:3811:3811))
        (PORT d[6] (2799:2799:2799) (2924:2924:2924))
        (PORT d[7] (2831:2831:2831) (3013:3013:3013))
        (PORT d[8] (2652:2652:2652) (2761:2761:2761))
        (PORT d[9] (2676:2676:2676) (2809:2809:2809))
        (PORT d[10] (3470:3470:3470) (3614:3614:3614))
        (PORT d[11] (3155:3155:3155) (3289:3289:3289))
        (PORT d[12] (3012:3012:3012) (3101:3101:3101))
        (PORT clk (2441:2441:2441) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (PORT d[0] (2026:2026:2026) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4871:4871:4871) (5325:5325:5325))
        (PORT clk (2582:2582:2582) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2011:2011:2011))
        (PORT d[1] (5159:5159:5159) (5322:5322:5322))
        (PORT d[2] (1461:1461:1461) (1496:1496:1496))
        (PORT d[3] (6709:6709:6709) (6805:6805:6805))
        (PORT d[4] (2142:2142:2142) (2150:2150:2150))
        (PORT d[5] (2939:2939:2939) (2949:2949:2949))
        (PORT d[6] (1580:1580:1580) (1634:1634:1634))
        (PORT d[7] (2650:2650:2650) (2737:2737:2737))
        (PORT d[8] (4499:4499:4499) (4584:4584:4584))
        (PORT d[9] (2661:2661:2661) (2779:2779:2779))
        (PORT d[10] (1757:1757:1757) (1783:1783:1783))
        (PORT d[11] (4577:4577:4577) (4576:4576:4576))
        (PORT d[12] (3058:3058:3058) (3055:3055:3055))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1249:1249:1249))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2608:2608:2608))
        (PORT d[0] (1968:1968:1968) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (867:867:867))
        (PORT d[1] (784:784:784) (774:774:774))
        (PORT d[2] (825:825:825) (811:811:811))
        (PORT d[3] (807:807:807) (800:800:800))
        (PORT d[4] (1484:1484:1484) (1472:1472:1472))
        (PORT d[5] (870:870:870) (877:877:877))
        (PORT d[6] (798:798:798) (792:792:792))
        (PORT d[7] (1080:1080:1080) (1061:1061:1061))
        (PORT d[8] (1425:1425:1425) (1421:1421:1421))
        (PORT d[9] (1515:1515:1515) (1517:1517:1517))
        (PORT d[10] (826:826:826) (832:832:832))
        (PORT d[11] (859:859:859) (854:854:854))
        (PORT d[12] (1850:1850:1850) (1814:1814:1814))
        (PORT clk (2535:2535:2535) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2526:2526:2526))
        (PORT d[0] (1181:1181:1181) (1085:1085:1085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2236:2236:2236) (2347:2347:2347))
        (PORT datab (1855:1855:1855) (1911:1911:1911))
        (PORT datac (1124:1124:1124) (1173:1173:1173))
        (PORT datad (973:973:973) (955:955:955))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (676:676:676))
        (PORT datab (1345:1345:1345) (1407:1407:1407))
        (PORT datac (1124:1124:1124) (1115:1115:1115))
        (PORT datad (1312:1312:1312) (1340:1340:1340))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (598:598:598))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (402:402:402) (425:425:425))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1021:1021:1021))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (684:684:684) (694:694:694))
        (PORT datad (1445:1445:1445) (1490:1490:1490))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4367:4367:4367) (4766:4766:4766))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5388:5388:5388) (5532:5532:5532))
        (PORT d[1] (4243:4243:4243) (4336:4336:4336))
        (PORT d[2] (6016:6016:6016) (6373:6373:6373))
        (PORT d[3] (7564:7564:7564) (7761:7761:7761))
        (PORT d[4] (5284:5284:5284) (5546:5546:5546))
        (PORT d[5] (7198:7198:7198) (7509:7509:7509))
        (PORT d[6] (11095:11095:11095) (11355:11355:11355))
        (PORT d[7] (5128:5128:5128) (5454:5454:5454))
        (PORT d[8] (6086:6086:6086) (6327:6327:6327))
        (PORT d[9] (3728:3728:3728) (3862:3862:3862))
        (PORT d[10] (5163:5163:5163) (5261:5261:5261))
        (PORT d[11] (4889:4889:4889) (4954:4954:4954))
        (PORT d[12] (5140:5140:5140) (5289:5289:5289))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2759:2759:2759))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (PORT d[0] (3415:3415:3415) (3390:3390:3390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2841:2841:2841))
        (PORT d[1] (3015:3015:3015) (3077:3077:3077))
        (PORT d[2] (3246:3246:3246) (3355:3355:3355))
        (PORT d[3] (3948:3948:3948) (4172:4172:4172))
        (PORT d[4] (3021:3021:3021) (3140:3140:3140))
        (PORT d[5] (3032:3032:3032) (3161:3161:3161))
        (PORT d[6] (2641:2641:2641) (2761:2761:2761))
        (PORT d[7] (2737:2737:2737) (2845:2845:2845))
        (PORT d[8] (3422:3422:3422) (3572:3572:3572))
        (PORT d[9] (3626:3626:3626) (3706:3706:3706))
        (PORT d[10] (3112:3112:3112) (3253:3253:3253))
        (PORT d[11] (2350:2350:2350) (2430:2430:2430))
        (PORT d[12] (3259:3259:3259) (3301:3301:3301))
        (PORT clk (2456:2456:2456) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (PORT d[0] (2679:2679:2679) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6177:6177:6177) (6768:6768:6768))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5225:5225:5225) (5478:5478:5478))
        (PORT d[1] (4408:4408:4408) (4588:4588:4588))
        (PORT d[2] (3328:3328:3328) (3494:3494:3494))
        (PORT d[3] (6339:6339:6339) (6467:6467:6467))
        (PORT d[4] (3330:3330:3330) (3472:3472:3472))
        (PORT d[5] (5451:5451:5451) (5582:5582:5582))
        (PORT d[6] (5199:5199:5199) (5263:5263:5263))
        (PORT d[7] (3790:3790:3790) (4019:4019:4019))
        (PORT d[8] (5565:5565:5565) (5757:5757:5757))
        (PORT d[9] (5092:5092:5092) (5308:5308:5308))
        (PORT d[10] (3274:3274:3274) (3431:3431:3431))
        (PORT d[11] (7217:7217:7217) (7526:7526:7526))
        (PORT d[12] (5416:5416:5416) (5437:5437:5437))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2967:2967:2967))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (3548:3548:3548) (3598:3598:3598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (3086:3086:3086))
        (PORT d[1] (3058:3058:3058) (3174:3174:3174))
        (PORT d[2] (3070:3070:3070) (3200:3200:3200))
        (PORT d[3] (2689:2689:2689) (2823:2823:2823))
        (PORT d[4] (3431:3431:3431) (3579:3579:3579))
        (PORT d[5] (3282:3282:3282) (3399:3399:3399))
        (PORT d[6] (2783:2783:2783) (2902:2902:2902))
        (PORT d[7] (3103:3103:3103) (3251:3251:3251))
        (PORT d[8] (2910:2910:2910) (3020:3020:3020))
        (PORT d[9] (3097:3097:3097) (3241:3241:3241))
        (PORT d[10] (2445:2445:2445) (2606:2606:2606))
        (PORT d[11] (2881:2881:2881) (3028:3028:3028))
        (PORT d[12] (3036:3036:3036) (3158:3158:3158))
        (PORT clk (2478:2478:2478) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (PORT d[0] (2714:2714:2714) (2739:2739:2739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1245:1245:1245))
        (PORT datab (2306:2306:2306) (2414:2414:2414))
        (PORT datac (2286:2286:2286) (2387:2387:2387))
        (PORT datad (1116:1116:1116) (1171:1171:1171))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6064:6064:6064) (6608:6608:6608))
        (PORT clk (2485:2485:2485) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4744:4744:4744) (4959:4959:4959))
        (PORT d[1] (3722:3722:3722) (3919:3919:3919))
        (PORT d[2] (2971:2971:2971) (3102:3102:3102))
        (PORT d[3] (7842:7842:7842) (7981:7981:7981))
        (PORT d[4] (2933:2933:2933) (3038:3038:3038))
        (PORT d[5] (5114:5114:5114) (5214:5214:5214))
        (PORT d[6] (6642:6642:6642) (6709:6709:6709))
        (PORT d[7] (3531:3531:3531) (3747:3747:3747))
        (PORT d[8] (4994:4994:4994) (5205:5205:5205))
        (PORT d[9] (6559:6559:6559) (6777:6777:6777))
        (PORT d[10] (5161:5161:5161) (5305:5305:5305))
        (PORT d[11] (6880:6880:6880) (7145:7145:7145))
        (PORT d[12] (6366:6366:6366) (6374:6374:6374))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (3001:3001:3001))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2508:2508:2508))
        (PORT d[0] (3558:3558:3558) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2625:2625:2625))
        (PORT d[1] (2629:2629:2629) (2704:2704:2704))
        (PORT d[2] (2369:2369:2369) (2452:2452:2452))
        (PORT d[3] (2749:2749:2749) (2864:2864:2864))
        (PORT d[4] (2653:2653:2653) (2768:2768:2768))
        (PORT d[5] (2916:2916:2916) (2989:2989:2989))
        (PORT d[6] (2739:2739:2739) (2854:2854:2854))
        (PORT d[7] (2666:2666:2666) (2752:2752:2752))
        (PORT d[8] (2659:2659:2659) (2783:2783:2783))
        (PORT d[9] (3152:3152:3152) (3332:3332:3332))
        (PORT d[10] (2028:2028:2028) (2146:2146:2146))
        (PORT d[11] (2481:2481:2481) (2590:2590:2590))
        (PORT d[12] (2795:2795:2795) (2923:2923:2923))
        (PORT clk (2438:2438:2438) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2426:2426:2426))
        (PORT d[0] (2351:2351:2351) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6017:6017:6017) (6558:6558:6558))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4825:4825:4825) (5041:5041:5041))
        (PORT d[1] (5266:5266:5266) (5536:5536:5536))
        (PORT d[2] (5193:5193:5193) (5390:5390:5390))
        (PORT d[3] (5296:5296:5296) (5361:5361:5361))
        (PORT d[4] (4528:4528:4528) (4747:4747:4747))
        (PORT d[5] (4714:4714:4714) (4859:4859:4859))
        (PORT d[6] (6876:6876:6876) (6882:6882:6882))
        (PORT d[7] (5625:5625:5625) (5904:5904:5904))
        (PORT d[8] (4937:4937:4937) (5147:5147:5147))
        (PORT d[9] (5202:5202:5202) (5401:5401:5401))
        (PORT d[10] (4728:4728:4728) (4881:4881:4881))
        (PORT d[11] (9043:9043:9043) (9386:9386:9386))
        (PORT d[12] (6460:6460:6460) (6479:6479:6479))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2531:2531:2531))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT d[0] (3162:3162:3162) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2576:2576:2576))
        (PORT d[1] (2536:2536:2536) (2601:2601:2601))
        (PORT d[2] (2439:2439:2439) (2575:2575:2575))
        (PORT d[3] (1983:1983:1983) (2089:2089:2089))
        (PORT d[4] (3230:3230:3230) (3296:3296:3296))
        (PORT d[5] (3189:3189:3189) (3334:3334:3334))
        (PORT d[6] (2655:2655:2655) (2714:2714:2714))
        (PORT d[7] (2464:2464:2464) (2606:2606:2606))
        (PORT d[8] (2542:2542:2542) (2646:2646:2646))
        (PORT d[9] (2688:2688:2688) (2711:2711:2711))
        (PORT d[10] (2001:2001:2001) (2106:2106:2106))
        (PORT d[11] (3066:3066:3066) (3162:3162:3162))
        (PORT d[12] (3136:3136:3136) (3293:3293:3293))
        (PORT clk (2441:2441:2441) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2430:2430:2430))
        (PORT d[0] (1963:1963:1963) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1244:1244:1244))
        (PORT datab (2058:2058:2058) (2075:2075:2075))
        (PORT datac (2352:2352:2352) (2438:2438:2438))
        (PORT datad (1117:1117:1117) (1172:1172:1172))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6144:6144:6144) (6700:6700:6700))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5169:5169:5169) (5390:5390:5390))
        (PORT d[1] (6351:6351:6351) (6612:6612:6612))
        (PORT d[2] (5934:5934:5934) (6136:6136:6136))
        (PORT d[3] (6040:6040:6040) (6097:6097:6097))
        (PORT d[4] (4894:4894:4894) (5108:5108:5108))
        (PORT d[5] (5414:5414:5414) (5554:5554:5554))
        (PORT d[6] (7550:7550:7550) (7548:7548:7548))
        (PORT d[7] (6331:6331:6331) (6607:6607:6607))
        (PORT d[8] (5351:5351:5351) (5561:5561:5561))
        (PORT d[9] (3364:3364:3364) (3517:3517:3517))
        (PORT d[10] (5054:5054:5054) (5207:5207:5207))
        (PORT d[11] (6966:6966:6966) (7268:7268:7268))
        (PORT d[12] (7166:7166:7166) (7179:7179:7179))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3259:3259:3259))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (3873:3873:3873) (3916:3916:3916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2042:2042:2042))
        (PORT d[1] (2135:2135:2135) (2172:2172:2172))
        (PORT d[2] (2018:2018:2018) (2114:2114:2114))
        (PORT d[3] (1983:1983:1983) (2087:2087:2087))
        (PORT d[4] (2617:2617:2617) (2718:2718:2718))
        (PORT d[5] (2815:2815:2815) (2959:2959:2959))
        (PORT d[6] (2334:2334:2334) (2415:2415:2415))
        (PORT d[7] (2355:2355:2355) (2454:2454:2454))
        (PORT d[8] (1926:1926:1926) (2016:2016:2016))
        (PORT d[9] (2062:2062:2062) (2099:2099:2099))
        (PORT d[10] (2344:2344:2344) (2450:2450:2450))
        (PORT d[11] (2694:2694:2694) (2750:2750:2750))
        (PORT d[12] (1992:1992:1992) (2068:2068:2068))
        (PORT clk (2482:2482:2482) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (PORT d[0] (2395:2395:2395) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6668:6668:6668) (7307:7307:7307))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3791:3791:3791))
        (PORT d[1] (4036:4036:4036) (4193:4193:4193))
        (PORT d[2] (3008:3008:3008) (3151:3151:3151))
        (PORT d[3] (6834:6834:6834) (7014:7014:7014))
        (PORT d[4] (4124:4124:4124) (4328:4328:4328))
        (PORT d[5] (4479:4479:4479) (4599:4599:4599))
        (PORT d[6] (10660:10660:10660) (10866:10866:10866))
        (PORT d[7] (3685:3685:3685) (3816:3816:3816))
        (PORT d[8] (6045:6045:6045) (6221:6221:6221))
        (PORT d[9] (4679:4679:4679) (4962:4962:4962))
        (PORT d[10] (5341:5341:5341) (5477:5477:5477))
        (PORT d[11] (7827:7827:7827) (8031:8031:8031))
        (PORT d[12] (5090:5090:5090) (5214:5214:5214))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2771:2771:2771))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (3399:3399:3399) (3402:3402:3402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3105:3105:3105))
        (PORT d[1] (3284:3284:3284) (3440:3440:3440))
        (PORT d[2] (2787:2787:2787) (2934:2934:2934))
        (PORT d[3] (1995:1995:1995) (2102:2102:2102))
        (PORT d[4] (3423:3423:3423) (3535:3535:3535))
        (PORT d[5] (2903:2903:2903) (2990:2990:2990))
        (PORT d[6] (3166:3166:3166) (3303:3303:3303))
        (PORT d[7] (3186:3186:3186) (3328:3328:3328))
        (PORT d[8] (2810:2810:2810) (2935:2935:2935))
        (PORT d[9] (3206:3206:3206) (3350:3350:3350))
        (PORT d[10] (3129:3129:3129) (3270:3270:3270))
        (PORT d[11] (2292:2292:2292) (2367:2367:2367))
        (PORT d[12] (2395:2395:2395) (2480:2480:2480))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT d[0] (1798:1798:1798) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1245:1245:1245))
        (PORT datab (1637:1637:1637) (1625:1625:1625))
        (PORT datac (2074:2074:2074) (2126:2126:2126))
        (PORT datad (1117:1117:1117) (1171:1171:1171))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1492:1492:1492) (1533:1533:1533))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1324:1324:1324) (1358:1358:1358))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4219:4219:4219) (4554:4554:4554))
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5144:5144:5144) (5327:5327:5327))
        (PORT d[1] (3634:3634:3634) (3792:3792:3792))
        (PORT d[2] (6760:6760:6760) (7065:7065:7065))
        (PORT d[3] (7122:7122:7122) (7251:7251:7251))
        (PORT d[4] (5484:5484:5484) (5689:5689:5689))
        (PORT d[5] (6059:6059:6059) (6328:6328:6328))
        (PORT d[6] (12372:12372:12372) (12554:12554:12554))
        (PORT d[7] (5068:5068:5068) (5395:5395:5395))
        (PORT d[8] (6914:6914:6914) (7124:7124:7124))
        (PORT d[9] (6641:6641:6641) (7050:7050:7050))
        (PORT d[10] (5671:5671:5671) (5699:5699:5699))
        (PORT d[11] (3788:3788:3788) (3810:3810:3810))
        (PORT d[12] (4789:4789:4789) (4942:4942:4942))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3444:3444:3444))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (PORT d[0] (4009:4009:4009) (4075:4075:4075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2308:2308:2308))
        (PORT d[1] (2665:2665:2665) (2746:2746:2746))
        (PORT d[2] (2028:2028:2028) (2105:2105:2105))
        (PORT d[3] (2398:2398:2398) (2548:2548:2548))
        (PORT d[4] (2719:2719:2719) (2866:2866:2866))
        (PORT d[5] (3879:3879:3879) (3922:3922:3922))
        (PORT d[6] (2169:2169:2169) (2242:2242:2242))
        (PORT d[7] (3009:3009:3009) (3018:3018:3018))
        (PORT d[8] (3123:3123:3123) (3264:3264:3264))
        (PORT d[9] (3201:3201:3201) (3350:3350:3350))
        (PORT d[10] (1948:1948:1948) (1997:1997:1997))
        (PORT d[11] (2520:2520:2520) (2654:2654:2654))
        (PORT d[12] (3047:3047:3047) (3150:3150:3150))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (PORT d[0] (1933:1933:1933) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4837:4837:4837))
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5790:5790:5790) (5963:5963:5963))
        (PORT d[1] (3659:3659:3659) (3820:3820:3820))
        (PORT d[2] (6755:6755:6755) (7074:7074:7074))
        (PORT d[3] (7157:7157:7157) (7288:7288:7288))
        (PORT d[4] (5876:5876:5876) (6078:6078:6078))
        (PORT d[5] (3311:3311:3311) (3308:3308:3308))
        (PORT d[6] (12347:12347:12347) (12529:12529:12529))
        (PORT d[7] (5091:5091:5091) (5420:5420:5420))
        (PORT d[8] (6920:6920:6920) (7131:7131:7131))
        (PORT d[9] (6615:6615:6615) (7021:7021:7021))
        (PORT d[10] (5727:5727:5727) (5757:5757:5757))
        (PORT d[11] (3827:3827:3827) (3855:3855:3855))
        (PORT d[12] (3788:3788:3788) (3771:3771:3771))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2157:2157:2157))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (PORT d[0] (2886:2886:2886) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1632:1632:1632))
        (PORT d[1] (3041:3041:3041) (3119:3119:3119))
        (PORT d[2] (2370:2370:2370) (2451:2451:2451))
        (PORT d[3] (2357:2357:2357) (2502:2502:2502))
        (PORT d[4] (2767:2767:2767) (2918:2918:2918))
        (PORT d[5] (3151:3151:3151) (3286:3286:3286))
        (PORT d[6] (2495:2495:2495) (2551:2551:2551))
        (PORT d[7] (2931:2931:2931) (2933:2933:2933))
        (PORT d[8] (2558:2558:2558) (2565:2565:2565))
        (PORT d[9] (2844:2844:2844) (2837:2837:2837))
        (PORT d[10] (1933:1933:1933) (1990:1990:1990))
        (PORT d[11] (3139:3139:3139) (3245:3245:3245))
        (PORT d[12] (2849:2849:2849) (2872:2872:2872))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (PORT d[0] (2602:2602:2602) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1245:1245:1245))
        (PORT datab (2630:2630:2630) (2597:2597:2597))
        (PORT datac (2598:2598:2598) (2552:2552:2552))
        (PORT datad (1119:1119:1119) (1174:1174:1174))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1012:1012:1012) (1058:1058:1058))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5783:5783:5783) (6323:6323:6323))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4397:4397:4397))
        (PORT d[1] (4946:4946:4946) (5253:5253:5253))
        (PORT d[2] (4601:4601:4601) (4878:4878:4878))
        (PORT d[3] (6614:6614:6614) (6670:6670:6670))
        (PORT d[4] (4043:4043:4043) (4207:4207:4207))
        (PORT d[5] (3186:3186:3186) (3288:3288:3288))
        (PORT d[6] (4262:4262:4262) (4235:4235:4235))
        (PORT d[7] (3935:3935:3935) (3910:3910:3910))
        (PORT d[8] (5603:5603:5603) (5863:5863:5863))
        (PORT d[9] (3999:3999:3999) (4186:4186:4186))
        (PORT d[10] (2498:2498:2498) (2607:2607:2607))
        (PORT d[11] (4492:4492:4492) (4430:4430:4430))
        (PORT d[12] (3954:3954:3954) (3940:3940:3940))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2248:2248:2248))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (PORT d[0] (2856:2856:2856) (2879:2879:2879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (3097:3097:3097))
        (PORT d[1] (3279:3279:3279) (3383:3383:3383))
        (PORT d[2] (2464:2464:2464) (2503:2503:2503))
        (PORT d[3] (3633:3633:3633) (3801:3801:3801))
        (PORT d[4] (3766:3766:3766) (3932:3932:3932))
        (PORT d[5] (3149:3149:3149) (3325:3325:3325))
        (PORT d[6] (2644:2644:2644) (2705:2705:2705))
        (PORT d[7] (2676:2676:2676) (2764:2764:2764))
        (PORT d[8] (2223:2223:2223) (2293:2293:2293))
        (PORT d[9] (2942:2942:2942) (3007:3007:3007))
        (PORT d[10] (1996:1996:1996) (2087:2087:2087))
        (PORT d[11] (3196:3196:3196) (3379:3379:3379))
        (PORT d[12] (3286:3286:3286) (3463:3463:3463))
        (PORT clk (2502:2502:2502) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2490:2490:2490))
        (PORT d[0] (1696:1696:1696) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (5295:5295:5295))
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7516:7516:7516) (7630:7630:7630))
        (PORT d[1] (1777:1777:1777) (1787:1787:1787))
        (PORT d[2] (3619:3619:3619) (3772:3772:3772))
        (PORT d[3] (7775:7775:7775) (7887:7887:7887))
        (PORT d[4] (2651:2651:2651) (2618:2618:2618))
        (PORT d[5] (4708:4708:4708) (4631:4631:4631))
        (PORT d[6] (4460:4460:4460) (4566:4566:4566))
        (PORT d[7] (2298:2298:2298) (2288:2288:2288))
        (PORT d[8] (4865:4865:4865) (4954:4954:4954))
        (PORT d[9] (3372:3372:3372) (3492:3492:3492))
        (PORT d[10] (1804:1804:1804) (1811:1811:1811))
        (PORT d[11] (5187:5187:5187) (5245:5245:5245))
        (PORT d[12] (6817:6817:6817) (6952:6952:6952))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (1988:1988:1988))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (PORT d[0] (2437:2437:2437) (2323:2323:2323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2640:2640:2640))
        (PORT d[1] (2297:2297:2297) (2347:2347:2347))
        (PORT d[2] (2409:2409:2409) (2516:2516:2516))
        (PORT d[3] (3174:3174:3174) (3372:3372:3372))
        (PORT d[4] (2217:2217:2217) (2276:2276:2276))
        (PORT d[5] (2315:2315:2315) (2374:2374:2374))
        (PORT d[6] (2810:2810:2810) (2936:2936:2936))
        (PORT d[7] (2441:2441:2441) (2551:2551:2551))
        (PORT d[8] (2963:2963:2963) (3054:3054:3054))
        (PORT d[9] (2965:2965:2965) (3056:3056:3056))
        (PORT d[10] (2443:2443:2443) (2598:2598:2598))
        (PORT d[11] (2240:2240:2240) (2273:2273:2273))
        (PORT d[12] (2880:2880:2880) (2884:2884:2884))
        (PORT clk (2515:2515:2515) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (PORT d[0] (1404:1404:1404) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1246:1246:1246))
        (PORT datab (3049:3049:3049) (3087:3087:3087))
        (PORT datac (2267:2267:2267) (2199:2199:2199))
        (PORT datad (1120:1120:1120) (1175:1175:1175))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5162:5162:5162) (5593:5593:5593))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5808:5808:5808) (6065:6065:6065))
        (PORT d[1] (4733:4733:4733) (4930:4930:4930))
        (PORT d[2] (4343:4343:4343) (4469:4469:4469))
        (PORT d[3] (7213:7213:7213) (7398:7398:7398))
        (PORT d[4] (4902:4902:4902) (5181:5181:5181))
        (PORT d[5] (4787:4787:4787) (4927:4927:4927))
        (PORT d[6] (12579:12579:12579) (12921:12921:12921))
        (PORT d[7] (4536:4536:4536) (4526:4526:4526))
        (PORT d[8] (4877:4877:4877) (5067:5067:5067))
        (PORT d[9] (2698:2698:2698) (2720:2720:2720))
        (PORT d[10] (4953:4953:4953) (5118:5118:5118))
        (PORT d[11] (6367:6367:6367) (6471:6471:6471))
        (PORT d[12] (6686:6686:6686) (6740:6740:6740))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2135:2135:2135))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (2795:2795:2795) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3764:3764:3764))
        (PORT d[1] (3496:3496:3496) (3626:3626:3626))
        (PORT d[2] (3379:3379:3379) (3495:3495:3495))
        (PORT d[3] (3888:3888:3888) (4114:4114:4114))
        (PORT d[4] (3369:3369:3369) (3510:3510:3510))
        (PORT d[5] (2710:2710:2710) (2808:2808:2808))
        (PORT d[6] (2837:2837:2837) (2970:2970:2970))
        (PORT d[7] (3866:3866:3866) (4035:4035:4035))
        (PORT d[8] (2695:2695:2695) (2836:2836:2836))
        (PORT d[9] (3313:3313:3313) (3422:3422:3422))
        (PORT d[10] (3145:3145:3145) (3303:3303:3303))
        (PORT d[11] (3095:3095:3095) (3205:3205:3205))
        (PORT d[12] (3702:3702:3702) (3922:3922:3922))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (2405:2405:2405) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4859:4859:4859) (5316:5316:5316))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2722:2722:2722))
        (PORT d[1] (4796:4796:4796) (4961:4961:4961))
        (PORT d[2] (3717:3717:3717) (3888:3888:3888))
        (PORT d[3] (6011:6011:6011) (6112:6112:6112))
        (PORT d[4] (4415:4415:4415) (4548:4548:4548))
        (PORT d[5] (2304:2304:2304) (2322:2322:2322))
        (PORT d[6] (2236:2236:2236) (2269:2269:2269))
        (PORT d[7] (2534:2534:2534) (2614:2614:2614))
        (PORT d[8] (4120:4120:4120) (4210:4210:4210))
        (PORT d[9] (3160:3160:3160) (3214:3214:3214))
        (PORT d[10] (4686:4686:4686) (4754:4754:4754))
        (PORT d[11] (4128:4128:4128) (4110:4110:4110))
        (PORT d[12] (2377:2377:2377) (2388:2388:2388))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1638:1638:1638))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (2336:2336:2336) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1845:1845:1845))
        (PORT d[1] (1840:1840:1840) (1822:1822:1822))
        (PORT d[2] (2040:2040:2040) (2093:2093:2093))
        (PORT d[3] (2722:2722:2722) (2859:2859:2859))
        (PORT d[4] (2108:2108:2108) (2073:2073:2073))
        (PORT d[5] (1581:1581:1581) (1583:1583:1583))
        (PORT d[6] (1534:1534:1534) (1519:1519:1519))
        (PORT d[7] (1463:1463:1463) (1467:1467:1467))
        (PORT d[8] (1416:1416:1416) (1413:1413:1413))
        (PORT d[9] (1529:1529:1529) (1542:1542:1542))
        (PORT d[10] (1486:1486:1486) (1492:1492:1492))
        (PORT d[11] (1508:1508:1508) (1493:1493:1493))
        (PORT d[12] (1472:1472:1472) (1438:1438:1438))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT d[0] (1326:1326:1326) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2685:2685:2685) (2733:2733:2733))
        (PORT datab (1681:1681:1681) (1660:1660:1660))
        (PORT datac (1244:1244:1244) (1306:1306:1306))
        (PORT datad (1114:1114:1114) (1194:1194:1194))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (510:510:510))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (1445:1445:1445) (1490:1490:1490))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (4674:4674:4674))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3781:3781:3781))
        (PORT d[1] (5323:5323:5323) (5646:5646:5646))
        (PORT d[2] (4951:4951:4951) (5212:5212:5212))
        (PORT d[3] (6420:6420:6420) (6585:6585:6585))
        (PORT d[4] (4527:4527:4527) (4748:4748:4748))
        (PORT d[5] (6726:6726:6726) (6995:6995:6995))
        (PORT d[6] (10238:10238:10238) (10401:10401:10401))
        (PORT d[7] (4381:4381:4381) (4672:4672:4672))
        (PORT d[8] (5510:5510:5510) (5676:5676:5676))
        (PORT d[9] (5893:5893:5893) (6290:6290:6290))
        (PORT d[10] (4121:4121:4121) (4237:4237:4237))
        (PORT d[11] (4499:4499:4499) (4556:4556:4556))
        (PORT d[12] (5549:5549:5549) (5693:5693:5693))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3231:3231:3231))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (PORT d[0] (3837:3837:3837) (3839:3839:3839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2577:2577:2577))
        (PORT d[1] (3235:3235:3235) (3360:3360:3360))
        (PORT d[2] (2508:2508:2508) (2651:2651:2651))
        (PORT d[3] (2966:2966:2966) (3069:3069:3069))
        (PORT d[4] (3849:3849:3849) (4060:4060:4060))
        (PORT d[5] (2748:2748:2748) (2821:2821:2821))
        (PORT d[6] (2956:2956:2956) (3077:3077:3077))
        (PORT d[7] (3492:3492:3492) (3604:3604:3604))
        (PORT d[8] (3416:3416:3416) (3515:3515:3515))
        (PORT d[9] (3454:3454:3454) (3614:3614:3614))
        (PORT d[10] (2671:2671:2671) (2793:2793:2793))
        (PORT d[11] (2628:2628:2628) (2727:2727:2727))
        (PORT d[12] (3183:3183:3183) (3330:3330:3330))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (2063:2063:2063) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6497:6497:6497) (7077:7077:7077))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3343:3343:3343))
        (PORT d[1] (3338:3338:3338) (3475:3475:3475))
        (PORT d[2] (2909:2909:2909) (3010:3010:3010))
        (PORT d[3] (6123:6123:6123) (6278:6278:6278))
        (PORT d[4] (2515:2515:2515) (2577:2577:2577))
        (PORT d[5] (6757:6757:6757) (6944:6944:6944))
        (PORT d[6] (8107:8107:8107) (8181:8181:8181))
        (PORT d[7] (3132:3132:3132) (3314:3314:3314))
        (PORT d[8] (4841:4841:4841) (4950:4950:4950))
        (PORT d[9] (3387:3387:3387) (3571:3571:3571))
        (PORT d[10] (5238:5238:5238) (5324:5324:5324))
        (PORT d[11] (6434:6434:6434) (6649:6649:6649))
        (PORT d[12] (5323:5323:5323) (5375:5375:5375))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2121:2121:2121))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3153:3153:3153) (3151:3151:3151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2668:2668:2668))
        (PORT d[1] (2515:2515:2515) (2590:2590:2590))
        (PORT d[2] (2414:2414:2414) (2546:2546:2546))
        (PORT d[3] (2334:2334:2334) (2426:2426:2426))
        (PORT d[4] (3004:3004:3004) (3066:3066:3066))
        (PORT d[5] (2155:2155:2155) (2197:2197:2197))
        (PORT d[6] (2672:2672:2672) (2751:2751:2751))
        (PORT d[7] (2650:2650:2650) (2779:2779:2779))
        (PORT d[8] (2621:2621:2621) (2739:2739:2739))
        (PORT d[9] (2686:2686:2686) (2787:2787:2787))
        (PORT d[10] (3249:3249:3249) (3335:3335:3335))
        (PORT d[11] (1836:1836:1836) (1859:1859:1859))
        (PORT d[12] (2352:2352:2352) (2434:2434:2434))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (PORT d[0] (2043:2043:2043) (2015:2015:2015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1245:1245:1245))
        (PORT datab (2755:2755:2755) (2750:2750:2750))
        (PORT datac (2015:2015:2015) (1886:1886:1886))
        (PORT datad (1118:1118:1118) (1173:1173:1173))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5680:5680:5680) (6177:6177:6177))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3255:3255:3255))
        (PORT d[1] (3675:3675:3675) (3653:3653:3653))
        (PORT d[2] (3214:3214:3214) (3318:3318:3318))
        (PORT d[3] (4644:4644:4644) (4648:4648:4648))
        (PORT d[4] (3438:3438:3438) (3425:3425:3425))
        (PORT d[5] (3848:3848:3848) (3950:3950:3950))
        (PORT d[6] (3680:3680:3680) (3659:3659:3659))
        (PORT d[7] (4954:4954:4954) (5262:5262:5262))
        (PORT d[8] (4268:4268:4268) (4213:4213:4213))
        (PORT d[9] (4281:4281:4281) (4428:4428:4428))
        (PORT d[10] (3680:3680:3680) (3830:3830:3830))
        (PORT d[11] (4235:4235:4235) (4167:4167:4167))
        (PORT d[12] (6512:6512:6512) (6474:6474:6474))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3327:3327:3327))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (3942:3942:3942) (3958:3958:3958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2784:2784:2784))
        (PORT d[1] (3688:3688:3688) (3787:3787:3787))
        (PORT d[2] (3019:3019:3019) (3127:3127:3127))
        (PORT d[3] (3220:3220:3220) (3447:3447:3447))
        (PORT d[4] (3306:3306:3306) (3407:3407:3407))
        (PORT d[5] (3366:3366:3366) (3469:3469:3469))
        (PORT d[6] (2455:2455:2455) (2585:2585:2585))
        (PORT d[7] (2828:2828:2828) (3009:3009:3009))
        (PORT d[8] (2670:2670:2670) (2782:2782:2782))
        (PORT d[9] (2661:2661:2661) (2792:2792:2792))
        (PORT d[10] (3136:3136:3136) (3282:3282:3282))
        (PORT d[11] (3864:3864:3864) (4029:4029:4029))
        (PORT d[12] (3346:3346:3346) (3427:3427:3427))
        (PORT clk (2464:2464:2464) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2452:2452:2452))
        (PORT d[0] (2195:2195:2195) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5348:5348:5348) (5845:5845:5845))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4612:4612:4612))
        (PORT d[1] (2103:2103:2103) (2109:2109:2109))
        (PORT d[2] (3134:3134:3134) (3209:3209:3209))
        (PORT d[3] (2542:2542:2542) (2549:2549:2549))
        (PORT d[4] (2019:2019:2019) (2005:2005:2005))
        (PORT d[5] (1760:1760:1760) (1776:1776:1776))
        (PORT d[6] (1796:1796:1796) (1804:1804:1804))
        (PORT d[7] (2141:2141:2141) (2151:2151:2151))
        (PORT d[8] (3627:3627:3627) (3571:3571:3571))
        (PORT d[9] (4278:4278:4278) (4375:4375:4375))
        (PORT d[10] (3203:3203:3203) (3189:3189:3189))
        (PORT d[11] (5661:5661:5661) (5587:5587:5587))
        (PORT d[12] (5152:5152:5152) (5125:5125:5125))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2374:2374:2374))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (3072:3072:3072) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2659:2659:2659))
        (PORT d[1] (2777:2777:2777) (2821:2821:2821))
        (PORT d[2] (3020:3020:3020) (3138:3138:3138))
        (PORT d[3] (3815:3815:3815) (4005:4005:4005))
        (PORT d[4] (2886:2886:2886) (2944:2944:2944))
        (PORT d[5] (2352:2352:2352) (2454:2454:2454))
        (PORT d[6] (2623:2623:2623) (2687:2687:2687))
        (PORT d[7] (3225:3225:3225) (3363:3363:3363))
        (PORT d[8] (2234:2234:2234) (2329:2329:2329))
        (PORT d[9] (2287:2287:2287) (2385:2385:2385))
        (PORT d[10] (2700:2700:2700) (2807:2807:2807))
        (PORT d[11] (2304:2304:2304) (2378:2378:2378))
        (PORT d[12] (2635:2635:2635) (2694:2694:2694))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2473:2473:2473))
        (PORT d[0] (2002:2002:2002) (1972:1972:1972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2414:2414:2414))
        (PORT datab (2455:2455:2455) (2505:2505:2505))
        (PORT datac (1245:1245:1245) (1307:1307:1307))
        (PORT datad (1113:1113:1113) (1193:1193:1193))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1491:1491:1491) (1533:1533:1533))
        (PORT datac (369:369:369) (382:382:382))
        (PORT datad (1326:1326:1326) (1361:1361:1361))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1411:1411:1411))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1103:1103:1103) (1148:1148:1148))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4865:4865:4865) (5319:5319:5319))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7207:7207:7207) (7330:7330:7330))
        (PORT d[1] (4675:4675:4675) (4765:4765:4765))
        (PORT d[2] (3987:3987:3987) (4176:4176:4176))
        (PORT d[3] (7373:7373:7373) (7497:7497:7497))
        (PORT d[4] (4466:4466:4466) (4634:4634:4634))
        (PORT d[5] (4635:4635:4635) (4538:4538:4538))
        (PORT d[6] (4097:4097:4097) (4205:4205:4205))
        (PORT d[7] (3105:3105:3105) (3092:3092:3092))
        (PORT d[8] (4542:4542:4542) (4636:4636:4636))
        (PORT d[9] (2662:2662:2662) (2792:2792:2792))
        (PORT d[10] (6623:6623:6623) (6709:6709:6709))
        (PORT d[11] (4840:4840:4840) (4888:4888:4888))
        (PORT d[12] (6489:6489:6489) (6620:6620:6620))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2456:2456:2456))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (3116:3116:3116) (3087:3087:3087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (2019:2019:2019))
        (PORT d[1] (2526:2526:2526) (2576:2576:2576))
        (PORT d[2] (2848:2848:2848) (2962:2962:2962))
        (PORT d[3] (3166:3166:3166) (3353:3353:3353))
        (PORT d[4] (2574:2574:2574) (2669:2669:2669))
        (PORT d[5] (2671:2671:2671) (2773:2773:2773))
        (PORT d[6] (2589:2589:2589) (2701:2701:2701))
        (PORT d[7] (2709:2709:2709) (2774:2774:2774))
        (PORT d[8] (2632:2632:2632) (2770:2770:2770))
        (PORT d[9] (2660:2660:2660) (2722:2722:2722))
        (PORT d[10] (2797:2797:2797) (2951:2951:2951))
        (PORT d[11] (2389:2389:2389) (2470:2470:2470))
        (PORT d[12] (2837:2837:2837) (2838:2838:2838))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (1906:1906:1906) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4197:4197:4197) (4561:4561:4561))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4936:4936:4936) (5024:5024:5024))
        (PORT d[1] (5735:5735:5735) (6056:6056:6056))
        (PORT d[2] (5183:5183:5183) (5458:5458:5458))
        (PORT d[3] (6525:6525:6525) (6708:6708:6708))
        (PORT d[4] (5257:5257:5257) (5477:5477:5477))
        (PORT d[5] (6781:6781:6781) (7053:7053:7053))
        (PORT d[6] (10327:10327:10327) (10502:10502:10502))
        (PORT d[7] (4334:4334:4334) (4625:4625:4625))
        (PORT d[8] (5913:5913:5913) (6076:6076:6076))
        (PORT d[9] (6237:6237:6237) (6629:6629:6629))
        (PORT d[10] (4114:4114:4114) (4232:4232:4232))
        (PORT d[11] (4859:4859:4859) (4913:4913:4913))
        (PORT d[12] (5914:5914:5914) (6053:6053:6053))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2694:2694:2694))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (3347:3347:3347) (3325:3325:3325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2806:2806:2806))
        (PORT d[1] (3153:3153:3153) (3273:3273:3273))
        (PORT d[2] (2551:2551:2551) (2696:2696:2696))
        (PORT d[3] (2588:2588:2588) (2693:2693:2693))
        (PORT d[4] (3053:3053:3053) (3234:3234:3234))
        (PORT d[5] (3478:3478:3478) (3535:3535:3535))
        (PORT d[6] (2614:2614:2614) (2748:2748:2748))
        (PORT d[7] (3079:3079:3079) (3190:3190:3190))
        (PORT d[8] (3202:3202:3202) (3267:3267:3267))
        (PORT d[9] (3210:3210:3210) (3367:3367:3367))
        (PORT d[10] (2673:2673:2673) (2795:2795:2795))
        (PORT d[11] (2892:2892:2892) (2984:2984:2984))
        (PORT d[12] (2705:2705:2705) (2816:2816:2816))
        (PORT clk (2489:2489:2489) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (PORT d[0] (2587:2587:2587) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2628:2628:2628) (2555:2555:2555))
        (PORT datab (2626:2626:2626) (2561:2561:2561))
        (PORT datac (1844:1844:1844) (1932:1932:1932))
        (PORT datad (1733:1733:1733) (1776:1776:1776))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6320:6320:6320) (6776:6776:6776))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3318:3318:3318))
        (PORT d[1] (4460:4460:4460) (4619:4619:4619))
        (PORT d[2] (6001:6001:6001) (6266:6266:6266))
        (PORT d[3] (6098:6098:6098) (6236:6236:6236))
        (PORT d[4] (3218:3218:3218) (3300:3300:3300))
        (PORT d[5] (6815:6815:6815) (7120:7120:7120))
        (PORT d[6] (11787:11787:11787) (11961:11961:11961))
        (PORT d[7] (5394:5394:5394) (5683:5683:5683))
        (PORT d[8] (3324:3324:3324) (3373:3373:3373))
        (PORT d[9] (3010:3010:3010) (3131:3131:3131))
        (PORT d[10] (3762:3762:3762) (3851:3851:3851))
        (PORT d[11] (4223:4223:4223) (4174:4174:4174))
        (PORT d[12] (3953:3953:3953) (4006:4006:4006))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2797:2797:2797))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (PORT d[0] (3520:3520:3520) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2023:2023:2023))
        (PORT d[1] (2774:2774:2774) (2872:2872:2872))
        (PORT d[2] (2468:2468:2468) (2582:2582:2582))
        (PORT d[3] (2811:2811:2811) (2866:2866:2866))
        (PORT d[4] (2659:2659:2659) (2758:2758:2758))
        (PORT d[5] (2932:2932:2932) (3010:3010:3010))
        (PORT d[6] (2264:2264:2264) (2361:2361:2361))
        (PORT d[7] (3019:3019:3019) (3094:3094:3094))
        (PORT d[8] (3038:3038:3038) (3143:3143:3143))
        (PORT d[9] (2311:2311:2311) (2369:2369:2369))
        (PORT d[10] (2322:2322:2322) (2382:2382:2382))
        (PORT d[11] (2397:2397:2397) (2498:2498:2498))
        (PORT d[12] (2302:2302:2302) (2380:2380:2380))
        (PORT clk (2497:2497:2497) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2492:2492:2492))
        (PORT d[0] (2269:2269:2269) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6666:6666:6666) (7105:7105:7105))
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4292:4292:4292) (4412:4412:4412))
        (PORT d[1] (4070:4070:4070) (4233:4233:4233))
        (PORT d[2] (5651:5651:5651) (5920:5920:5920))
        (PORT d[3] (6863:6863:6863) (7039:7039:7039))
        (PORT d[4] (6325:6325:6325) (6536:6536:6536))
        (PORT d[5] (7801:7801:7801) (8065:8065:8065))
        (PORT d[6] (11395:11395:11395) (11565:11565:11565))
        (PORT d[7] (5067:5067:5067) (5357:5357:5357))
        (PORT d[8] (3285:3285:3285) (3338:3338:3338))
        (PORT d[9] (7336:7336:7336) (7731:7731:7731))
        (PORT d[10] (3792:3792:3792) (3885:3885:3885))
        (PORT d[11] (3846:3846:3846) (3809:3809:3809))
        (PORT d[12] (3773:3773:3773) (3815:3815:3815))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (2950:2950:2950))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (PORT d[0] (3563:3563:3563) (3581:3581:3581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2355:2355:2355))
        (PORT d[1] (2829:2829:2829) (2923:2923:2923))
        (PORT d[2] (2151:2151:2151) (2275:2275:2275))
        (PORT d[3] (2690:2690:2690) (2860:2860:2860))
        (PORT d[4] (3464:3464:3464) (3611:3611:3611))
        (PORT d[5] (3261:3261:3261) (3348:3348:3348))
        (PORT d[6] (2244:2244:2244) (2351:2351:2351))
        (PORT d[7] (3027:3027:3027) (3102:3102:3102))
        (PORT d[8] (2651:2651:2651) (2757:2757:2757))
        (PORT d[9] (2675:2675:2675) (2721:2721:2721))
        (PORT d[10] (2340:2340:2340) (2408:2408:2408))
        (PORT d[11] (2414:2414:2414) (2521:2521:2521))
        (PORT d[12] (2195:2195:2195) (2241:2241:2241))
        (PORT clk (2475:2475:2475) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT d[0] (2322:2322:2322) (2323:2323:2323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1081:1081:1081))
        (PORT datab (2047:2047:2047) (2007:2007:2007))
        (PORT datac (1852:1852:1852) (1941:1941:1941))
        (PORT datad (1740:1740:1740) (1783:1783:1783))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1707:1707:1707) (1731:1731:1731))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (988:988:988) (984:984:984))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1368:1368:1368) (1322:1322:1322))
        (PORT datad (1106:1106:1106) (1151:1151:1151))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7682:7682:7682) (8307:8307:8307))
        (PORT clk (2547:2547:2547) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4244:4244:4244) (4357:4357:4357))
        (PORT d[1] (3996:3996:3996) (4176:4176:4176))
        (PORT d[2] (3390:3390:3390) (3563:3563:3563))
        (PORT d[3] (6782:6782:6782) (6979:6979:6979))
        (PORT d[4] (3931:3931:3931) (4080:4080:4080))
        (PORT d[5] (4853:4853:4853) (5015:5015:5015))
        (PORT d[6] (10592:10592:10592) (10793:10793:10793))
        (PORT d[7] (3431:3431:3431) (3622:3622:3622))
        (PORT d[8] (4948:4948:4948) (5118:5118:5118))
        (PORT d[9] (3955:3955:3955) (4246:4246:4246))
        (PORT d[10] (4226:4226:4226) (4366:4366:4366))
        (PORT d[11] (6771:6771:6771) (6977:6977:6977))
        (PORT d[12] (5403:5403:5403) (5492:5492:5492))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2660:2660:2660))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2577:2577:2577))
        (PORT d[0] (3277:3277:3277) (3291:3291:3291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3296:3296:3296))
        (PORT d[1] (2900:2900:2900) (3014:3014:3014))
        (PORT d[2] (2889:2889:2889) (3054:3054:3054))
        (PORT d[3] (2683:2683:2683) (2804:2804:2804))
        (PORT d[4] (3103:3103:3103) (3246:3246:3246))
        (PORT d[5] (2983:2983:2983) (3107:3107:3107))
        (PORT d[6] (3283:3283:3283) (3387:3387:3387))
        (PORT d[7] (3143:3143:3143) (3263:3263:3263))
        (PORT d[8] (2508:2508:2508) (2641:2641:2641))
        (PORT d[9] (2451:2451:2451) (2566:2566:2566))
        (PORT d[10] (2578:2578:2578) (2669:2669:2669))
        (PORT d[11] (2942:2942:2942) (3039:3039:3039))
        (PORT d[12] (2361:2361:2361) (2477:2477:2477))
        (PORT clk (2500:2500:2500) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2495:2495:2495))
        (PORT d[0] (2429:2429:2429) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6439:6439:6439) (7015:7015:7015))
        (PORT clk (2497:2497:2497) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5238:5238:5238) (5496:5496:5496))
        (PORT d[1] (3771:3771:3771) (3966:3966:3966))
        (PORT d[2] (3399:3399:3399) (3566:3566:3566))
        (PORT d[3] (7081:7081:7081) (7212:7212:7212))
        (PORT d[4] (3337:3337:3337) (3474:3474:3474))
        (PORT d[5] (5849:5849:5849) (5982:5982:5982))
        (PORT d[6] (5927:5927:5927) (5996:5996:5996))
        (PORT d[7] (3508:3508:3508) (3719:3719:3719))
        (PORT d[8] (6291:6291:6291) (6484:6484:6484))
        (PORT d[9] (5522:5522:5522) (5757:5757:5757))
        (PORT d[10] (3996:3996:3996) (4150:4150:4150))
        (PORT d[11] (8294:8294:8294) (8566:8566:8566))
        (PORT d[12] (5689:5689:5689) (5711:5711:5711))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2801:2801:2801))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2520:2520:2520))
        (PORT d[0] (3346:3346:3346) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3108:3108:3108))
        (PORT d[1] (3041:3041:3041) (3156:3156:3156))
        (PORT d[2] (2758:2758:2758) (2889:2889:2889))
        (PORT d[3] (2675:2675:2675) (2806:2806:2806))
        (PORT d[4] (2958:2958:2958) (3065:3065:3065))
        (PORT d[5] (3109:3109:3109) (3239:3239:3239))
        (PORT d[6] (2735:2735:2735) (2850:2850:2850))
        (PORT d[7] (3373:3373:3373) (3488:3488:3488))
        (PORT d[8] (2654:2654:2654) (2786:2786:2786))
        (PORT d[9] (3125:3125:3125) (3271:3271:3271))
        (PORT d[10] (2468:2468:2468) (2631:2631:2631))
        (PORT d[11] (3197:3197:3197) (3328:3328:3328))
        (PORT d[12] (3096:3096:3096) (3218:3218:3218))
        (PORT clk (2450:2450:2450) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2438:2438:2438))
        (PORT d[0] (2781:2781:2781) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2914:2914:2914) (2985:2985:2985))
        (PORT datab (2995:2995:2995) (3092:3092:3092))
        (PORT datac (1778:1778:1778) (1856:1856:1856))
        (PORT datad (1425:1425:1425) (1480:1480:1480))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6500:6500:6500) (7046:7046:7046))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5456:5456:5456) (5671:5671:5671))
        (PORT d[1] (4458:4458:4458) (4645:4645:4645))
        (PORT d[2] (4844:4844:4844) (4976:4976:4976))
        (PORT d[3] (8539:8539:8539) (8676:8676:8676))
        (PORT d[4] (3584:3584:3584) (3671:3671:3671))
        (PORT d[5] (5135:5135:5135) (5240:5240:5240))
        (PORT d[6] (7024:7024:7024) (7096:7096:7096))
        (PORT d[7] (3146:3146:3146) (3317:3317:3317))
        (PORT d[8] (5195:5195:5195) (5373:5373:5373))
        (PORT d[9] (6893:6893:6893) (7107:7107:7107))
        (PORT d[10] (5518:5518:5518) (5654:5654:5654))
        (PORT d[11] (7142:7142:7142) (7389:7389:7389))
        (PORT d[12] (7394:7394:7394) (7396:7396:7396))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2747:2747:2747))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT d[0] (3404:3404:3404) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2331:2331:2331))
        (PORT d[1] (2791:2791:2791) (2883:2883:2883))
        (PORT d[2] (2383:2383:2383) (2488:2488:2488))
        (PORT d[3] (1955:1955:1955) (2059:2059:2059))
        (PORT d[4] (2923:2923:2923) (2987:2987:2987))
        (PORT d[5] (2567:2567:2567) (2646:2646:2646))
        (PORT d[6] (2591:2591:2591) (2650:2650:2650))
        (PORT d[7] (2381:2381:2381) (2476:2476:2476))
        (PORT d[8] (3101:3101:3101) (3262:3262:3262))
        (PORT d[9] (2632:2632:2632) (2727:2727:2727))
        (PORT d[10] (2813:2813:2813) (3001:3001:3001))
        (PORT d[11] (2433:2433:2433) (2542:2542:2542))
        (PORT d[12] (2655:2655:2655) (2713:2713:2713))
        (PORT clk (2465:2465:2465) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (PORT d[0] (2297:2297:2297) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5750:5750:5750) (6288:6288:6288))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4382:4382:4382) (4380:4380:4380))
        (PORT d[1] (5288:5288:5288) (5584:5584:5584))
        (PORT d[2] (4595:4595:4595) (4874:4874:4874))
        (PORT d[3] (6310:6310:6310) (6377:6377:6377))
        (PORT d[4] (4087:4087:4087) (4247:4247:4247))
        (PORT d[5] (3207:3207:3207) (3313:3313:3313))
        (PORT d[6] (3924:3924:3924) (3896:3896:3896))
        (PORT d[7] (3934:3934:3934) (3917:3917:3917))
        (PORT d[8] (4568:4568:4568) (4528:4528:4528))
        (PORT d[9] (4030:4030:4030) (4221:4221:4221))
        (PORT d[10] (2910:2910:2910) (3020:3020:3020))
        (PORT d[11] (4573:4573:4573) (4521:4521:4521))
        (PORT d[12] (4256:4256:4256) (4235:4235:4235))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2611:2611:2611))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (PORT d[0] (3231:3231:3231) (3242:3242:3242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3405:3405:3405))
        (PORT d[1] (3251:3251:3251) (3352:3352:3352))
        (PORT d[2] (2146:2146:2146) (2201:2201:2201))
        (PORT d[3] (3190:3190:3190) (3386:3386:3386))
        (PORT d[4] (3775:3775:3775) (3941:3941:3941))
        (PORT d[5] (3097:3097:3097) (3271:3271:3271))
        (PORT d[6] (2256:2256:2256) (2323:2323:2323))
        (PORT d[7] (2419:2419:2419) (2521:2521:2521))
        (PORT d[8] (2249:2249:2249) (2319:2319:2319))
        (PORT d[9] (2574:2574:2574) (2647:2647:2647))
        (PORT d[10] (2018:2018:2018) (2109:2109:2109))
        (PORT d[11] (3581:3581:3581) (3763:3763:3763))
        (PORT d[12] (3570:3570:3570) (3745:3745:3745))
        (PORT clk (2498:2498:2498) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2486:2486:2486))
        (PORT d[0] (2800:2800:2800) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2377:2377:2377) (2390:2390:2390))
        (PORT datab (3142:3142:3142) (3214:3214:3214))
        (PORT datac (1779:1779:1779) (1856:1856:1856))
        (PORT datad (1422:1422:1422) (1477:1477:1477))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (421:421:421))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1653:1653:1653) (1670:1670:1670))
        (PORT datad (1925:1925:1925) (1938:1938:1938))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7015:7015:7015) (7650:7650:7650))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3478:3478:3478))
        (PORT d[1] (3355:3355:3355) (3522:3522:3522))
        (PORT d[2] (3331:3331:3331) (3497:3497:3497))
        (PORT d[3] (6499:6499:6499) (6677:6677:6677))
        (PORT d[4] (4121:4121:4121) (4329:4329:4329))
        (PORT d[5] (5538:5538:5538) (5690:5690:5690))
        (PORT d[6] (11012:11012:11012) (11215:11215:11215))
        (PORT d[7] (3087:3087:3087) (3247:3247:3247))
        (PORT d[8] (5667:5667:5667) (5838:5838:5838))
        (PORT d[9] (3539:3539:3539) (3799:3799:3799))
        (PORT d[10] (4977:4977:4977) (5117:5117:5117))
        (PORT d[11] (7464:7464:7464) (7668:7668:7668))
        (PORT d[12] (5436:5436:5436) (5531:5531:5531))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2818:2818:2818))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (PORT d[0] (3458:3458:3458) (3449:3449:3449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3347:3347:3347))
        (PORT d[1] (2549:2549:2549) (2663:2663:2663))
        (PORT d[2] (3128:3128:3128) (3279:3279:3279))
        (PORT d[3] (1937:1937:1937) (2034:2034:2034))
        (PORT d[4] (3508:3508:3508) (3658:3658:3658))
        (PORT d[5] (2942:2942:2942) (3023:3023:3023))
        (PORT d[6] (3421:3421:3421) (3564:3564:3564))
        (PORT d[7] (2874:2874:2874) (3055:3055:3055))
        (PORT d[8] (2466:2466:2466) (2596:2596:2596))
        (PORT d[9] (2804:2804:2804) (2917:2917:2917))
        (PORT d[10] (3280:3280:3280) (3368:3368:3368))
        (PORT d[11] (2296:2296:2296) (2375:2375:2375))
        (PORT d[12] (2257:2257:2257) (2332:2332:2332))
        (PORT clk (2521:2521:2521) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2514:2514:2514))
        (PORT d[0] (2092:2092:2092) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6424:6424:6424) (6973:6973:6973))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5850:5850:5850) (6047:6047:6047))
        (PORT d[1] (6373:6373:6373) (6637:6637:6637))
        (PORT d[2] (6305:6305:6305) (6490:6490:6490))
        (PORT d[3] (5650:5650:5650) (5710:5710:5710))
        (PORT d[4] (4915:4915:4915) (5133:5133:5133))
        (PORT d[5] (5745:5745:5745) (5877:5877:5877))
        (PORT d[6] (7992:7992:7992) (7991:7991:7991))
        (PORT d[7] (6641:6641:6641) (6907:6907:6907))
        (PORT d[8] (5726:5726:5726) (5932:5932:5932))
        (PORT d[9] (3413:3413:3413) (3571:3571:3571))
        (PORT d[10] (5776:5776:5776) (5925:5925:5925))
        (PORT d[11] (7619:7619:7619) (7912:7912:7912))
        (PORT d[12] (7175:7175:7175) (7191:7191:7191))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2750:2750:2750))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT d[0] (3105:3105:3105) (3101:3101:3101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2404:2404:2404))
        (PORT d[1] (2189:2189:2189) (2227:2227:2227))
        (PORT d[2] (2440:2440:2440) (2523:2523:2523))
        (PORT d[3] (1978:1978:1978) (2083:2083:2083))
        (PORT d[4] (2992:2992:2992) (3094:3094:3094))
        (PORT d[5] (2744:2744:2744) (2899:2899:2899))
        (PORT d[6] (2637:2637:2637) (2712:2712:2712))
        (PORT d[7] (2369:2369:2369) (2474:2474:2474))
        (PORT d[8] (2461:2461:2461) (2534:2534:2534))
        (PORT d[9] (2417:2417:2417) (2460:2460:2460))
        (PORT d[10] (1975:1975:1975) (2080:2080:2080))
        (PORT d[11] (2350:2350:2350) (2418:2418:2418))
        (PORT d[12] (2335:2335:2335) (2404:2404:2404))
        (PORT clk (2488:2488:2488) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2477:2477:2477))
        (PORT d[0] (2707:2707:2707) (2674:2674:2674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2668:2668:2668) (2509:2509:2509))
        (PORT datab (1750:1750:1750) (1743:1743:1743))
        (PORT datac (1842:1842:1842) (1930:1930:1930))
        (PORT datad (1732:1732:1732) (1774:1774:1774))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4867:4867:4867) (5321:5321:5321))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6896:6896:6896) (7034:7034:7034))
        (PORT d[1] (4702:4702:4702) (4794:4794:4794))
        (PORT d[2] (3688:3688:3688) (3886:3886:3886))
        (PORT d[3] (7018:7018:7018) (7142:7142:7142))
        (PORT d[4] (4440:4440:4440) (4606:4606:4606))
        (PORT d[5] (4630:4630:4630) (4532:4532:4532))
        (PORT d[6] (3730:3730:3730) (3842:3842:3842))
        (PORT d[7] (3086:3086:3086) (3073:3073:3073))
        (PORT d[8] (4203:4203:4203) (4307:4307:4307))
        (PORT d[9] (2663:2663:2663) (2786:2786:2786))
        (PORT d[10] (6578:6578:6578) (6661:6661:6661))
        (PORT d[11] (5155:5155:5155) (5204:5204:5204))
        (PORT d[12] (6149:6149:6149) (6292:6292:6292))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2137:2137:2137))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (2834:2834:2834) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2637:2637:2637))
        (PORT d[1] (2252:2252:2252) (2296:2296:2296))
        (PORT d[2] (2470:2470:2470) (2595:2595:2595))
        (PORT d[3] (3124:3124:3124) (3309:3309:3309))
        (PORT d[4] (2567:2567:2567) (2660:2660:2660))
        (PORT d[5] (3047:3047:3047) (3140:3140:3140))
        (PORT d[6] (2947:2947:2947) (3022:3022:3022))
        (PORT d[7] (2394:2394:2394) (2469:2469:2469))
        (PORT d[8] (2684:2684:2684) (2801:2801:2801))
        (PORT d[9] (2659:2659:2659) (2722:2722:2722))
        (PORT d[10] (3078:3078:3078) (3219:3219:3219))
        (PORT d[11] (2376:2376:2376) (2457:2457:2457))
        (PORT d[12] (2535:2535:2535) (2540:2540:2540))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (1763:1763:1763) (1755:1755:1755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5725:5725:5725) (6218:6218:6218))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2758:2758:2758))
        (PORT d[1] (6708:6708:6708) (7002:7002:7002))
        (PORT d[2] (6322:6322:6322) (6590:6590:6590))
        (PORT d[3] (8417:8417:8417) (8473:8473:8473))
        (PORT d[4] (5847:5847:5847) (6017:6017:6017))
        (PORT d[5] (4991:4991:4991) (5096:5096:5096))
        (PORT d[6] (3583:3583:3583) (3572:3572:3572))
        (PORT d[7] (3986:3986:3986) (3967:3967:3967))
        (PORT d[8] (5330:5330:5330) (5305:5305:5305))
        (PORT d[9] (6126:6126:6126) (6304:6304:6304))
        (PORT d[10] (2774:2774:2774) (2838:2838:2838))
        (PORT d[11] (4232:4232:4232) (4172:4172:4172))
        (PORT d[12] (2719:2719:2719) (2726:2726:2726))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1836:1836:1836))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (2475:2475:2475) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (3020:3020:3020))
        (PORT d[1] (2985:2985:2985) (3096:3096:3096))
        (PORT d[2] (1749:1749:1749) (1768:1768:1768))
        (PORT d[3] (2386:2386:2386) (2532:2532:2532))
        (PORT d[4] (2151:2151:2151) (2143:2143:2143))
        (PORT d[5] (2250:2250:2250) (2246:2246:2246))
        (PORT d[6] (2251:2251:2251) (2263:2263:2263))
        (PORT d[7] (1956:1956:1956) (2015:2015:2015))
        (PORT d[8] (1840:1840:1840) (1878:1878:1878))
        (PORT d[9] (2442:2442:2442) (2468:2468:2468))
        (PORT d[10] (1926:1926:1926) (1990:1990:1990))
        (PORT d[11] (2759:2759:2759) (2880:2880:2880))
        (PORT d[12] (2830:2830:2830) (2959:2959:2959))
        (PORT clk (2494:2494:2494) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (PORT d[0] (1704:1704:1704) (1636:1636:1636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2387:2387:2387) (2346:2346:2346))
        (PORT datab (2383:2383:2383) (2336:2336:2336))
        (PORT datac (841:841:841) (943:943:943))
        (PORT datad (1193:1193:1193) (1258:1258:1258))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4292:4292:4292) (4651:4651:4651))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4959:4959:4959) (5034:5034:5034))
        (PORT d[1] (5734:5734:5734) (6055:6055:6055))
        (PORT d[2] (4590:4590:4590) (4877:4877:4877))
        (PORT d[3] (6797:6797:6797) (6952:6952:6952))
        (PORT d[4] (5251:5251:5251) (5471:5471:5471))
        (PORT d[5] (6045:6045:6045) (6320:6320:6320))
        (PORT d[6] (10320:10320:10320) (10494:10494:10494))
        (PORT d[7] (4369:4369:4369) (4657:4657:4657))
        (PORT d[8] (5562:5562:5562) (5734:5734:5734))
        (PORT d[9] (6210:6210:6210) (6605:6605:6605))
        (PORT d[10] (4407:4407:4407) (4488:4488:4488))
        (PORT d[11] (4491:4491:4491) (4546:4546:4546))
        (PORT d[12] (5901:5901:5901) (6036:6036:6036))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2916:2916:2916))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (3500:3500:3500) (3548:3548:3548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2901:2901:2901))
        (PORT d[1] (2904:2904:2904) (3040:3040:3040))
        (PORT d[2] (2507:2507:2507) (2660:2660:2660))
        (PORT d[3] (2980:2980:2980) (3083:3083:3083))
        (PORT d[4] (3360:3360:3360) (3515:3515:3515))
        (PORT d[5] (3128:3128:3128) (3185:3185:3185))
        (PORT d[6] (2979:2979:2979) (3106:3106:3106))
        (PORT d[7] (3179:3179:3179) (3300:3300:3300))
        (PORT d[8] (3604:3604:3604) (3698:3698:3698))
        (PORT d[9] (3472:3472:3472) (3634:3634:3634))
        (PORT d[10] (2658:2658:2658) (2778:2778:2778))
        (PORT d[11] (2891:2891:2891) (2978:2978:2978))
        (PORT d[12] (2424:2424:2424) (2541:2541:2541))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (PORT d[0] (2644:2644:2644) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5255:5255:5255) (5741:5741:5741))
        (PORT clk (2473:2473:2473) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (2872:2872:2872))
        (PORT d[1] (4439:4439:4439) (4413:4413:4413))
        (PORT d[2] (3240:3240:3240) (3345:3345:3345))
        (PORT d[3] (2861:2861:2861) (2875:2875:2875))
        (PORT d[4] (3072:3072:3072) (3057:3057:3057))
        (PORT d[5] (4558:4558:4558) (4657:4657:4657))
        (PORT d[6] (4398:4398:4398) (4372:4372:4372))
        (PORT d[7] (3460:3460:3460) (3454:3454:3454))
        (PORT d[8] (4947:4947:4947) (4886:4886:4886))
        (PORT d[9] (3218:3218:3218) (3331:3331:3331))
        (PORT d[10] (3354:3354:3354) (3554:3554:3554))
        (PORT d[11] (4892:4892:4892) (4818:4818:4818))
        (PORT d[12] (7217:7217:7217) (7172:7172:7172))
        (PORT clk (2469:2469:2469) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (2837:2837:2837))
        (PORT clk (2469:2469:2469) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2495:2495:2495))
        (PORT d[0] (3471:3471:3471) (3468:3468:3468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (3083:3083:3083))
        (PORT d[1] (3320:3320:3320) (3421:3421:3421))
        (PORT d[2] (2619:2619:2619) (2705:2705:2705))
        (PORT d[3] (3115:3115:3115) (3298:3298:3298))
        (PORT d[4] (2966:2966:2966) (3064:3064:3064))
        (PORT d[5] (3321:3321:3321) (3431:3431:3431))
        (PORT d[6] (2433:2433:2433) (2521:2521:2521))
        (PORT d[7] (2850:2850:2850) (3032:3032:3032))
        (PORT d[8] (2982:2982:2982) (3094:3094:3094))
        (PORT d[9] (3013:3013:3013) (3140:3140:3140))
        (PORT d[10] (3208:3208:3208) (3386:3386:3386))
        (PORT d[11] (2776:2776:2776) (2922:2922:2922))
        (PORT d[12] (3336:3336:3336) (3419:3419:3419))
        (PORT clk (2426:2426:2426) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (PORT d[0] (2605:2605:2605) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (990:990:990))
        (PORT datab (2987:2987:2987) (2961:2961:2961))
        (PORT datac (2318:2318:2318) (2400:2400:2400))
        (PORT datad (1196:1196:1196) (1262:1262:1262))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4330:4330:4330) (4705:4705:4705))
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3749:3749:3749))
        (PORT d[1] (4635:4635:4635) (4927:4927:4927))
        (PORT d[2] (4941:4941:4941) (5208:5208:5208))
        (PORT d[3] (6476:6476:6476) (6651:6651:6651))
        (PORT d[4] (5613:5613:5613) (5834:5834:5834))
        (PORT d[5] (7098:7098:7098) (7366:7366:7366))
        (PORT d[6] (10683:10683:10683) (10859:10859:10859))
        (PORT d[7] (4346:4346:4346) (4636:4636:4636))
        (PORT d[8] (3372:3372:3372) (3425:3425:3425))
        (PORT d[9] (6599:6599:6599) (6993:6993:6993))
        (PORT d[10] (4476:4476:4476) (4587:4587:4587))
        (PORT d[11] (5208:5208:5208) (5259:5259:5259))
        (PORT d[12] (6277:6277:6277) (6415:6415:6415))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2638:2638:2638))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (PORT d[0] (3248:3248:3248) (3269:3269:3269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2444:2444:2444))
        (PORT d[1] (3227:3227:3227) (3339:3339:3339))
        (PORT d[2] (2857:2857:2857) (3010:3010:3010))
        (PORT d[3] (2763:2763:2763) (2950:2950:2950))
        (PORT d[4] (3022:3022:3022) (3163:3163:3163))
        (PORT d[5] (3873:3873:3873) (3926:3926:3926))
        (PORT d[6] (2897:2897:2897) (3022:3022:3022))
        (PORT d[7] (3414:3414:3414) (3520:3520:3520))
        (PORT d[8] (2926:2926:2926) (2994:2994:2994))
        (PORT d[9] (2902:2902:2902) (3065:3065:3065))
        (PORT d[10] (2361:2361:2361) (2456:2456:2456))
        (PORT d[11] (2570:2570:2570) (2671:2671:2671))
        (PORT d[12] (2755:2755:2755) (2869:2869:2869))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT d[0] (2253:2253:2253) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6209:6209:6209) (6793:6793:6793))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4836:4836:4836) (5091:5091:5091))
        (PORT d[1] (4410:4410:4410) (4591:4591:4591))
        (PORT d[2] (3695:3695:3695) (3854:3854:3854))
        (PORT d[3] (6027:6027:6027) (6165:6165:6165))
        (PORT d[4] (3658:3658:3658) (3788:3788:3788))
        (PORT d[5] (5174:5174:5174) (5314:5314:5314))
        (PORT d[6] (4806:4806:4806) (4874:4874:4874))
        (PORT d[7] (3838:3838:3838) (4065:4065:4065))
        (PORT d[8] (5263:5263:5263) (5464:5464:5464))
        (PORT d[9] (4450:4450:4450) (4695:4695:4695))
        (PORT d[10] (3228:3228:3228) (3378:3378:3378))
        (PORT d[11] (7493:7493:7493) (7789:7789:7789))
        (PORT d[12] (4717:4717:4717) (4741:4741:4741))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3218:3218:3218))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT d[0] (3817:3817:3817) (3849:3849:3849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2805:2805:2805))
        (PORT d[1] (3065:3065:3065) (3181:3181:3181))
        (PORT d[2] (2801:2801:2801) (2939:2939:2939))
        (PORT d[3] (2700:2700:2700) (2833:2833:2833))
        (PORT d[4] (3146:3146:3146) (3303:3303:3303))
        (PORT d[5] (3244:3244:3244) (3360:3360:3360))
        (PORT d[6] (2784:2784:2784) (2901:2901:2901))
        (PORT d[7] (3053:3053:3053) (3203:3203:3203))
        (PORT d[8] (2910:2910:2910) (3021:3021:3021))
        (PORT d[9] (3040:3040:3040) (3183:3183:3183))
        (PORT d[10] (2812:2812:2812) (2965:2965:2965))
        (PORT d[11] (2804:2804:2804) (2948:2948:2948))
        (PORT d[12] (2737:2737:2737) (2865:2865:2865))
        (PORT clk (2480:2480:2480) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (PORT d[0] (2142:2142:2142) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2520:2520:2520) (2448:2448:2448))
        (PORT datab (1500:1500:1500) (1568:1568:1568))
        (PORT datac (2880:2880:2880) (3001:3001:3001))
        (PORT datad (1298:1298:1298) (1370:1370:1370))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (5684:5684:5684))
        (PORT clk (2549:2549:2549) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5898:5898:5898) (6087:6087:6087))
        (PORT d[1] (4397:4397:4397) (4556:4556:4556))
        (PORT d[2] (3642:3642:3642) (3802:3802:3802))
        (PORT d[3] (6024:6024:6024) (6118:6118:6118))
        (PORT d[4] (6519:6519:6519) (6702:6702:6702))
        (PORT d[5] (2952:2952:2952) (2954:2954:2954))
        (PORT d[6] (2288:2288:2288) (2366:2366:2366))
        (PORT d[7] (5439:5439:5439) (5764:5764:5764))
        (PORT d[8] (3701:3701:3701) (3786:3786:3786))
        (PORT d[9] (2501:2501:2501) (2563:2563:2563))
        (PORT d[10] (4348:4348:4348) (4423:4423:4423))
        (PORT d[11] (3431:3431:3431) (3414:3414:3414))
        (PORT d[12] (3704:3704:3704) (3694:3694:3694))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2963:2963:2963))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2575:2575:2575))
        (PORT d[0] (3561:3561:3561) (3594:3594:3594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1539:1539:1539))
        (PORT d[1] (2932:2932:2932) (3006:3006:3006))
        (PORT d[2] (2260:2260:2260) (2302:2302:2302))
        (PORT d[3] (2392:2392:2392) (2545:2545:2545))
        (PORT d[4] (2138:2138:2138) (2109:2109:2109))
        (PORT d[5] (2835:2835:2835) (2986:2986:2986))
        (PORT d[6] (2096:2096:2096) (2112:2112:2112))
        (PORT d[7] (2266:2266:2266) (2285:2285:2285))
        (PORT d[8] (2248:2248:2248) (2262:2262:2262))
        (PORT d[9] (2505:2505:2505) (2500:2500:2500))
        (PORT d[10] (1828:1828:1828) (1829:1829:1829))
        (PORT d[11] (2431:2431:2431) (2552:2552:2552))
        (PORT d[12] (2158:2158:2158) (2123:2123:2123))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (PORT d[0] (1260:1260:1260) (1240:1240:1240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4276:4276:4276) (4650:4650:4650))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4765:4765:4765) (4975:4975:4975))
        (PORT d[1] (4482:4482:4482) (4565:4565:4565))
        (PORT d[2] (4090:4090:4090) (4321:4321:4321))
        (PORT d[3] (7097:7097:7097) (7253:7253:7253))
        (PORT d[4] (4778:4778:4778) (4978:4978:4978))
        (PORT d[5] (4814:4814:4814) (4936:4936:4936))
        (PORT d[6] (12075:12075:12075) (12330:12330:12330))
        (PORT d[7] (4845:4845:4845) (4833:4833:4833))
        (PORT d[8] (4512:4512:4512) (4666:4666:4666))
        (PORT d[9] (3006:3006:3006) (3153:3153:3153))
        (PORT d[10] (4206:4206:4206) (4332:4332:4332))
        (PORT d[11] (6245:6245:6245) (6325:6325:6325))
        (PORT d[12] (6669:6669:6669) (6719:6719:6719))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2526:2526:2526))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (3124:3124:3124) (3157:3157:3157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2733:2733:2733))
        (PORT d[1] (2714:2714:2714) (2798:2798:2798))
        (PORT d[2] (2777:2777:2777) (2905:2905:2905))
        (PORT d[3] (3196:3196:3196) (3427:3427:3427))
        (PORT d[4] (3272:3272:3272) (3384:3384:3384))
        (PORT d[5] (3080:3080:3080) (3211:3211:3211))
        (PORT d[6] (2679:2679:2679) (2806:2806:2806))
        (PORT d[7] (2785:2785:2785) (2894:2894:2894))
        (PORT d[8] (3579:3579:3579) (3790:3790:3790))
        (PORT d[9] (3291:3291:3291) (3375:3375:3375))
        (PORT d[10] (3746:3746:3746) (3859:3859:3859))
        (PORT d[11] (2717:2717:2717) (2830:2830:2830))
        (PORT d[12] (2962:2962:2962) (3020:3020:3020))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (3163:3163:3163) (3226:3226:3226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (990:990:990))
        (PORT datab (1989:1989:1989) (1962:1962:1962))
        (PORT datac (2483:2483:2483) (2596:2596:2596))
        (PORT datad (1195:1195:1195) (1260:1260:1260))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6590:6590:6590) (7220:7220:7220))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5420:5420:5420) (5564:5564:5564))
        (PORT d[1] (3699:3699:3699) (3856:3856:3856))
        (PORT d[2] (5305:5305:5305) (5557:5557:5557))
        (PORT d[3] (9785:9785:9785) (10040:10040:10040))
        (PORT d[4] (4465:4465:4465) (4633:4633:4633))
        (PORT d[5] (5598:5598:5598) (5794:5794:5794))
        (PORT d[6] (8840:8840:8840) (8919:8919:8919))
        (PORT d[7] (3057:3057:3057) (3182:3182:3182))
        (PORT d[8] (4094:4094:4094) (4198:4198:4198))
        (PORT d[9] (4975:4975:4975) (5290:5290:5290))
        (PORT d[10] (4190:4190:4190) (4286:4286:4286))
        (PORT d[11] (6754:6754:6754) (6955:6955:6955))
        (PORT d[12] (4606:4606:4606) (4656:4656:4656))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2604:2604:2604))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (PORT d[0] (3701:3701:3701) (3799:3799:3799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3069:3069:3069))
        (PORT d[1] (2128:2128:2128) (2205:2205:2205))
        (PORT d[2] (2912:2912:2912) (3038:3038:3038))
        (PORT d[3] (2457:2457:2457) (2538:2538:2538))
        (PORT d[4] (2670:2670:2670) (2779:2779:2779))
        (PORT d[5] (2553:2553:2553) (2592:2592:2592))
        (PORT d[6] (2971:2971:2971) (3070:3070:3070))
        (PORT d[7] (3427:3427:3427) (3501:3501:3501))
        (PORT d[8] (2379:2379:2379) (2455:2455:2455))
        (PORT d[9] (2402:2402:2402) (2483:2483:2483))
        (PORT d[10] (2139:2139:2139) (2186:2186:2186))
        (PORT d[11] (2201:2201:2201) (2267:2267:2267))
        (PORT d[12] (2342:2342:2342) (2428:2428:2428))
        (PORT clk (2493:2493:2493) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (PORT d[0] (1724:1724:1724) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6140:6140:6140) (6688:6688:6688))
        (PORT clk (2491:2491:2491) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5105:5105:5105) (5324:5324:5324))
        (PORT d[1] (4091:4091:4091) (4283:4283:4283))
        (PORT d[2] (2933:2933:2933) (3061:3061:3061))
        (PORT d[3] (8234:8234:8234) (8374:8374:8374))
        (PORT d[4] (3278:3278:3278) (3378:3378:3378))
        (PORT d[5] (4828:4828:4828) (4939:4939:4939))
        (PORT d[6] (6663:6663:6663) (6735:6735:6735))
        (PORT d[7] (3532:3532:3532) (3747:3747:3747))
        (PORT d[8] (5105:5105:5105) (5260:5260:5260))
        (PORT d[9] (6535:6535:6535) (6750:6750:6750))
        (PORT d[10] (5138:5138:5138) (5278:5278:5278))
        (PORT d[11] (6791:6791:6791) (7047:7047:7047))
        (PORT d[12] (6723:6723:6723) (6728:6728:6728))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2358:2358:2358))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (PORT d[0] (2979:2979:2979) (3015:3015:3015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2294:2294:2294))
        (PORT d[1] (2615:2615:2615) (2687:2687:2687))
        (PORT d[2] (2301:2301:2301) (2386:2386:2386))
        (PORT d[3] (2317:2317:2317) (2415:2415:2415))
        (PORT d[4] (3058:3058:3058) (3173:3173:3173))
        (PORT d[5] (2580:2580:2580) (2660:2660:2660))
        (PORT d[6] (3058:3058:3058) (3166:3166:3166))
        (PORT d[7] (2739:2739:2739) (2826:2826:2826))
        (PORT d[8] (2718:2718:2718) (2885:2885:2885))
        (PORT d[9] (3121:3121:3121) (3299:3299:3299))
        (PORT d[10] (2335:2335:2335) (2440:2440:2440))
        (PORT d[11] (2763:2763:2763) (2862:2862:2862))
        (PORT d[12] (2796:2796:2796) (2924:2924:2924))
        (PORT clk (2444:2444:2444) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (PORT d[0] (1984:1984:1984) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (995:995:995))
        (PORT datab (2410:2410:2410) (2420:2420:2420))
        (PORT datac (2279:2279:2279) (2289:2289:2289))
        (PORT datad (1187:1187:1187) (1252:1252:1252))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1340:1340:1340) (1402:1402:1402))
        (PORT datac (445:445:445) (464:464:464))
        (PORT datad (1311:1311:1311) (1338:1338:1338))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (441:441:441) (472:472:472))
        (PORT datac (520:520:520) (554:554:554))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (914:914:914))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (414:414:414) (429:429:429))
        (PORT datad (1297:1297:1297) (1362:1362:1362))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (1076:1076:1076) (1079:1079:1079))
        (PORT datac (1336:1336:1336) (1380:1380:1380))
        (PORT datad (1656:1656:1656) (1684:1684:1684))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (5746:5746:5746) (6167:6167:6167))
        (PORT ena (1948:1948:1948) (1888:1888:1888))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (529:529:529) (588:588:588))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (608:608:608) (602:602:602))
        (PORT datac (876:876:876) (837:837:837))
        (PORT datad (405:405:405) (410:410:410))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5180:5180:5180) (4815:4815:4815))
        (PORT sclr (2523:2523:2523) (2597:2597:2597))
        (PORT ena (2174:2174:2174) (2185:2185:2185))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector47\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1027:1027:1027))
        (PORT datab (278:278:278) (336:336:336))
        (PORT datad (246:246:246) (285:285:285))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4900:4900:4900) (5216:5216:5216))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (834:834:834))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (548:548:548) (605:605:605))
        (PORT datac (750:750:750) (786:786:786))
        (PORT datad (483:483:483) (535:535:535))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (679:679:679) (785:785:785))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (5885:5885:5885) (6365:6365:6365))
        (PORT ena (1948:1948:1948) (1888:1888:1888))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datad (527:527:527) (585:585:585))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5969:5969:5969) (6495:6495:6495))
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (5447:5447:5447))
        (PORT d[1] (4085:4085:4085) (4274:4274:4274))
        (PORT d[2] (4035:4035:4035) (4182:4182:4182))
        (PORT d[3] (6826:6826:6826) (6959:6959:6959))
        (PORT d[4] (3344:3344:3344) (3486:3486:3486))
        (PORT d[5] (5456:5456:5456) (5592:5592:5592))
        (PORT d[6] (5255:5255:5255) (5328:5328:5328))
        (PORT d[7] (3502:3502:3502) (3715:3715:3715))
        (PORT d[8] (5888:5888:5888) (6076:6076:6076))
        (PORT d[9] (4775:4775:4775) (5002:5002:5002))
        (PORT d[10] (3913:3913:3913) (4064:4064:4064))
        (PORT d[11] (7550:7550:7550) (7831:7831:7831))
        (PORT d[12] (5075:5075:5075) (5105:5105:5105))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3505:3505:3505))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (PORT d[0] (4052:4052:4052) (4136:4136:4136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2795:2795:2795))
        (PORT d[1] (3287:3287:3287) (3397:3397:3397))
        (PORT d[2] (3398:3398:3398) (3537:3537:3537))
        (PORT d[3] (3010:3010:3010) (3135:3135:3135))
        (PORT d[4] (3479:3479:3479) (3630:3630:3630))
        (PORT d[5] (3623:3623:3623) (3729:3729:3729))
        (PORT d[6] (2739:2739:2739) (2853:2853:2853))
        (PORT d[7] (2816:2816:2816) (2955:2955:2955))
        (PORT d[8] (2896:2896:2896) (3008:3008:3008))
        (PORT d[9] (3370:3370:3370) (3504:3504:3504))
        (PORT d[10] (2828:2828:2828) (2988:2988:2988))
        (PORT d[11] (3229:3229:3229) (3370:3370:3370))
        (PORT d[12] (2419:2419:2419) (2551:2551:2551))
        (PORT clk (2472:2472:2472) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (PORT d[0] (2643:2643:2643) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7472:7472:7472) (8110:8110:8110))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4228:4228:4228))
        (PORT d[1] (5146:5146:5146) (5117:5117:5117))
        (PORT d[2] (2772:2772:2772) (2847:2847:2847))
        (PORT d[3] (3619:3619:3619) (3627:3627:3627))
        (PORT d[4] (2677:2677:2677) (2653:2653:2653))
        (PORT d[5] (5261:5261:5261) (5352:5352:5352))
        (PORT d[6] (5105:5105:5105) (5073:5073:5073))
        (PORT d[7] (2170:2170:2170) (2180:2180:2180))
        (PORT d[8] (3292:3292:3292) (3245:3245:3245))
        (PORT d[9] (5663:5663:5663) (5797:5797:5797))
        (PORT d[10] (4094:4094:4094) (4287:4287:4287))
        (PORT d[11] (2547:2547:2547) (2502:2502:2502))
        (PORT d[12] (7912:7912:7912) (7867:7867:7867))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2455:2455:2455))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (PORT d[0] (3116:3116:3116) (3086:3086:3086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2277:2277:2277))
        (PORT d[1] (2550:2550:2550) (2605:2605:2605))
        (PORT d[2] (2920:2920:2920) (2985:2985:2985))
        (PORT d[3] (2861:2861:2861) (3075:3075:3075))
        (PORT d[4] (2890:2890:2890) (2955:2955:2955))
        (PORT d[5] (2938:2938:2938) (3019:3019:3019))
        (PORT d[6] (2263:2263:2263) (2326:2326:2326))
        (PORT d[7] (2478:2478:2478) (2628:2628:2628))
        (PORT d[8] (2630:2630:2630) (2748:2748:2748))
        (PORT d[9] (2307:2307:2307) (2406:2406:2406))
        (PORT d[10] (2412:2412:2412) (2520:2520:2520))
        (PORT d[11] (2645:2645:2645) (2709:2709:2709))
        (PORT d[12] (3280:3280:3280) (3462:3462:3462))
        (PORT clk (2470:2470:2470) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (PORT d[0] (2086:2086:2086) (2054:2054:2054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (3599:3599:3599) (3563:3563:3563))
        (PORT datac (2487:2487:2487) (2435:2435:2435))
        (PORT datad (1146:1146:1146) (1209:1209:1209))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (743:743:743))
        (PORT datab (820:820:820) (862:862:862))
        (PORT datac (761:761:761) (766:766:766))
        (PORT datad (348:348:348) (447:447:447))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4573:4573:4573) (4941:4941:4941))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (5033:5033:5033))
        (PORT d[1] (4846:4846:4846) (4928:4928:4928))
        (PORT d[2] (4777:4777:4777) (4993:4993:4993))
        (PORT d[3] (7892:7892:7892) (8042:8042:8042))
        (PORT d[4] (4902:4902:4902) (5148:5148:5148))
        (PORT d[5] (4439:4439:4439) (4558:4558:4558))
        (PORT d[6] (12212:12212:12212) (12524:12524:12524))
        (PORT d[7] (4128:4128:4128) (4084:4084:4084))
        (PORT d[8] (5138:5138:5138) (5244:5244:5244))
        (PORT d[9] (3390:3390:3390) (3535:3535:3535))
        (PORT d[10] (4965:4965:4965) (5090:5090:5090))
        (PORT d[11] (5260:5260:5260) (5373:5373:5373))
        (PORT d[12] (7036:7036:7036) (7076:7076:7076))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2234:2234:2234))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (2781:2781:2781) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3147:3147:3147))
        (PORT d[1] (2676:2676:2676) (2771:2771:2771))
        (PORT d[2] (2874:2874:2874) (3059:3059:3059))
        (PORT d[3] (3865:3865:3865) (4076:4076:4076))
        (PORT d[4] (2926:2926:2926) (2999:2999:2999))
        (PORT d[5] (3042:3042:3042) (3164:3164:3164))
        (PORT d[6] (2871:2871:2871) (3041:3041:3041))
        (PORT d[7] (3150:3150:3150) (3257:3257:3257))
        (PORT d[8] (3364:3364:3364) (3511:3511:3511))
        (PORT d[9] (3390:3390:3390) (3482:3482:3482))
        (PORT d[10] (3769:3769:3769) (3886:3886:3886))
        (PORT d[11] (2357:2357:2357) (2427:2427:2427))
        (PORT d[12] (2923:2923:2923) (2965:2965:2965))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (2001:2001:2001) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5508:5508:5508) (5982:5982:5982))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3785:3785:3785))
        (PORT d[1] (3661:3661:3661) (3806:3806:3806))
        (PORT d[2] (4070:4070:4070) (4236:4236:4236))
        (PORT d[3] (7134:7134:7134) (7323:7323:7323))
        (PORT d[4] (4070:4070:4070) (4241:4241:4241))
        (PORT d[5] (5516:5516:5516) (5667:5667:5667))
        (PORT d[6] (10575:10575:10575) (10771:10771:10771))
        (PORT d[7] (3066:3066:3066) (3227:3227:3227))
        (PORT d[8] (5364:5364:5364) (5538:5538:5538))
        (PORT d[9] (4996:4996:4996) (5279:5279:5279))
        (PORT d[10] (4638:4638:4638) (4778:4778:4778))
        (PORT d[11] (7464:7464:7464) (7666:7666:7666))
        (PORT d[12] (5047:5047:5047) (5164:5164:5164))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2637:2637:2637))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (PORT d[0] (3225:3225:3225) (3268:3268:3268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3354:3354:3354))
        (PORT d[1] (2554:2554:2554) (2672:2672:2672))
        (PORT d[2] (3601:3601:3601) (3759:3759:3759))
        (PORT d[3] (2719:2719:2719) (2843:2843:2843))
        (PORT d[4] (3526:3526:3526) (3676:3676:3676))
        (PORT d[5] (2624:2624:2624) (2716:2716:2716))
        (PORT d[6] (3123:3123:3123) (3274:3274:3274))
        (PORT d[7] (2883:2883:2883) (3069:3069:3069))
        (PORT d[8] (2712:2712:2712) (2827:2827:2827))
        (PORT d[9] (2468:2468:2468) (2586:2586:2586))
        (PORT d[10] (2974:2974:2974) (3069:3069:3069))
        (PORT d[11] (2306:2306:2306) (2386:2386:2386))
        (PORT d[12] (2706:2706:2706) (2817:2817:2817))
        (PORT clk (2517:2517:2517) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (PORT d[0] (2688:2688:2688) (2718:2718:2718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~236)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3113:3113:3113) (3063:3063:3063))
        (PORT datab (934:934:934) (1013:1013:1013))
        (PORT datac (3286:3286:3286) (3285:3285:3285))
        (PORT datad (1364:1364:1364) (1416:1416:1416))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4857:4857:4857))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4475:4475:4475))
        (PORT d[1] (3515:3515:3515) (3603:3603:3603))
        (PORT d[2] (5469:5469:5469) (5786:5786:5786))
        (PORT d[3] (6886:6886:6886) (7076:7076:7076))
        (PORT d[4] (4568:4568:4568) (4820:4820:4820))
        (PORT d[5] (6825:6825:6825) (7133:7133:7133))
        (PORT d[6] (10679:10679:10679) (10888:10888:10888))
        (PORT d[7] (5409:5409:5409) (5709:5709:5709))
        (PORT d[8] (5372:5372:5372) (5616:5616:5616))
        (PORT d[9] (3261:3261:3261) (3388:3388:3388))
        (PORT d[10] (4446:4446:4446) (4540:4540:4540))
        (PORT d[11] (4225:4225:4225) (4289:4289:4289))
        (PORT d[12] (5138:5138:5138) (5281:5281:5281))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3324:3324:3324))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (3968:3968:3968) (3955:3955:3955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2797:2797:2797))
        (PORT d[1] (3209:3209:3209) (3280:3280:3280))
        (PORT d[2] (3150:3150:3150) (3256:3256:3256))
        (PORT d[3] (3173:3173:3173) (3389:3389:3389))
        (PORT d[4] (2693:2693:2693) (2827:2827:2827))
        (PORT d[5] (3109:3109:3109) (3241:3241:3241))
        (PORT d[6] (2952:2952:2952) (3057:3057:3057))
        (PORT d[7] (2758:2758:2758) (2865:2865:2865))
        (PORT d[8] (3079:3079:3079) (3247:3247:3247))
        (PORT d[9] (3360:3360:3360) (3439:3439:3439))
        (PORT d[10] (3075:3075:3075) (3214:3214:3214))
        (PORT d[11] (2437:2437:2437) (2561:2561:2561))
        (PORT d[12] (3272:3272:3272) (3318:3318:3318))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (PORT d[0] (2906:2906:2906) (3059:3059:3059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5052:5052:5052) (5474:5474:5474))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3474:3474:3474) (3530:3530:3530))
        (PORT d[1] (5527:5527:5527) (5688:5688:5688))
        (PORT d[2] (3290:3290:3290) (3435:3435:3435))
        (PORT d[3] (6399:6399:6399) (6457:6457:6457))
        (PORT d[4] (3539:3539:3539) (3622:3622:3622))
        (PORT d[5] (4391:4391:4391) (4483:4483:4483))
        (PORT d[6] (9071:9071:9071) (9076:9076:9076))
        (PORT d[7] (2555:2555:2555) (2640:2640:2640))
        (PORT d[8] (2248:2248:2248) (2258:2258:2258))
        (PORT d[9] (3012:3012:3012) (3123:3123:3123))
        (PORT d[10] (5170:5170:5170) (5244:5244:5244))
        (PORT d[11] (6291:6291:6291) (6226:6226:6226))
        (PORT d[12] (5014:5014:5014) (5061:5061:5061))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2242:2242:2242))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (2654:2654:2654) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (1961:1961:1961))
        (PORT d[1] (1668:1668:1668) (1656:1656:1656))
        (PORT d[2] (2029:2029:2029) (2010:2010:2010))
        (PORT d[3] (1741:1741:1741) (1791:1791:1791))
        (PORT d[4] (2038:2038:2038) (2027:2027:2027))
        (PORT d[5] (1964:1964:1964) (1946:1946:1946))
        (PORT d[6] (2638:2638:2638) (2768:2768:2768))
        (PORT d[7] (2227:2227:2227) (2183:2183:2183))
        (PORT d[8] (2634:2634:2634) (2699:2699:2699))
        (PORT d[9] (1958:1958:1958) (1944:1944:1944))
        (PORT d[10] (2652:2652:2652) (2702:2702:2702))
        (PORT d[11] (2417:2417:2417) (2480:2480:2480))
        (PORT d[12] (2265:2265:2265) (2286:2286:2286))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT d[0] (991:991:991) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2321:2321:2321))
        (PORT datab (1006:1006:1006) (953:953:953))
        (PORT datac (1667:1667:1667) (1762:1762:1762))
        (PORT datad (825:825:825) (914:914:914))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5104:5104:5104) (5552:5552:5552))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (2996:2996:2996))
        (PORT d[1] (2944:2944:2944) (3081:3081:3081))
        (PORT d[2] (5686:5686:5686) (5944:5944:5944))
        (PORT d[3] (6126:6126:6126) (6276:6276:6276))
        (PORT d[4] (4383:4383:4383) (4508:4508:4508))
        (PORT d[5] (6605:6605:6605) (6787:6787:6787))
        (PORT d[6] (8468:8468:8468) (8544:8544:8544))
        (PORT d[7] (3435:3435:3435) (3606:3606:3606))
        (PORT d[8] (4463:4463:4463) (4569:4569:4569))
        (PORT d[9] (3163:3163:3163) (3381:3381:3381))
        (PORT d[10] (4881:4881:4881) (4966:4966:4966))
        (PORT d[11] (6094:6094:6094) (6318:6318:6318))
        (PORT d[12] (4965:4965:4965) (5019:5019:5019))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2180:2180:2180))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (PORT d[0] (2821:2821:2821) (2811:2811:2811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2644:2644:2644))
        (PORT d[1] (2155:2155:2155) (2235:2235:2235))
        (PORT d[2] (3257:3257:3257) (3392:3392:3392))
        (PORT d[3] (2168:2168:2168) (2220:2220:2220))
        (PORT d[4] (3301:3301:3301) (3388:3388:3388))
        (PORT d[5] (2177:2177:2177) (2218:2218:2218))
        (PORT d[6] (3305:3305:3305) (3360:3360:3360))
        (PORT d[7] (2346:2346:2346) (2480:2480:2480))
        (PORT d[8] (2368:2368:2368) (2493:2493:2493))
        (PORT d[9] (2709:2709:2709) (2784:2784:2784))
        (PORT d[10] (2268:2268:2268) (2331:2331:2331))
        (PORT d[11] (1836:1836:1836) (1859:1859:1859))
        (PORT d[12] (2704:2704:2704) (2786:2786:2786))
        (PORT clk (2505:2505:2505) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2498:2498:2498))
        (PORT d[0] (1660:1660:1660) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (5239:5239:5239))
        (PORT clk (2538:2538:2538) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4801:4801:4801) (4982:4982:4982))
        (PORT d[1] (5599:5599:5599) (5873:5873:5873))
        (PORT d[2] (5985:5985:5985) (6312:6312:6312))
        (PORT d[3] (6413:6413:6413) (6550:6550:6550))
        (PORT d[4] (5166:5166:5166) (5371:5371:5371))
        (PORT d[5] (7156:7156:7156) (7427:7427:7427))
        (PORT d[6] (11683:11683:11683) (11877:11877:11877))
        (PORT d[7] (5113:5113:5113) (5439:5439:5439))
        (PORT d[8] (6228:6228:6228) (6445:6445:6445))
        (PORT d[9] (5924:5924:5924) (6333:6333:6333))
        (PORT d[10] (4996:4996:4996) (5032:5032:5032))
        (PORT d[11] (3835:3835:3835) (3859:3859:3859))
        (PORT d[12] (5183:5183:5183) (5337:5337:5337))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3406:3406:3406))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2558:2558:2558))
        (PORT d[0] (4003:4003:4003) (4037:4037:4037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2735:2735:2735))
        (PORT d[1] (3298:3298:3298) (3425:3425:3425))
        (PORT d[2] (2074:2074:2074) (2164:2164:2164))
        (PORT d[3] (3426:3426:3426) (3590:3590:3590))
        (PORT d[4] (2770:2770:2770) (2922:2922:2922))
        (PORT d[5] (3532:3532:3532) (3585:3585:3585))
        (PORT d[6] (2500:2500:2500) (2560:2560:2560))
        (PORT d[7] (3587:3587:3587) (3737:3737:3737))
        (PORT d[8] (3447:3447:3447) (3638:3638:3638))
        (PORT d[9] (3186:3186:3186) (3332:3332:3332))
        (PORT d[10] (2263:2263:2263) (2311:2311:2311))
        (PORT d[11] (3213:3213:3213) (3371:3371:3371))
        (PORT d[12] (2830:2830:2830) (2985:2985:2985))
        (PORT clk (2491:2491:2491) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2476:2476:2476))
        (PORT d[0] (2864:2864:2864) (2960:2960:2960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~232)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1313:1313:1313))
        (PORT datab (2056:2056:2056) (1924:1924:1924))
        (PORT datac (840:840:840) (941:941:941))
        (PORT datad (2936:2936:2936) (2911:2911:2911))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4567:4567:4567) (4917:4917:4917))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1378:1378:1378))
        (PORT d[1] (1822:1822:1822) (1835:1835:1835))
        (PORT d[2] (1467:1467:1467) (1483:1483:1483))
        (PORT d[3] (7772:7772:7772) (7897:7897:7897))
        (PORT d[4] (2670:2670:2670) (2624:2624:2624))
        (PORT d[5] (1471:1471:1471) (1495:1495:1495))
        (PORT d[6] (2529:2529:2529) (2533:2533:2533))
        (PORT d[7] (2672:2672:2672) (2655:2655:2655))
        (PORT d[8] (1882:1882:1882) (1950:1950:1950))
        (PORT d[9] (3353:3353:3353) (3473:3473:3473))
        (PORT d[10] (2494:2494:2494) (2490:2490:2490))
        (PORT d[11] (5535:5535:5535) (5581:5581:5581))
        (PORT d[12] (5200:5200:5200) (5197:5197:5197))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2109:2109:2109))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2592:2592:2592))
        (PORT d[0] (2563:2563:2563) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2633:2633:2633))
        (PORT d[1] (2655:2655:2655) (2701:2701:2701))
        (PORT d[2] (2404:2404:2404) (2512:2512:2512))
        (PORT d[3] (3495:3495:3495) (3713:3713:3713))
        (PORT d[4] (2224:2224:2224) (2284:2284:2284))
        (PORT d[5] (2668:2668:2668) (2715:2715:2715))
        (PORT d[6] (2458:2458:2458) (2594:2594:2594))
        (PORT d[7] (2452:2452:2452) (2564:2564:2564))
        (PORT d[8] (2644:2644:2644) (2742:2742:2742))
        (PORT d[9] (2977:2977:2977) (3068:3068:3068))
        (PORT d[10] (2396:2396:2396) (2549:2549:2549))
        (PORT d[11] (2252:2252:2252) (2282:2282:2282))
        (PORT d[12] (3273:3273:3273) (3273:3273:3273))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT d[0] (1365:1365:1365) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7210:7210:7210) (7855:7855:7855))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4285:4285:4285) (4237:4237:4237))
        (PORT d[1] (5088:5088:5088) (5063:5063:5063))
        (PORT d[2] (2795:2795:2795) (2874:2874:2874))
        (PORT d[3] (3920:3920:3920) (3916:3916:3916))
        (PORT d[4] (2042:2042:2042) (2033:2033:2033))
        (PORT d[5] (2110:2110:2110) (2119:2119:2119))
        (PORT d[6] (5454:5454:5454) (5415:5415:5415))
        (PORT d[7] (4416:4416:4416) (4394:4394:4394))
        (PORT d[8] (3301:3301:3301) (3254:3254:3254))
        (PORT d[9] (2086:2086:2086) (2087:2087:2087))
        (PORT d[10] (4448:4448:4448) (4639:4639:4639))
        (PORT d[11] (5693:5693:5693) (5622:5622:5622))
        (PORT d[12] (7958:7958:7958) (7915:7915:7915))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3232:3232:3232))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (3850:3850:3850) (3863:3863:3863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2362:2362:2362))
        (PORT d[1] (2841:2841:2841) (2873:2873:2873))
        (PORT d[2] (3020:3020:3020) (3137:3137:3137))
        (PORT d[3] (3190:3190:3190) (3397:3397:3397))
        (PORT d[4] (2564:2564:2564) (2636:2636:2636))
        (PORT d[5] (2971:2971:2971) (3053:3053:3053))
        (PORT d[6] (2284:2284:2284) (2355:2355:2355))
        (PORT d[7] (2854:2854:2854) (2998:2998:2998))
        (PORT d[8] (2669:2669:2669) (2791:2791:2791))
        (PORT d[9] (2299:2299:2299) (2397:2397:2397))
        (PORT d[10] (2054:2054:2054) (2175:2175:2175))
        (PORT d[11] (2381:2381:2381) (2467:2467:2467))
        (PORT d[12] (2967:2967:2967) (3154:3154:3154))
        (PORT clk (2478:2478:2478) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (PORT d[0] (1980:1980:1980) (1992:1992:1992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~229)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1730:1730:1730) (1776:1776:1776))
        (PORT datab (2171:2171:2171) (2192:2192:2192))
        (PORT datac (1664:1664:1664) (1759:1759:1759))
        (PORT datad (822:822:822) (910:910:910))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6278:6278:6278) (6797:6797:6797))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5836:5836:5836) (5834:5834:5834))
        (PORT d[1] (6376:6376:6376) (6675:6675:6675))
        (PORT d[2] (5969:5969:5969) (6239:6239:6239))
        (PORT d[3] (8089:8089:8089) (8147:8147:8147))
        (PORT d[4] (5494:5494:5494) (5662:5662:5662))
        (PORT d[5] (4636:4636:4636) (4743:4743:4743))
        (PORT d[6] (3193:3193:3193) (3184:3184:3184))
        (PORT d[7] (3623:3623:3623) (3606:3606:3606))
        (PORT d[8] (5338:5338:5338) (5312:5312:5312))
        (PORT d[9] (5772:5772:5772) (5952:5952:5952))
        (PORT d[10] (2402:2402:2402) (2466:2466:2466))
        (PORT d[11] (3611:3611:3611) (3578:3578:3578))
        (PORT d[12] (3757:3757:3757) (3750:3750:3750))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2358:2358:2358))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT d[0] (3036:3036:3036) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2597:2597:2597))
        (PORT d[1] (2949:2949:2949) (3054:3054:3054))
        (PORT d[2] (1476:1476:1476) (1511:1511:1511))
        (PORT d[3] (2260:2260:2260) (2399:2399:2399))
        (PORT d[4] (2499:2499:2499) (2482:2482:2482))
        (PORT d[5] (2278:2278:2278) (2325:2325:2325))
        (PORT d[6] (1524:1524:1524) (1557:1557:1557))
        (PORT d[7] (2347:2347:2347) (2400:2400:2400))
        (PORT d[8] (1494:1494:1494) (1542:1542:1542))
        (PORT d[9] (2472:2472:2472) (2488:2488:2488))
        (PORT d[10] (2360:2360:2360) (2412:2412:2412))
        (PORT d[11] (2423:2423:2423) (2546:2546:2546))
        (PORT d[12] (2832:2832:2832) (2962:2962:2962))
        (PORT clk (2487:2487:2487) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2483:2483:2483))
        (PORT d[0] (1631:1631:1631) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7015:7015:7015) (7571:7571:7571))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5829:5829:5829) (6066:6066:6066))
        (PORT d[1] (4570:4570:4570) (4841:4841:4841))
        (PORT d[2] (4441:4441:4441) (4636:4636:4636))
        (PORT d[3] (5661:5661:5661) (5723:5723:5723))
        (PORT d[4] (4088:4088:4088) (4259:4259:4259))
        (PORT d[5] (3659:3659:3659) (3809:3809:3809))
        (PORT d[6] (5764:5764:5764) (5771:5771:5771))
        (PORT d[7] (4545:4545:4545) (4824:4824:4824))
        (PORT d[8] (5343:5343:5343) (5597:5597:5597))
        (PORT d[9] (4444:4444:4444) (4644:4644:4644))
        (PORT d[10] (3584:3584:3584) (3735:3735:3735))
        (PORT d[11] (8025:8025:8025) (8378:8378:8378))
        (PORT d[12] (5485:5485:5485) (5512:5512:5512))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3267:3267:3267))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (3868:3868:3868) (3898:3898:3898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2566:2566:2566))
        (PORT d[1] (2562:2562:2562) (2627:2627:2627))
        (PORT d[2] (2777:2777:2777) (2940:2940:2940))
        (PORT d[3] (2321:2321:2321) (2450:2450:2450))
        (PORT d[4] (3448:3448:3448) (3627:3627:3627))
        (PORT d[5] (3315:3315:3315) (3409:3409:3409))
        (PORT d[6] (3007:3007:3007) (3115:3115:3115))
        (PORT d[7] (2776:2776:2776) (2921:2921:2921))
        (PORT d[8] (2316:2316:2316) (2442:2442:2442))
        (PORT d[9] (2929:2929:2929) (3008:3008:3008))
        (PORT d[10] (2424:2424:2424) (2571:2571:2571))
        (PORT d[11] (3219:3219:3219) (3366:3366:3366))
        (PORT d[12] (3149:3149:3149) (3303:3303:3303))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2473:2473:2473))
        (PORT d[0] (2485:2485:2485) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (966:966:966))
        (PORT datab (1706:1706:1706) (1803:1803:1803))
        (PORT datac (1731:1731:1731) (1753:1753:1753))
        (PORT datad (1971:1971:1971) (1989:1989:1989))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~231)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1504:1504:1504) (1561:1561:1561))
        (PORT datab (1086:1086:1086) (1130:1130:1130))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1060:1060:1060))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (723:723:723) (729:729:729))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4183:4183:4183) (4503:4503:4503))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4971:4971:4971) (5110:5110:5110))
        (PORT d[1] (3862:3862:3862) (3955:3955:3955))
        (PORT d[2] (5820:5820:5820) (6132:6132:6132))
        (PORT d[3] (7249:7249:7249) (7453:7453:7453))
        (PORT d[4] (4642:4642:4642) (4911:4911:4911))
        (PORT d[5] (6858:6858:6858) (7172:7172:7172))
        (PORT d[6] (11095:11095:11095) (11345:11345:11345))
        (PORT d[7] (5406:5406:5406) (5710:5710:5710))
        (PORT d[8] (5731:5731:5731) (5965:5965:5965))
        (PORT d[9] (3010:3010:3010) (3156:3156:3156))
        (PORT d[10] (4823:4823:4823) (4925:4925:4925))
        (PORT d[11] (4576:4576:4576) (4645:4645:4645))
        (PORT d[12] (5515:5515:5515) (5651:5651:5651))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (2891:2891:2891))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT d[0] (3622:3622:3622) (3522:3522:3522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3162:3162:3162))
        (PORT d[1] (3546:3546:3546) (3610:3610:3610))
        (PORT d[2] (2780:2780:2780) (2905:2905:2905))
        (PORT d[3] (3216:3216:3216) (3443:3443:3443))
        (PORT d[4] (2579:2579:2579) (2704:2704:2704))
        (PORT d[5] (2805:2805:2805) (2947:2947:2947))
        (PORT d[6] (2625:2625:2625) (2745:2745:2745))
        (PORT d[7] (2736:2736:2736) (2842:2842:2842))
        (PORT d[8] (3125:3125:3125) (3290:3290:3290))
        (PORT d[9] (3548:3548:3548) (3623:3623:3623))
        (PORT d[10] (3060:3060:3060) (3191:3191:3191))
        (PORT d[11] (2470:2470:2470) (2594:2594:2594))
        (PORT d[12] (2992:2992:2992) (3044:3044:3044))
        (PORT clk (2482:2482:2482) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (PORT d[0] (2793:2793:2793) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4955:4955:4955) (5321:5321:5321))
        (PORT clk (2532:2532:2532) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6137:6137:6137) (6313:6313:6313))
        (PORT d[1] (4049:4049:4049) (4209:4209:4209))
        (PORT d[2] (3234:3234:3234) (3388:3388:3388))
        (PORT d[3] (7517:7517:7517) (7630:7630:7630))
        (PORT d[4] (6207:6207:6207) (6404:6404:6404))
        (PORT d[5] (2918:2918:2918) (2918:2918:2918))
        (PORT d[6] (2275:2275:2275) (2354:2354:2354))
        (PORT d[7] (5470:5470:5470) (5796:5796:5796))
        (PORT d[8] (3763:3763:3763) (3853:3853:3853))
        (PORT d[9] (2492:2492:2492) (2553:2553:2553))
        (PORT d[10] (4276:4276:4276) (4343:4343:4343))
        (PORT d[11] (3453:3453:3453) (3441:3441:3441))
        (PORT d[12] (3398:3398:3398) (3389:3389:3389))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2951:2951:2951))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2553:2553:2553))
        (PORT d[0] (3537:3537:3537) (3582:3582:3582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1933:1933:1933))
        (PORT d[1] (2946:2946:2946) (3022:3022:3022))
        (PORT d[2] (2020:2020:2020) (2073:2073:2073))
        (PORT d[3] (2413:2413:2413) (2563:2563:2563))
        (PORT d[4] (3112:3112:3112) (3258:3258:3258))
        (PORT d[5] (2818:2818:2818) (2968:2968:2968))
        (PORT d[6] (1804:1804:1804) (1833:1833:1833))
        (PORT d[7] (2971:2971:2971) (2976:2976:2976))
        (PORT d[8] (2287:2287:2287) (2304:2304:2304))
        (PORT d[9] (2201:2201:2201) (2193:2193:2193))
        (PORT d[10] (2232:2232:2232) (2278:2278:2278))
        (PORT d[11] (3464:3464:3464) (3560:3560:3560))
        (PORT d[12] (3048:3048:3048) (3151:3151:3151))
        (PORT clk (2485:2485:2485) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (PORT d[0] (1462:1462:1462) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1463:1463:1463))
        (PORT datab (937:937:937) (1017:1017:1017))
        (PORT datac (3746:3746:3746) (3659:3659:3659))
        (PORT datad (2004:2004:2004) (1970:1970:1970))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~237)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (739:739:739) (748:748:748))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1334:1334:1334) (1373:1373:1373))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5065:5065:5065) (5485:5485:5485))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3601:3601:3601))
        (PORT d[1] (4461:4461:4461) (4620:4620:4620))
        (PORT d[2] (2913:2913:2913) (3057:3057:3057))
        (PORT d[3] (5996:5996:5996) (6122:6122:6122))
        (PORT d[4] (3259:3259:3259) (3343:3343:3343))
        (PORT d[5] (6791:6791:6791) (7093:7093:7093))
        (PORT d[6] (11757:11757:11757) (11926:11926:11926))
        (PORT d[7] (5420:5420:5420) (5711:5711:5711))
        (PORT d[8] (3712:3712:3712) (3759:3759:3759))
        (PORT d[9] (7689:7689:7689) (8081:8081:8081))
        (PORT d[10] (4426:4426:4426) (4498:4498:4498))
        (PORT d[11] (4564:4564:4564) (4513:4513:4513))
        (PORT d[12] (4250:4250:4250) (4295:4295:4295))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2779:2779:2779))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (3494:3494:3494) (3410:3410:3410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2035:2035:2035))
        (PORT d[1] (2780:2780:2780) (2878:2878:2878))
        (PORT d[2] (2211:2211:2211) (2339:2339:2339))
        (PORT d[3] (2533:2533:2533) (2595:2595:2595))
        (PORT d[4] (2632:2632:2632) (2737:2737:2737))
        (PORT d[5] (3599:3599:3599) (3678:3678:3678))
        (PORT d[6] (2942:2942:2942) (3032:3032:3032))
        (PORT d[7] (3000:3000:3000) (3074:3074:3074))
        (PORT d[8] (3039:3039:3039) (3144:3144:3144))
        (PORT d[9] (2360:2360:2360) (2407:2407:2407))
        (PORT d[10] (1984:1984:1984) (2057:2057:2057))
        (PORT d[11] (2391:2391:2391) (2494:2494:2494))
        (PORT d[12] (1973:1973:1973) (2057:2057:2057))
        (PORT clk (2500:2500:2500) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (PORT d[0] (1983:1983:1983) (1945:1945:1945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5327:5327:5327) (5705:5705:5705))
        (PORT clk (2529:2529:2529) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4969:4969:4969) (5059:5059:5059))
        (PORT d[1] (4972:4972:4972) (5260:5260:5260))
        (PORT d[2] (5191:5191:5191) (5468:5468:5468))
        (PORT d[3] (6488:6488:6488) (6663:6663:6663))
        (PORT d[4] (5570:5570:5570) (5787:5787:5787))
        (PORT d[5] (6795:6795:6795) (7071:7071:7071))
        (PORT d[6] (10638:10638:10638) (10806:10806:10806))
        (PORT d[7] (4717:4717:4717) (4998:4998:4998))
        (PORT d[8] (3372:3372:3372) (3426:3426:3426))
        (PORT d[9] (6648:6648:6648) (7047:7047:7047))
        (PORT d[10] (3780:3780:3780) (3865:3865:3865))
        (PORT d[11] (4855:4855:4855) (4910:4910:4910))
        (PORT d[12] (6266:6266:6266) (6405:6405:6405))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2647:2647:2647))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2549:2549:2549))
        (PORT d[0] (3290:3290:3290) (3277:3277:3277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2509:2509:2509))
        (PORT d[1] (3253:3253:3253) (3366:3366:3366))
        (PORT d[2] (2487:2487:2487) (2644:2644:2644))
        (PORT d[3] (2983:2983:2983) (3074:3074:3074))
        (PORT d[4] (3079:3079:3079) (3210:3210:3210))
        (PORT d[5] (3514:3514:3514) (3573:3573:3573))
        (PORT d[6] (3276:3276:3276) (3391:3391:3391))
        (PORT d[7] (3096:3096:3096) (3213:3213:3213))
        (PORT d[8] (2928:2928:2928) (3004:3004:3004))
        (PORT d[9] (3144:3144:3144) (3276:3276:3276))
        (PORT d[10] (2681:2681:2681) (2804:2804:2804))
        (PORT d[11] (3152:3152:3152) (3230:3230:3230))
        (PORT d[12] (2728:2728:2728) (2841:2841:2841))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (2233:2233:2233) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~239)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1324:1324:1324))
        (PORT datab (2325:2325:2325) (2323:2323:2323))
        (PORT datac (1851:1851:1851) (1940:1940:1940))
        (PORT datad (1739:1739:1739) (1782:1782:1782))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5016:5016:5016) (5386:5386:5386))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3347:3347:3347))
        (PORT d[1] (4480:4480:4480) (4751:4751:4751))
        (PORT d[2] (5287:5287:5287) (5552:5552:5552))
        (PORT d[3] (7248:7248:7248) (7423:7423:7423))
        (PORT d[4] (5993:5993:5993) (6209:6209:6209))
        (PORT d[5] (7456:7456:7456) (7723:7723:7723))
        (PORT d[6] (11047:11047:11047) (11222:11222:11222))
        (PORT d[7] (4700:4700:4700) (4989:4989:4989))
        (PORT d[8] (3355:3355:3355) (3407:3407:3407))
        (PORT d[9] (6995:6995:6995) (7390:7390:7390))
        (PORT d[10] (4134:4134:4134) (4210:4210:4210))
        (PORT d[11] (4552:4552:4552) (4488:4488:4488))
        (PORT d[12] (6642:6642:6642) (6784:6784:6784))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2643:2643:2643))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (3222:3222:3222) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2073:2073:2073))
        (PORT d[1] (3142:3142:3142) (3232:3232:3232))
        (PORT d[2] (2550:2550:2550) (2671:2671:2671))
        (PORT d[3] (2815:2815:2815) (2864:2864:2864))
        (PORT d[4] (3128:3128:3128) (3281:3281:3281))
        (PORT d[5] (3016:3016:3016) (3075:3075:3075))
        (PORT d[6] (2264:2264:2264) (2361:2361:2361))
        (PORT d[7] (3378:3378:3378) (3467:3467:3467))
        (PORT d[8] (2647:2647:2647) (2750:2750:2750))
        (PORT d[9] (2796:2796:2796) (2894:2894:2894))
        (PORT d[10] (2633:2633:2633) (2719:2719:2719))
        (PORT d[11] (2927:2927:2927) (3016:3016:3016))
        (PORT d[12] (2709:2709:2709) (2821:2821:2821))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (1965:1965:1965) (1981:1981:1981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4519:4519:4519) (4857:4857:4857))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5115:5115:5115) (5296:5296:5296))
        (PORT d[1] (3568:3568:3568) (3729:3729:3729))
        (PORT d[2] (6386:6386:6386) (6712:6712:6712))
        (PORT d[3] (6770:6770:6770) (6903:6903:6903))
        (PORT d[4] (5853:5853:5853) (6044:6044:6044))
        (PORT d[5] (7552:7552:7552) (7819:7819:7819))
        (PORT d[6] (12015:12015:12015) (12204:12204:12204))
        (PORT d[7] (4736:4736:4736) (5063:5063:5063))
        (PORT d[8] (6916:6916:6916) (7127:7127:7127))
        (PORT d[9] (6256:6256:6256) (6666:6666:6666))
        (PORT d[10] (5338:5338:5338) (5368:5368:5368))
        (PORT d[11] (3799:3799:3799) (3821:3821:3821))
        (PORT d[12] (4788:4788:4788) (4941:4941:4941))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (2862:2862:2862))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT d[0] (3558:3558:3558) (3470:3470:3470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1927:1927:1927))
        (PORT d[1] (2574:2574:2574) (2657:2657:2657))
        (PORT d[2] (2399:2399:2399) (2482:2482:2482))
        (PORT d[3] (2405:2405:2405) (2555:2555:2555))
        (PORT d[4] (2690:2690:2690) (2843:2843:2843))
        (PORT d[5] (3106:3106:3106) (3146:3146:3146))
        (PORT d[6] (2483:2483:2483) (2536:2536:2536))
        (PORT d[7] (3928:3928:3928) (4071:4071:4071))
        (PORT d[8] (2770:2770:2770) (2923:2923:2923))
        (PORT d[9] (3176:3176:3176) (3164:3164:3164))
        (PORT d[10] (2288:2288:2288) (2335:2335:2335))
        (PORT d[11] (2472:2472:2472) (2599:2599:2599))
        (PORT d[12] (3093:3093:3093) (3198:3198:3198))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2450:2450:2450))
        (PORT d[0] (2188:2188:2188) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1983:1983:1983) (1943:1943:1943))
        (PORT datab (2918:2918:2918) (2875:2875:2875))
        (PORT datac (1854:1854:1854) (1943:1943:1943))
        (PORT datad (1742:1742:1742) (1785:1785:1785))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1029:1029:1029))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1664:1664:1664) (1692:1692:1692))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7146:7146:7146) (7749:7749:7749))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3597:3597:3597))
        (PORT d[1] (3623:3623:3623) (3596:3596:3596))
        (PORT d[2] (3166:3166:3166) (3266:3266:3266))
        (PORT d[3] (4240:4240:4240) (4240:4240:4240))
        (PORT d[4] (4068:4068:4068) (4039:4039:4039))
        (PORT d[5] (3767:3767:3767) (3861:3861:3861))
        (PORT d[6] (3689:3689:3689) (3669:3669:3669))
        (PORT d[7] (4659:4659:4659) (4976:4976:4976))
        (PORT d[8] (4278:4278:4278) (4224:4224:4224))
        (PORT d[9] (3930:3930:3930) (4079:4079:4079))
        (PORT d[10] (2954:2954:2954) (3115:3115:3115))
        (PORT d[11] (4159:4159:4159) (4078:4078:4078))
        (PORT d[12] (6192:6192:6192) (6162:6162:6162))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2963:2963:2963))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (3558:3558:3558) (3594:3594:3594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2782:2782:2782))
        (PORT d[1] (2945:2945:2945) (3040:3040:3040))
        (PORT d[2] (2337:2337:2337) (2437:2437:2437))
        (PORT d[3] (3248:3248:3248) (3477:3477:3477))
        (PORT d[4] (2986:2986:2986) (3087:3087:3087))
        (PORT d[5] (3367:3367:3367) (3468:3468:3468))
        (PORT d[6] (2316:2316:2316) (2436:2436:2436))
        (PORT d[7] (2853:2853:2853) (3033:3033:3033))
        (PORT d[8] (2629:2629:2629) (2756:2756:2756))
        (PORT d[9] (2683:2683:2683) (2812:2812:2812))
        (PORT d[10] (2810:2810:2810) (2966:2966:2966))
        (PORT d[11] (3850:3850:3850) (4014:4014:4014))
        (PORT d[12] (3365:3365:3365) (3453:3453:3453))
        (PORT clk (2478:2478:2478) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (PORT d[0] (2528:2528:2528) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5123:5123:5123) (5569:5569:5569))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3342:3342:3342))
        (PORT d[1] (3337:3337:3337) (3474:3474:3474))
        (PORT d[2] (2854:2854:2854) (2951:2951:2951))
        (PORT d[3] (6169:6169:6169) (6327:6327:6327))
        (PORT d[4] (4379:4379:4379) (4514:4514:4514))
        (PORT d[5] (6751:6751:6751) (6934:6934:6934))
        (PORT d[6] (8415:8415:8415) (8494:8494:8494))
        (PORT d[7] (3147:3147:3147) (3330:3330:3330))
        (PORT d[8] (4809:4809:4809) (4914:4914:4914))
        (PORT d[9] (3110:3110:3110) (3320:3320:3320))
        (PORT d[10] (4901:4901:4901) (4997:4997:4997))
        (PORT d[11] (6436:6436:6436) (6650:6650:6650))
        (PORT d[12] (5322:5322:5322) (5374:5374:5374))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1783:1783:1783))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (2463:2463:2463) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2639:2639:2639))
        (PORT d[1] (2535:2535:2535) (2611:2611:2611))
        (PORT d[2] (2569:2569:2569) (2733:2733:2733))
        (PORT d[3] (2211:2211:2211) (2262:2262:2262))
        (PORT d[4] (2689:2689:2689) (2794:2794:2794))
        (PORT d[5] (2148:2148:2148) (2189:2189:2189))
        (PORT d[6] (2673:2673:2673) (2751:2751:2751))
        (PORT d[7] (2991:2991:2991) (3108:3108:3108))
        (PORT d[8] (2664:2664:2664) (2789:2789:2789))
        (PORT d[9] (2725:2725:2725) (2831:2831:2831))
        (PORT d[10] (2577:2577:2577) (2630:2630:2630))
        (PORT d[11] (1822:1822:1822) (1844:1844:1844))
        (PORT d[12] (2383:2383:2383) (2471:2471:2471))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (PORT d[0] (2358:2358:2358) (2323:2323:2323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~227)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2440:2440:2440) (2524:2524:2524))
        (PORT datab (2265:2265:2265) (2225:2225:2225))
        (PORT datac (844:844:844) (946:946:946))
        (PORT datad (1188:1188:1188) (1252:1252:1252))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5655:5655:5655) (6023:6023:6023))
        (PORT clk (2546:2546:2546) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4609:4609:4609) (4703:4703:4703))
        (PORT d[1] (5701:5701:5701) (6019:6019:6019))
        (PORT d[2] (4876:4876:4876) (5143:5143:5143))
        (PORT d[3] (6796:6796:6796) (6964:6964:6964))
        (PORT d[4] (4883:4883:4883) (5105:5105:5105))
        (PORT d[5] (6380:6380:6380) (6646:6646:6646))
        (PORT d[6] (10274:10274:10274) (10441:10441:10441))
        (PORT d[7] (4400:4400:4400) (4692:4692:4692))
        (PORT d[8] (3701:3701:3701) (3747:3747:3747))
        (PORT d[9] (6230:6230:6230) (6621:6621:6621))
        (PORT d[10] (4127:4127:4127) (4209:4209:4209))
        (PORT d[11] (4490:4490:4490) (4545:4545:4545))
        (PORT d[12] (5528:5528:5528) (5664:5664:5664))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2904:2904:2904))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2567:2567:2567))
        (PORT d[0] (3524:3524:3524) (3535:3535:3535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2856:2856:2856))
        (PORT d[1] (3135:3135:3135) (3255:3255:3255))
        (PORT d[2] (2506:2506:2506) (2649:2649:2649))
        (PORT d[3] (2602:2602:2602) (2713:2713:2713))
        (PORT d[4] (3110:3110:3110) (3289:3289:3289))
        (PORT d[5] (3135:3135:3135) (3194:3194:3194))
        (PORT d[6] (2978:2978:2978) (3105:3105:3105))
        (PORT d[7] (3468:3468:3468) (3578:3578:3578))
        (PORT d[8] (3014:3014:3014) (3119:3119:3119))
        (PORT d[9] (3735:3735:3735) (3886:3886:3886))
        (PORT d[10] (2613:2613:2613) (2724:2724:2724))
        (PORT d[11] (2888:2888:2888) (2979:2979:2979))
        (PORT d[12] (3301:3301:3301) (3420:3420:3420))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (2115:2115:2115) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6930:6930:6930) (7427:7427:7427))
        (PORT clk (2566:2566:2566) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2384:2384:2384))
        (PORT d[1] (2732:2732:2732) (2763:2763:2763))
        (PORT d[2] (2480:2480:2480) (2537:2537:2537))
        (PORT d[3] (8812:8812:8812) (8857:8857:8857))
        (PORT d[4] (2084:2084:2084) (2085:2085:2085))
        (PORT d[5] (3372:3372:3372) (3388:3388:3388))
        (PORT d[6] (1497:1497:1497) (1522:1522:1522))
        (PORT d[7] (2046:2046:2046) (2064:2064:2064))
        (PORT d[8] (1432:1432:1432) (1464:1464:1464))
        (PORT d[9] (2018:2018:2018) (2011:2011:2011))
        (PORT d[10] (1672:1672:1672) (1688:1688:1688))
        (PORT d[11] (4930:4930:4930) (4923:4923:4923))
        (PORT d[12] (1406:1406:1406) (1439:1439:1439))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1657:1657:1657))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2597:2597:2597))
        (PORT d[0] (2351:2351:2351) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2241:2241:2241))
        (PORT d[1] (1528:1528:1528) (1513:1513:1513))
        (PORT d[2] (1561:1561:1561) (1553:1553:1553))
        (PORT d[3] (1790:1790:1790) (1769:1769:1769))
        (PORT d[4] (1505:1505:1505) (1495:1495:1495))
        (PORT d[5] (1576:1576:1576) (1583:1583:1583))
        (PORT d[6] (1605:1605:1605) (1601:1601:1601))
        (PORT d[7] (1942:1942:1942) (1999:1999:1999))
        (PORT d[8] (2099:2099:2099) (2121:2121:2121))
        (PORT d[9] (2408:2408:2408) (2430:2430:2430))
        (PORT d[10] (1988:1988:1988) (2045:2045:2045))
        (PORT d[11] (1602:1602:1602) (1610:1610:1610))
        (PORT d[12] (2128:2128:2128) (2094:2094:2094))
        (PORT clk (2519:2519:2519) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2515:2515:2515))
        (PORT d[0] (1279:1279:1279) (1209:1209:1209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1464:1464:1464))
        (PORT datab (937:937:937) (1016:1016:1016))
        (PORT datac (2772:2772:2772) (2821:2821:2821))
        (PORT datad (1679:1679:1679) (1643:1643:1643))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1308:1308:1308) (1322:1322:1322))
        (PORT datad (1329:1329:1329) (1368:1368:1368))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4598:4598:4598) (4973:4973:4973))
        (PORT clk (2557:2557:2557) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6174:6174:6174) (6357:6357:6357))
        (PORT d[1] (4422:4422:4422) (4586:4586:4586))
        (PORT d[2] (3316:3316:3316) (3489:3489:3489))
        (PORT d[3] (5648:5648:5648) (5748:5748:5748))
        (PORT d[4] (6561:6561:6561) (6751:6751:6751))
        (PORT d[5] (2632:2632:2632) (2638:2638:2638))
        (PORT d[6] (2270:2270:2270) (2348:2348:2348))
        (PORT d[7] (2850:2850:2850) (2923:2923:2923))
        (PORT d[8] (3788:3788:3788) (3885:3885:3885))
        (PORT d[9] (2835:2835:2835) (2894:2894:2894))
        (PORT d[10] (4326:4326:4326) (4397:4397:4397))
        (PORT d[11] (3754:3754:3754) (3734:3734:3734))
        (PORT d[12] (3424:3424:3424) (3419:3419:3419))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (1966:1966:1966))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2587:2587:2587))
        (PORT d[0] (2669:2669:2669) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2283:2283:2283))
        (PORT d[1] (2190:2190:2190) (2153:2153:2153))
        (PORT d[2] (1695:1695:1695) (1748:1748:1748))
        (PORT d[3] (2398:2398:2398) (2549:2549:2549))
        (PORT d[4] (1786:1786:1786) (1767:1767:1767))
        (PORT d[5] (1906:1906:1906) (1897:1897:1897))
        (PORT d[6] (1795:1795:1795) (1824:1824:1824))
        (PORT d[7] (2618:2618:2618) (2632:2632:2632))
        (PORT d[8] (1922:1922:1922) (1944:1944:1944))
        (PORT d[9] (2153:2153:2153) (2148:2148:2148))
        (PORT d[10] (2276:2276:2276) (2317:2317:2317))
        (PORT d[11] (2437:2437:2437) (2557:2557:2557))
        (PORT d[12] (1850:1850:1850) (1823:1823:1823))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT d[0] (1635:1635:1635) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4976:4976:4976))
        (PORT clk (2566:2566:2566) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1354:1354:1354))
        (PORT d[1] (1776:1776:1776) (1786:1786:1786))
        (PORT d[2] (1440:1440:1440) (1454:1454:1454))
        (PORT d[3] (7771:7771:7771) (7896:7896:7896))
        (PORT d[4] (2956:2956:2956) (2910:2910:2910))
        (PORT d[5] (1774:1774:1774) (1793:1793:1793))
        (PORT d[6] (4461:4461:4461) (4567:4567:4567))
        (PORT d[7] (2656:2656:2656) (2638:2638:2638))
        (PORT d[8] (4923:4923:4923) (5017:5017:5017))
        (PORT d[9] (3384:3384:3384) (3505:3505:3505))
        (PORT d[10] (1733:1733:1733) (1732:1732:1732))
        (PORT d[11] (5528:5528:5528) (5573:5573:5573))
        (PORT d[12] (6809:6809:6809) (6946:6946:6946))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (1684:1684:1684))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2591:2591:2591))
        (PORT d[0] (2359:2359:2359) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2654:2654:2654))
        (PORT d[1] (2648:2648:2648) (2679:2679:2679))
        (PORT d[2] (2420:2420:2420) (2527:2527:2527))
        (PORT d[3] (3177:3177:3177) (3374:3374:3374))
        (PORT d[4] (2198:2198:2198) (2256:2256:2256))
        (PORT d[5] (2340:2340:2340) (2400:2400:2400))
        (PORT d[6] (3132:3132:3132) (3252:3252:3252))
        (PORT d[7] (2434:2434:2434) (2544:2544:2544))
        (PORT d[8] (2365:2365:2365) (2498:2498:2498))
        (PORT d[9] (2959:2959:2959) (3049:3049:3049))
        (PORT d[10] (2765:2765:2765) (2913:2913:2913))
        (PORT d[11] (1582:1582:1582) (1620:1620:1620))
        (PORT d[12] (2881:2881:2881) (2885:2885:2885))
        (PORT clk (2519:2519:2519) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (PORT d[0] (1582:1582:1582) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1465:1465:1465))
        (PORT datab (1685:1685:1685) (1656:1656:1656))
        (PORT datac (1713:1713:1713) (1736:1736:1736))
        (PORT datad (887:887:887) (971:971:971))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5214:5214:5214) (5530:5530:5530))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4729:4729:4729) (4905:4905:4905))
        (PORT d[1] (5359:5359:5359) (5667:5667:5667))
        (PORT d[2] (5640:5640:5640) (5972:5972:5972))
        (PORT d[3] (6336:6336:6336) (6467:6467:6467))
        (PORT d[4] (5117:5117:5117) (5317:5317:5317))
        (PORT d[5] (7134:7134:7134) (7403:7403:7403))
        (PORT d[6] (11691:11691:11691) (11885:11885:11885))
        (PORT d[7] (5135:5135:5135) (5465:5465:5465))
        (PORT d[8] (5649:5649:5649) (5884:5884:5884))
        (PORT d[9] (5886:5886:5886) (6293:6293:6293))
        (PORT d[10] (5032:5032:5032) (5068:5068:5068))
        (PORT d[11] (4409:4409:4409) (4413:4413:4413))
        (PORT d[12] (5209:5209:5209) (5364:5364:5364))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2896:2896:2896))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (3463:3463:3463) (3527:3527:3527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2411:2411:2411))
        (PORT d[1] (4068:4068:4068) (4255:4255:4255))
        (PORT d[2] (2088:2088:2088) (2173:2173:2173))
        (PORT d[3] (2796:2796:2796) (2987:2987:2987))
        (PORT d[4] (3111:3111:3111) (3257:3257:3257))
        (PORT d[5] (3129:3129:3129) (3171:3171:3171))
        (PORT d[6] (2463:2463:2463) (2523:2523:2523))
        (PORT d[7] (3548:3548:3548) (3693:3693:3693))
        (PORT d[8] (3155:3155:3155) (3365:3365:3365))
        (PORT d[9] (3206:3206:3206) (3354:3354:3354))
        (PORT d[10] (2631:2631:2631) (2695:2695:2695))
        (PORT d[11] (2860:2860:2860) (3028:3028:3028))
        (PORT d[12] (3158:3158:3158) (3303:3303:3303))
        (PORT clk (2499:2499:2499) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (PORT d[0] (2622:2622:2622) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4882:4882:4882) (5216:5216:5216))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5425:5425:5425) (5595:5595:5595))
        (PORT d[1] (3608:3608:3608) (3762:3762:3762))
        (PORT d[2] (6360:6360:6360) (6684:6684:6684))
        (PORT d[3] (6797:6797:6797) (6931:6931:6931))
        (PORT d[4] (5536:5536:5536) (5739:5739:5739))
        (PORT d[5] (7519:7519:7519) (7786:7786:7786))
        (PORT d[6] (12025:12025:12025) (12214:12214:12214))
        (PORT d[7] (4765:4765:4765) (5099:5099:5099))
        (PORT d[8] (6586:6586:6586) (6806:6806:6806))
        (PORT d[9] (6274:6274:6274) (6684:6684:6684))
        (PORT d[10] (5378:5378:5378) (5413:5413:5413))
        (PORT d[11] (4029:4029:4029) (4028:4028:4028))
        (PORT d[12] (4814:4814:4814) (4968:4968:4968))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3482:3482:3482))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (4039:4039:4039) (4113:4113:4113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1901:1901:1901))
        (PORT d[1] (2917:2917:2917) (2989:2989:2989))
        (PORT d[2] (2398:2398:2398) (2481:2481:2481))
        (PORT d[3] (3157:3157:3157) (3344:3344:3344))
        (PORT d[4] (2746:2746:2746) (2894:2894:2894))
        (PORT d[5] (3898:3898:3898) (3941:3941:3941))
        (PORT d[6] (2859:2859:2859) (2908:2908:2908))
        (PORT d[7] (3520:3520:3520) (3673:3673:3673))
        (PORT d[8] (3550:3550:3550) (3755:3755:3755))
        (PORT d[9] (3194:3194:3194) (3343:3343:3343))
        (PORT d[10] (2258:2258:2258) (2290:2290:2290))
        (PORT d[11] (2814:2814:2814) (2937:2937:2937))
        (PORT d[12] (3049:3049:3049) (3151:3151:3151))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (PORT d[0] (1945:1945:1945) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1463:1463:1463))
        (PORT datab (937:937:937) (1016:1016:1016))
        (PORT datac (2393:2393:2393) (2393:2393:2393))
        (PORT datad (2625:2625:2625) (2563:2563:2563))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7085:7085:7085) (7525:7525:7525))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4879:4879:4879) (5100:5100:5100))
        (PORT d[1] (5636:5636:5636) (5887:5887:5887))
        (PORT d[2] (5565:5565:5565) (5765:5765:5765))
        (PORT d[3] (5684:5684:5684) (5747:5747:5747))
        (PORT d[4] (4539:4539:4539) (4754:4754:4754))
        (PORT d[5] (5065:5065:5065) (5208:5208:5208))
        (PORT d[6] (6782:6782:6782) (6781:6781:6781))
        (PORT d[7] (5973:5973:5973) (6250:6250:6250))
        (PORT d[8] (4957:4957:4957) (5166:5166:5166))
        (PORT d[9] (5839:5839:5839) (6030:6030:6030))
        (PORT d[10] (4704:4704:4704) (4859:4859:4859))
        (PORT d[11] (9378:9378:9378) (9723:9723:9723))
        (PORT d[12] (6789:6789:6789) (6801:6801:6801))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2521:2521:2521))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (3149:3149:3149) (3152:3152:3152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2627:2627:2627))
        (PORT d[1] (2460:2460:2460) (2485:2485:2485))
        (PORT d[2] (1993:1993:1993) (2085:2085:2085))
        (PORT d[3] (1935:1935:1935) (2038:2038:2038))
        (PORT d[4] (3264:3264:3264) (3314:3314:3314))
        (PORT d[5] (2651:2651:2651) (2750:2750:2750))
        (PORT d[6] (2263:2263:2263) (2338:2338:2338))
        (PORT d[7] (2757:2757:2757) (2891:2891:2891))
        (PORT d[8] (2140:2140:2140) (2210:2210:2210))
        (PORT d[9] (2423:2423:2423) (2450:2450:2450))
        (PORT d[10] (2361:2361:2361) (2454:2454:2454))
        (PORT d[11] (2789:2789:2789) (2895:2895:2895))
        (PORT d[12] (2673:2673:2673) (2741:2741:2741))
        (PORT clk (2461:2461:2461) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2449:2449:2449))
        (PORT d[0] (1948:1948:1948) (1932:1932:1932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6409:6409:6409) (6873:6873:6873))
        (PORT clk (2481:2481:2481) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4473:4473:4473) (4697:4697:4697))
        (PORT d[1] (5297:5297:5297) (5567:5567:5567))
        (PORT d[2] (5192:5192:5192) (5389:5389:5389))
        (PORT d[3] (5288:5288:5288) (5352:5352:5352))
        (PORT d[4] (4500:4500:4500) (4717:4717:4717))
        (PORT d[5] (4707:4707:4707) (4851:4851:4851))
        (PORT d[6] (6454:6454:6454) (6460:6460:6460))
        (PORT d[7] (5593:5593:5593) (5868:5868:5868))
        (PORT d[8] (4951:4951:4951) (5164:5164:5164))
        (PORT d[9] (5227:5227:5227) (5427:5427:5427))
        (PORT d[10] (4362:4362:4362) (4517:4517:4517))
        (PORT d[11] (9026:9026:9026) (9376:9376:9376))
        (PORT d[12] (6491:6491:6491) (6514:6514:6514))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2517:2517:2517))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2503:2503:2503))
        (PORT d[0] (3178:3178:3178) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2953:2953:2953))
        (PORT d[1] (3213:3213:3213) (3271:3271:3271))
        (PORT d[2] (2411:2411:2411) (2545:2545:2545))
        (PORT d[3] (2386:2386:2386) (2524:2524:2524))
        (PORT d[4] (2947:2947:2947) (3002:3002:3002))
        (PORT d[5] (2846:2846:2846) (2999:2999:2999))
        (PORT d[6] (2701:2701:2701) (2766:2766:2766))
        (PORT d[7] (2704:2704:2704) (2835:2835:2835))
        (PORT d[8] (2554:2554:2554) (2657:2657:2657))
        (PORT d[9] (2379:2379:2379) (2400:2400:2400))
        (PORT d[10] (2356:2356:2356) (2459:2459:2459))
        (PORT d[11] (2780:2780:2780) (2890:2890:2890))
        (PORT d[12] (2876:2876:2876) (3044:3044:3044))
        (PORT clk (2434:2434:2434) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2421:2421:2421))
        (PORT d[0] (2007:2007:2007) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2382:2382:2382) (2368:2368:2368))
        (PORT datab (1897:1897:1897) (1978:1978:1978))
        (PORT datac (2078:2078:2078) (2090:2090:2090))
        (PORT datad (1741:1741:1741) (1784:1784:1784))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5796:5796:5796) (6270:6270:6270))
        (PORT clk (2497:2497:2497) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5112:5112:5112) (5333:5333:5333))
        (PORT d[1] (4079:4079:4079) (4271:4271:4271))
        (PORT d[2] (4481:4481:4481) (4619:4619:4619))
        (PORT d[3] (8187:8187:8187) (8325:8325:8325))
        (PORT d[4] (2969:2969:2969) (3070:3070:3070))
        (PORT d[5] (5085:5085:5085) (5186:5186:5186))
        (PORT d[6] (6666:6666:6666) (6736:6736:6736))
        (PORT d[7] (3099:3099:3099) (3265:3265:3265))
        (PORT d[8] (4810:4810:4810) (4981:4981:4981))
        (PORT d[9] (6536:6536:6536) (6751:6751:6751))
        (PORT d[10] (5139:5139:5139) (5279:5279:5279))
        (PORT d[11] (6872:6872:6872) (7136:7136:7136))
        (PORT d[12] (6767:6767:6767) (6775:6775:6775))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2496:2496:2496))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2520:2520:2520))
        (PORT d[0] (3133:3133:3133) (3127:3127:3127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2302:2302:2302))
        (PORT d[1] (2583:2583:2583) (2662:2662:2662))
        (PORT d[2] (1997:1997:1997) (2107:2107:2107))
        (PORT d[3] (1977:1977:1977) (2085:2085:2085))
        (PORT d[4] (3043:3043:3043) (3151:3151:3151))
        (PORT d[5] (2962:2962:2962) (3036:3036:3036))
        (PORT d[6] (2281:2281:2281) (2345:2345:2345))
        (PORT d[7] (2392:2392:2392) (2487:2487:2487))
        (PORT d[8] (2237:2237:2237) (2328:2328:2328))
        (PORT d[9] (2651:2651:2651) (2747:2747:2747))
        (PORT d[10] (2349:2349:2349) (2456:2456:2456))
        (PORT d[11] (2464:2464:2464) (2575:2575:2575))
        (PORT d[12] (2331:2331:2331) (2395:2395:2395))
        (PORT clk (2450:2450:2450) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2438:2438:2438))
        (PORT d[0] (2279:2279:2279) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5503:5503:5503) (5988:5988:5988))
        (PORT clk (2515:2515:2515) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5457:5457:5457) (5672:5672:5672))
        (PORT d[1] (3348:3348:3348) (3508:3508:3508))
        (PORT d[2] (2944:2944:2944) (3076:3076:3076))
        (PORT d[3] (8540:8540:8540) (8677:8677:8677))
        (PORT d[4] (3579:3579:3579) (3666:3666:3666))
        (PORT d[5] (5448:5448:5448) (5547:5547:5547))
        (PORT d[6] (7026:7026:7026) (7096:7096:7096))
        (PORT d[7] (3135:3135:3135) (3304:3304:3304))
        (PORT d[8] (5196:5196:5196) (5374:5374:5374))
        (PORT d[9] (6894:6894:6894) (7107:7107:7107))
        (PORT d[10] (5921:5921:5921) (6057:6057:6057))
        (PORT d[11] (6815:6815:6815) (7072:7072:7072))
        (PORT d[12] (7132:7132:7132) (7137:7137:7137))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2687:2687:2687))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2539:2539:2539))
        (PORT d[0] (3334:3334:3334) (3318:3318:3318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2303:2303:2303))
        (PORT d[1] (2489:2489:2489) (2588:2588:2588))
        (PORT d[2] (2384:2384:2384) (2489:2489:2489))
        (PORT d[3] (2239:2239:2239) (2333:2333:2333))
        (PORT d[4] (2918:2918:2918) (2981:2981:2981))
        (PORT d[5] (2531:2531:2531) (2606:2606:2606))
        (PORT d[6] (2580:2580:2580) (2638:2638:2638))
        (PORT d[7] (2005:2005:2005) (2103:2103:2103))
        (PORT d[8] (2264:2264:2264) (2358:2358:2358))
        (PORT d[9] (2319:2319:2319) (2423:2423:2423))
        (PORT d[10] (2300:2300:2300) (2406:2406:2406))
        (PORT d[11] (2814:2814:2814) (2918:2918:2918))
        (PORT d[12] (2687:2687:2687) (2747:2747:2747))
        (PORT clk (2468:2468:2468) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT d[0] (2107:2107:2107) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1600:1600:1600))
        (PORT datab (2232:2232:2232) (2294:2294:2294))
        (PORT datac (2145:2145:2145) (2162:2162:2162))
        (PORT datad (1435:1435:1435) (1488:1488:1488))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (890:890:890))
        (PORT datab (1361:1361:1361) (1408:1408:1408))
        (PORT datac (1308:1308:1308) (1322:1322:1322))
        (PORT datad (1544:1544:1544) (1521:1521:1521))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4546:4546:4546))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4729:4729:4729) (4933:4933:4933))
        (PORT d[1] (3465:3465:3465) (3556:3556:3556))
        (PORT d[2] (4090:4090:4090) (4315:4315:4315))
        (PORT d[3] (6423:6423:6423) (6585:6585:6585))
        (PORT d[4] (4416:4416:4416) (4605:4605:4605))
        (PORT d[5] (4791:4791:4791) (4923:4923:4923))
        (PORT d[6] (11790:11790:11790) (12063:12063:12063))
        (PORT d[7] (4499:4499:4499) (4493:4493:4493))
        (PORT d[8] (4512:4512:4512) (4668:4668:4668))
        (PORT d[9] (2653:2653:2653) (2803:2803:2803))
        (PORT d[10] (4154:4154:4154) (4286:4286:4286))
        (PORT d[11] (5560:5560:5560) (5654:5654:5654))
        (PORT d[12] (5599:5599:5599) (5660:5660:5660))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2502:2502:2502))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT d[0] (3115:3115:3115) (3133:3133:3133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3151:3151:3151))
        (PORT d[1] (3056:3056:3056) (3137:3137:3137))
        (PORT d[2] (2773:2773:2773) (2913:2913:2913))
        (PORT d[3] (3514:3514:3514) (3740:3740:3740))
        (PORT d[4] (2920:2920:2920) (3035:3035:3035))
        (PORT d[5] (3059:3059:3059) (3184:3184:3184))
        (PORT d[6] (2605:2605:2605) (2725:2725:2725))
        (PORT d[7] (2735:2735:2735) (2842:2842:2842))
        (PORT d[8] (3195:3195:3195) (3413:3413:3413))
        (PORT d[9] (2994:2994:2994) (3083:3083:3083))
        (PORT d[10] (2734:2734:2734) (2870:2870:2870))
        (PORT d[11] (2403:2403:2403) (2513:2513:2513))
        (PORT d[12] (3326:3326:3326) (3372:3372:3372))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (PORT d[0] (2678:2678:2678) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6629:6629:6629) (7188:7188:7188))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5498:5498:5498) (5725:5725:5725))
        (PORT d[1] (4486:4486:4486) (4748:4748:4748))
        (PORT d[2] (4106:4106:4106) (4311:4311:4311))
        (PORT d[3] (6604:6604:6604) (6727:6727:6727))
        (PORT d[4] (4062:4062:4062) (4238:4238:4238))
        (PORT d[5] (3634:3634:3634) (3782:3782:3782))
        (PORT d[6] (5368:5368:5368) (5373:5373:5373))
        (PORT d[7] (4436:4436:4436) (4675:4675:4675))
        (PORT d[8] (5683:5683:5683) (5931:5931:5931))
        (PORT d[9] (4071:4071:4071) (4268:4268:4268))
        (PORT d[10] (3246:3246:3246) (3400:3400:3400))
        (PORT d[11] (7644:7644:7644) (7999:7999:7999))
        (PORT d[12] (5087:5087:5087) (5112:5112:5112))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2771:2771:2771))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT d[0] (3345:3345:3345) (3402:3402:3402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (3072:3072:3072))
        (PORT d[1] (2956:2956:2956) (3033:3033:3033))
        (PORT d[2] (2736:2736:2736) (2896:2896:2896))
        (PORT d[3] (2345:2345:2345) (2489:2489:2489))
        (PORT d[4] (3441:3441:3441) (3622:3622:3622))
        (PORT d[5] (3029:3029:3029) (3156:3156:3156))
        (PORT d[6] (3012:3012:3012) (3121:3121:3121))
        (PORT d[7] (3073:3073:3073) (3202:3202:3202))
        (PORT d[8] (2680:2680:2680) (2812:2812:2812))
        (PORT d[9] (2850:2850:2850) (2922:2922:2922))
        (PORT d[10] (2414:2414:2414) (2563:2563:2563))
        (PORT d[11] (2813:2813:2813) (2963:2963:2963))
        (PORT d[12] (3529:3529:3529) (3677:3677:3677))
        (PORT clk (2493:2493:2493) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (PORT d[0] (2979:2979:2979) (2988:2988:2988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1470:1470:1470))
        (PORT datab (933:933:933) (1012:1012:1012))
        (PORT datac (2138:2138:2138) (2223:2223:2223))
        (PORT datad (2379:2379:2379) (2401:2401:2401))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (753:753:753) (762:762:762))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6332:6332:6332) (6848:6848:6848))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (5447:5447:5447))
        (PORT d[1] (4360:4360:4360) (4538:4538:4538))
        (PORT d[2] (4021:4021:4021) (4166:4166:4166))
        (PORT d[3] (6418:6418:6418) (6559:6559:6559))
        (PORT d[4] (3373:3373:3373) (3510:3510:3510))
        (PORT d[5] (5442:5442:5442) (5577:5577:5577))
        (PORT d[6] (5223:5223:5223) (5291:5291:5291))
        (PORT d[7] (3508:3508:3508) (3721:3721:3721))
        (PORT d[8] (5558:5558:5558) (5752:5752:5752))
        (PORT d[9] (4790:4790:4790) (5017:5017:5017))
        (PORT d[10] (3252:3252:3252) (3405:3405:3405))
        (PORT d[11] (7567:7567:7567) (7850:7850:7850))
        (PORT d[12] (5022:5022:5022) (5042:5042:5042))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3080:3080:3080))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (3647:3647:3647) (3711:3711:3711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2763:2763:2763))
        (PORT d[1] (3049:3049:3049) (3170:3170:3170))
        (PORT d[2] (3078:3078:3078) (3223:3223:3223))
        (PORT d[3] (2371:2371:2371) (2508:2508:2508))
        (PORT d[4] (3478:3478:3478) (3629:3629:3629))
        (PORT d[5] (3237:3237:3237) (3353:3353:3353))
        (PORT d[6] (2466:2466:2466) (2592:2592:2592))
        (PORT d[7] (3116:3116:3116) (3266:3266:3266))
        (PORT d[8] (2883:2883:2883) (2993:2993:2993))
        (PORT d[9] (2732:2732:2732) (2887:2887:2887))
        (PORT d[10] (2789:2789:2789) (2944:2944:2944))
        (PORT d[11] (3196:3196:3196) (3334:3334:3334))
        (PORT d[12] (3056:3056:3056) (3180:3180:3180))
        (PORT clk (2474:2474:2474) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (PORT d[0] (2114:2114:2114) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4966:4966:4966) (5332:5332:5332))
        (PORT clk (2576:2576:2576) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2456:2456:2456))
        (PORT d[1] (5137:5137:5137) (5298:5298:5298))
        (PORT d[2] (4057:4057:4057) (4222:4222:4222))
        (PORT d[3] (6388:6388:6388) (6489:6489:6489))
        (PORT d[4] (4395:4395:4395) (4527:4527:4527))
        (PORT d[5] (3280:3280:3280) (3275:3275:3275))
        (PORT d[6] (1910:1910:1910) (1951:1951:1951))
        (PORT d[7] (2313:2313:2313) (2404:2404:2404))
        (PORT d[8] (4128:4128:4128) (4219:4219:4219))
        (PORT d[9] (2007:2007:2007) (2002:2002:2002))
        (PORT d[10] (1768:1768:1768) (1800:1800:1800))
        (PORT d[11] (4178:4178:4178) (4165:4165:4165))
        (PORT d[12] (2053:2053:2053) (2066:2066:2066))
        (PORT clk (2572:2572:2572) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (1703:1703:1703))
        (PORT clk (2572:2572:2572) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2605:2605:2605))
        (PORT d[0] (2400:2400:2400) (2334:2334:2334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1143:1143:1143))
        (PORT d[1] (1441:1441:1441) (1420:1420:1420))
        (PORT d[2] (2334:2334:2334) (2388:2388:2388))
        (PORT d[3] (1127:1127:1127) (1113:1113:1113))
        (PORT d[4] (1416:1416:1416) (1383:1383:1383))
        (PORT d[5] (1183:1183:1183) (1180:1180:1180))
        (PORT d[6] (1213:1213:1213) (1205:1205:1205))
        (PORT d[7] (1818:1818:1818) (1819:1819:1819))
        (PORT d[8] (1419:1419:1419) (1413:1413:1413))
        (PORT d[9] (1186:1186:1186) (1197:1197:1197))
        (PORT d[10] (1914:1914:1914) (1919:1919:1919))
        (PORT d[11] (2073:2073:2073) (2037:2037:2037))
        (PORT d[12] (1515:1515:1515) (1481:1481:1481))
        (PORT clk (2529:2529:2529) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2523:2523:2523))
        (PORT d[0] (1003:1003:1003) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1470:1470:1470))
        (PORT datab (934:934:934) (1013:1013:1013))
        (PORT datac (2895:2895:2895) (2981:2981:2981))
        (PORT datad (1273:1273:1273) (1240:1240:1240))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1327:1327:1327) (1366:1366:1366))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1619:1619:1619))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (768:768:768) (828:828:828))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (877:877:877))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (902:902:902) (852:852:852))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5467:5467:5467) (5905:5905:5905))
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3334:3334:3334))
        (PORT d[1] (3330:3330:3330) (3468:3468:3468))
        (PORT d[2] (2853:2853:2853) (2940:2940:2940))
        (PORT d[3] (6756:6756:6756) (6880:6880:6880))
        (PORT d[4] (4046:4046:4046) (4186:4186:4186))
        (PORT d[5] (6717:6717:6717) (6898:6898:6898))
        (PORT d[6] (8161:8161:8161) (8247:8247:8247))
        (PORT d[7] (3125:3125:3125) (3300:3300:3300))
        (PORT d[8] (4802:4802:4802) (4906:4906:4906))
        (PORT d[9] (3124:3124:3124) (3336:3336:3336))
        (PORT d[10] (4921:4921:4921) (5009:5009:5009))
        (PORT d[11] (6800:6800:6800) (7017:7017:7017))
        (PORT d[12] (5315:5315:5315) (5366:5366:5366))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2399:2399:2399))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (PORT d[0] (3061:3061:3061) (3030:3030:3030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2983:2983:2983))
        (PORT d[1] (2460:2460:2460) (2530:2530:2530))
        (PORT d[2] (2414:2414:2414) (2545:2545:2545))
        (PORT d[3] (1528:1528:1528) (1601:1601:1601))
        (PORT d[4] (3033:3033:3033) (3100:3100:3100))
        (PORT d[5] (3254:3254:3254) (3332:3332:3332))
        (PORT d[6] (2291:2291:2291) (2403:2403:2403))
        (PORT d[7] (2977:2977:2977) (3093:3093:3093))
        (PORT d[8] (2640:2640:2640) (2761:2761:2761))
        (PORT d[9] (2669:2669:2669) (2769:2769:2769))
        (PORT d[10] (2603:2603:2603) (2658:2658:2658))
        (PORT d[11] (1905:1905:1905) (1943:1943:1943))
        (PORT d[12] (1886:1886:1886) (1922:1922:1922))
        (PORT clk (2510:2510:2510) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (PORT d[0] (1322:1322:1322) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6910:6910:6910) (7406:7406:7406))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2777:2777:2777))
        (PORT d[1] (2695:2695:2695) (2705:2705:2705))
        (PORT d[2] (2439:2439:2439) (2493:2493:2493))
        (PORT d[3] (8804:8804:8804) (8859:8859:8859))
        (PORT d[4] (2048:2048:2048) (2053:2053:2053))
        (PORT d[5] (3369:3369:3369) (3383:3383:3383))
        (PORT d[6] (1452:1452:1452) (1474:1474:1474))
        (PORT d[7] (2395:2395:2395) (2403:2403:2403))
        (PORT d[8] (1417:1417:1417) (1448:1448:1448))
        (PORT d[9] (2037:2037:2037) (2031:2031:2031))
        (PORT d[10] (1690:1690:1690) (1707:1707:1707))
        (PORT d[11] (4930:4930:4930) (4922:4922:4922))
        (PORT d[12] (1359:1359:1359) (1384:1384:1384))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1334:1334:1334))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT d[0] (2026:2026:2026) (1966:1966:1966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2616:2616:2616))
        (PORT d[1] (1520:1520:1520) (1505:1505:1505))
        (PORT d[2] (1603:1603:1603) (1610:1610:1610))
        (PORT d[3] (1777:1777:1777) (1756:1756:1756))
        (PORT d[4] (1485:1485:1485) (1488:1488:1488))
        (PORT d[5] (1576:1576:1576) (1585:1585:1585))
        (PORT d[6] (1560:1560:1560) (1551:1551:1551))
        (PORT d[7] (1881:1881:1881) (1925:1925:1925))
        (PORT d[8] (2177:2177:2177) (2213:2213:2213))
        (PORT d[9] (1546:1546:1546) (1546:1546:1546))
        (PORT d[10] (1585:1585:1585) (1603:1603:1603))
        (PORT d[11] (1608:1608:1608) (1618:1618:1618))
        (PORT d[12] (2139:2139:2139) (2107:2107:2107))
        (PORT clk (2520:2520:2520) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (PORT d[0] (1433:1433:1433) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (990:990:990))
        (PORT datab (1185:1185:1185) (1261:1261:1261))
        (PORT datac (2131:2131:2131) (2092:2092:2092))
        (PORT datad (1279:1279:1279) (1260:1260:1260))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5362:5362:5362) (5747:5747:5747))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4487:4487:4487) (4703:4703:4703))
        (PORT d[1] (5600:5600:5600) (5874:5874:5874))
        (PORT d[2] (4485:4485:4485) (4733:4733:4733))
        (PORT d[3] (7978:7978:7978) (8253:8253:8253))
        (PORT d[4] (3757:3757:3757) (3933:3933:3933))
        (PORT d[5] (5892:5892:5892) (6103:6103:6103))
        (PORT d[6] (10782:10782:10782) (10864:10864:10864))
        (PORT d[7] (3883:3883:3883) (4089:4089:4089))
        (PORT d[8] (5214:5214:5214) (5356:5356:5356))
        (PORT d[9] (4785:4785:4785) (5164:5164:5164))
        (PORT d[10] (4584:4584:4584) (4709:4709:4709))
        (PORT d[11] (7037:7037:7037) (7208:7208:7208))
        (PORT d[12] (4601:4601:4601) (4650:4650:4650))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2693:2693:2693))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (PORT d[0] (3315:3315:3315) (3350:3350:3350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2799:2799:2799))
        (PORT d[1] (2845:2845:2845) (2955:2955:2955))
        (PORT d[2] (2896:2896:2896) (3057:3057:3057))
        (PORT d[3] (3194:3194:3194) (3315:3315:3315))
        (PORT d[4] (3100:3100:3100) (3250:3250:3250))
        (PORT d[5] (3980:3980:3980) (4080:4080:4080))
        (PORT d[6] (3008:3008:3008) (3132:3132:3132))
        (PORT d[7] (3301:3301:3301) (3397:3397:3397))
        (PORT d[8] (2745:2745:2745) (2861:2861:2861))
        (PORT d[9] (2334:2334:2334) (2440:2440:2440))
        (PORT d[10] (3270:3270:3270) (3378:3378:3378))
        (PORT d[11] (2670:2670:2670) (2776:2776:2776))
        (PORT d[12] (3196:3196:3196) (3325:3325:3325))
        (PORT clk (2458:2458:2458) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d[0] (2412:2412:2412) (2419:2419:2419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6779:6779:6779) (7244:7244:7244))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4493:4493:4493) (4719:4719:4719))
        (PORT d[1] (5672:5672:5672) (5937:5937:5937))
        (PORT d[2] (5557:5557:5557) (5755:5755:5755))
        (PORT d[3] (5649:5649:5649) (5709:5709:5709))
        (PORT d[4] (4180:4180:4180) (4398:4398:4398))
        (PORT d[5] (5082:5082:5082) (5227:5227:5227))
        (PORT d[6] (7219:7219:7219) (7219:7219:7219))
        (PORT d[7] (5941:5941:5941) (6214:6214:6214))
        (PORT d[8] (4942:4942:4942) (5150:5150:5150))
        (PORT d[9] (3695:3695:3695) (3837:3837:3837))
        (PORT d[10] (4736:4736:4736) (4891:4891:4891))
        (PORT d[11] (9064:9064:9064) (9409:9409:9409))
        (PORT d[12] (6489:6489:6489) (6506:6506:6506))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2774:2774:2774))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (3412:3412:3412) (3405:3405:3405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2575:2575:2575))
        (PORT d[1] (2466:2466:2466) (2491:2491:2491))
        (PORT d[2] (2033:2033:2033) (2126:2126:2126))
        (PORT d[3] (1949:1949:1949) (2053:2053:2053))
        (PORT d[4] (3253:3253:3253) (3315:3315:3315))
        (PORT d[5] (2793:2793:2793) (2940:2940:2940))
        (PORT d[6] (2302:2302:2302) (2378:2378:2378))
        (PORT d[7] (2750:2750:2750) (2884:2884:2884))
        (PORT d[8] (2549:2549:2549) (2654:2654:2654))
        (PORT d[9] (2096:2096:2096) (2134:2134:2134))
        (PORT d[10] (2018:2018:2018) (2121:2121:2121))
        (PORT d[11] (3072:3072:3072) (3169:3169:3169))
        (PORT d[12] (2674:2674:2674) (2741:2741:2741))
        (PORT clk (2455:2455:2455) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2443:2443:2443))
        (PORT d[0] (2528:2528:2528) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (994:994:994))
        (PORT datab (1175:1175:1175) (1249:1249:1249))
        (PORT datac (2826:2826:2826) (2917:2917:2917))
        (PORT datad (1518:1518:1518) (1496:1496:1496))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7101:7101:7101) (7556:7556:7556))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4832:4832:4832) (5057:5057:5057))
        (PORT d[1] (6011:6011:6011) (6275:6275:6275))
        (PORT d[2] (5926:5926:5926) (6127:6127:6127))
        (PORT d[3] (6066:6066:6066) (6125:6125:6125))
        (PORT d[4] (4868:4868:4868) (5058:5058:5058))
        (PORT d[5] (5407:5407:5407) (5547:5547:5547))
        (PORT d[6] (7581:7581:7581) (7582:7582:7582))
        (PORT d[7] (6299:6299:6299) (6570:6570:6570))
        (PORT d[8] (5343:5343:5343) (5551:5551:5551))
        (PORT d[9] (3081:3081:3081) (3243:3243:3243))
        (PORT d[10] (5081:5081:5081) (5231:5231:5231))
        (PORT d[11] (6958:6958:6958) (7260:7260:7260))
        (PORT d[12] (7150:7150:7150) (7164:7164:7164))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2284:2284:2284))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT d[0] (2888:2888:2888) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2101:2101:2101))
        (PORT d[1] (2135:2135:2135) (2170:2170:2170))
        (PORT d[2] (2037:2037:2037) (2134:2134:2134))
        (PORT d[3] (1958:1958:1958) (2060:2060:2060))
        (PORT d[4] (3296:3296:3296) (3381:3381:3381))
        (PORT d[5] (2789:2789:2789) (2931:2931:2931))
        (PORT d[6] (2299:2299:2299) (2379:2379:2379))
        (PORT d[7] (2367:2367:2367) (2467:2467:2467))
        (PORT d[8] (1906:1906:1906) (1992:1992:1992))
        (PORT d[9] (2444:2444:2444) (2474:2474:2474))
        (PORT d[10] (1995:1995:1995) (2103:2103:2103))
        (PORT d[11] (2977:2977:2977) (3071:3071:3071))
        (PORT d[12] (3089:3089:3089) (3200:3200:3200))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (1570:1570:1570) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (5520:5520:5520))
        (PORT clk (2531:2531:2531) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5376:5376:5376) (5517:5517:5517))
        (PORT d[1] (6700:6700:6700) (6969:6969:6969))
        (PORT d[2] (4981:4981:4981) (5245:5245:5245))
        (PORT d[3] (9433:9433:9433) (9693:9693:9693))
        (PORT d[4] (3353:3353:3353) (3495:3495:3495))
        (PORT d[5] (5604:5604:5604) (5784:5784:5784))
        (PORT d[6] (11882:11882:11882) (11958:11958:11958))
        (PORT d[7] (4209:4209:4209) (4401:4401:4401))
        (PORT d[8] (3805:3805:3805) (3917:3917:3917))
        (PORT d[9] (4969:4969:4969) (5284:5284:5284))
        (PORT d[10] (5664:5664:5664) (5784:5784:5784))
        (PORT d[11] (6403:6403:6403) (6614:6614:6614))
        (PORT d[12] (4599:4599:4599) (4650:4650:4650))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2611:2611:2611))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (PORT d[0] (3664:3664:3664) (3765:3765:3765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2729:2729:2729))
        (PORT d[1] (2530:2530:2530) (2606:2606:2606))
        (PORT d[2] (2564:2564:2564) (2690:2690:2690))
        (PORT d[3] (2457:2457:2457) (2548:2548:2548))
        (PORT d[4] (3048:3048:3048) (3153:3153:3153))
        (PORT d[5] (2624:2624:2624) (2720:2720:2720))
        (PORT d[6] (2932:2932:2932) (3026:3026:3026))
        (PORT d[7] (3046:3046:3046) (3127:3127:3127))
        (PORT d[8] (3146:3146:3146) (3263:3263:3263))
        (PORT d[9] (2333:2333:2333) (2404:2404:2404))
        (PORT d[10] (2209:2209:2209) (2255:2255:2255))
        (PORT d[11] (2235:2235:2235) (2301:2301:2301))
        (PORT d[12] (2068:2068:2068) (2157:2157:2157))
        (PORT clk (2484:2484:2484) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2479:2479:2479))
        (PORT d[0] (2037:2037:2037) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1459:1459:1459))
        (PORT datab (2119:2119:2119) (2021:2021:2021))
        (PORT datac (1848:1848:1848) (1936:1936:1936))
        (PORT datad (1737:1737:1737) (1780:1780:1780))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5156:5156:5156) (5509:5509:5509))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4743:4743:4743) (4953:4953:4953))
        (PORT d[1] (4463:4463:4463) (4545:4545:4545))
        (PORT d[2] (4130:4130:4130) (4364:4364:4364))
        (PORT d[3] (7183:7183:7183) (7350:7350:7350))
        (PORT d[4] (4508:4508:4508) (4756:4756:4756))
        (PORT d[5] (4764:4764:4764) (4878:4878:4878))
        (PORT d[6] (11824:11824:11824) (12103:12103:12103))
        (PORT d[7] (5136:5136:5136) (5117:5117:5117))
        (PORT d[8] (4485:4485:4485) (4639:4639:4639))
        (PORT d[9] (3311:3311:3311) (3461:3461:3461))
        (PORT d[10] (4547:4547:4547) (4668:4668:4668))
        (PORT d[11] (6283:6283:6283) (6366:6366:6366))
        (PORT d[12] (6679:6679:6679) (6729:6729:6729))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2535:2535:2535))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (PORT d[0] (3139:3139:3139) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2784:2784:2784))
        (PORT d[1] (2740:2740:2740) (2826:2826:2826))
        (PORT d[2] (2849:2849:2849) (2976:2976:2976))
        (PORT d[3] (3157:3157:3157) (3381:3381:3381))
        (PORT d[4] (2910:2910:2910) (2984:2984:2984))
        (PORT d[5] (3113:3113:3113) (3242:3242:3242))
        (PORT d[6] (3039:3039:3039) (3159:3159:3159))
        (PORT d[7] (2759:2759:2759) (2867:2867:2867))
        (PORT d[8] (3170:3170:3170) (3389:3389:3389))
        (PORT d[9] (3006:3006:3006) (3099:3099:3099))
        (PORT d[10] (3438:3438:3438) (3561:3561:3561))
        (PORT d[11] (2757:2757:2757) (2874:2874:2874))
        (PORT d[12] (3291:3291:3291) (3336:3336:3336))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (2863:2863:2863) (2935:2935:2935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5007:5007:5007) (5400:5400:5400))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3520:3520:3520) (3607:3607:3607))
        (PORT d[1] (3668:3668:3668) (3829:3829:3829))
        (PORT d[2] (5908:5908:5908) (6172:6172:6172))
        (PORT d[3] (6496:6496:6496) (6678:6678:6678))
        (PORT d[4] (5993:5993:5993) (6209:6209:6209))
        (PORT d[5] (7502:7502:7502) (7776:7776:7776))
        (PORT d[6] (3422:3422:3422) (3571:3571:3571))
        (PORT d[7] (4701:4701:4701) (4990:4990:4990))
        (PORT d[8] (3338:3338:3338) (3388:3388:3388))
        (PORT d[9] (6970:6970:6970) (7363:7363:7363))
        (PORT d[10] (4174:4174:4174) (4254:4254:4254))
        (PORT d[11] (4540:4540:4540) (4475:4475:4475))
        (PORT d[12] (6625:6625:6625) (6767:6767:6767))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2480:2480:2480))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (PORT d[0] (3117:3117:3117) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2082:2082:2082))
        (PORT d[1] (2470:2470:2470) (2564:2564:2564))
        (PORT d[2] (2522:2522:2522) (2641:2641:2641))
        (PORT d[3] (2494:2494:2494) (2554:2554:2554))
        (PORT d[4] (3469:3469:3469) (3599:3599:3599))
        (PORT d[5] (2889:2889:2889) (2978:2978:2978))
        (PORT d[6] (2289:2289:2289) (2387:2387:2387))
        (PORT d[7] (3816:3816:3816) (3919:3919:3919))
        (PORT d[8] (2635:2635:2635) (2737:2737:2737))
        (PORT d[9] (2797:2797:2797) (2895:2895:2895))
        (PORT d[10] (2319:2319:2319) (2412:2412:2412))
        (PORT d[11] (2743:2743:2743) (2844:2844:2844))
        (PORT d[12] (2705:2705:2705) (2814:2814:2814))
        (PORT clk (2441:2441:2441) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (PORT d[0] (1683:1683:1683) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2817:2817:2817) (2899:2899:2899))
        (PORT datab (1180:1180:1180) (1255:1255:1255))
        (PORT datac (2370:2370:2370) (2404:2404:2404))
        (PORT datad (854:854:854) (938:938:938))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1237:1237:1237))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1083:1083:1083) (1142:1142:1142))
        (PORT datad (1345:1345:1345) (1380:1380:1380))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5857:5857:5857) (6323:6323:6323))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (4101:4101:4101))
        (PORT d[1] (4074:4074:4074) (4261:4261:4261))
        (PORT d[2] (3740:3740:3740) (3909:3909:3909))
        (PORT d[3] (7093:7093:7093) (7280:7280:7280))
        (PORT d[4] (4065:4065:4065) (4235:4235:4235))
        (PORT d[5] (5202:5202:5202) (5358:5358:5358))
        (PORT d[6] (10676:10676:10676) (10889:10889:10889))
        (PORT d[7] (3121:3121:3121) (3291:3291:3291))
        (PORT d[8] (5298:5298:5298) (5466:5466:5466))
        (PORT d[9] (4645:4645:4645) (4931:4931:4931))
        (PORT d[10] (4630:4630:4630) (4769:4769:4769))
        (PORT d[11] (7082:7082:7082) (7283:7283:7283))
        (PORT d[12] (5089:5089:5089) (5190:5190:5190))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3344:3344:3344))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (3928:3928:3928) (3975:3975:3975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3304:3304:3304))
        (PORT d[1] (2554:2554:2554) (2672:2672:2672))
        (PORT d[2] (3220:3220:3220) (3383:3383:3383))
        (PORT d[3] (2713:2713:2713) (2837:2837:2837))
        (PORT d[4] (3132:3132:3132) (3286:3286:3286))
        (PORT d[5] (2927:2927:2927) (3009:3009:3009))
        (PORT d[6] (3053:3053:3053) (3186:3186:3186))
        (PORT d[7] (3492:3492:3492) (3611:3611:3611))
        (PORT d[8] (2454:2454:2454) (2580:2580:2580))
        (PORT d[9] (2833:2833:2833) (2978:2978:2978))
        (PORT d[10] (2953:2953:2953) (3044:3044:3044))
        (PORT d[11] (2637:2637:2637) (2713:2713:2713))
        (PORT d[12] (2472:2472:2472) (2597:2597:2597))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (2347:2347:2347) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4648:4648:4648) (5021:5021:5021))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2329:2329:2329))
        (PORT d[1] (1755:1755:1755) (1760:1760:1760))
        (PORT d[2] (3472:3472:3472) (3538:3538:3538))
        (PORT d[3] (1726:1726:1726) (1716:1716:1716))
        (PORT d[4] (1667:1667:1667) (1655:1655:1655))
        (PORT d[5] (1410:1410:1410) (1427:1427:1427))
        (PORT d[6] (2153:2153:2153) (2159:2159:2159))
        (PORT d[7] (2536:2536:2536) (2546:2546:2546))
        (PORT d[8] (3978:3978:3978) (3944:3944:3944))
        (PORT d[9] (1819:1819:1819) (1825:1825:1825))
        (PORT d[10] (2822:2822:2822) (2814:2814:2814))
        (PORT d[11] (6012:6012:6012) (5935:5935:5935))
        (PORT d[12] (7497:7497:7497) (7623:7623:7623))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2063:2063:2063))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (2724:2724:2724) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2262:2262:2262))
        (PORT d[1] (2908:2908:2908) (2957:2957:2957))
        (PORT d[2] (2289:2289:2289) (2365:2365:2365))
        (PORT d[3] (3137:3137:3137) (3345:3345:3345))
        (PORT d[4] (2258:2258:2258) (2342:2342:2342))
        (PORT d[5] (2262:2262:2262) (2321:2321:2321))
        (PORT d[6] (2731:2731:2731) (2815:2815:2815))
        (PORT d[7] (2090:2090:2090) (2204:2204:2204))
        (PORT d[8] (2264:2264:2264) (2364:2364:2364))
        (PORT d[9] (2639:2639:2639) (2731:2731:2731))
        (PORT d[10] (3123:3123:3123) (3232:3232:3232))
        (PORT d[11] (2392:2392:2392) (2472:2472:2472))
        (PORT d[12] (2980:2980:2980) (3029:3029:3029))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (2231:2231:2231) (2167:2167:2167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2600:2600:2600) (2712:2712:2712))
        (PORT datab (1184:1184:1184) (1259:1259:1259))
        (PORT datac (2196:2196:2196) (2236:2236:2236))
        (PORT datad (853:853:853) (937:937:937))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1291:1291:1291))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4245:4245:4245) (4572:4572:4572))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6437:6437:6437) (6565:6565:6565))
        (PORT d[1] (3916:3916:3916) (4010:4010:4010))
        (PORT d[2] (6402:6402:6402) (6761:6761:6761))
        (PORT d[3] (6689:6689:6689) (6836:6836:6836))
        (PORT d[4] (3774:3774:3774) (3936:3936:3936))
        (PORT d[5] (3389:3389:3389) (3338:3338:3338))
        (PORT d[6] (3340:3340:3340) (3449:3449:3449))
        (PORT d[7] (5856:5856:5856) (6179:6179:6179))
        (PORT d[8] (6451:6451:6451) (6688:6688:6688))
        (PORT d[9] (2262:2262:2262) (2383:2383:2383))
        (PORT d[10] (5919:5919:5919) (6011:6011:6011))
        (PORT d[11] (5191:5191:5191) (5243:5243:5243))
        (PORT d[12] (5459:5459:5459) (5605:5605:5605))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (2631:2631:2631))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (PORT d[0] (2998:2998:2998) (2966:2966:2966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3193:3193:3193))
        (PORT d[1] (2509:2509:2509) (2550:2550:2550))
        (PORT d[2] (2768:2768:2768) (2891:2891:2891))
        (PORT d[3] (3222:3222:3222) (3418:3418:3418))
        (PORT d[4] (2283:2283:2283) (2385:2385:2385))
        (PORT d[5] (2735:2735:2735) (2839:2839:2839))
        (PORT d[6] (2480:2480:2480) (2559:2559:2559))
        (PORT d[7] (2368:2368:2368) (2439:2439:2439))
        (PORT d[8] (2994:2994:2994) (3114:3114:3114))
        (PORT d[9] (2632:2632:2632) (2690:2690:2690))
        (PORT d[10] (3053:3053:3053) (3149:3149:3149))
        (PORT d[11] (2045:2045:2045) (2129:2129:2129))
        (PORT d[12] (2470:2470:2470) (2598:2598:2598))
        (PORT clk (2456:2456:2456) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (PORT d[0] (1781:1781:1781) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6590:6590:6590) (7093:7093:7093))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3092:3092:3092))
        (PORT d[1] (3059:3059:3059) (3069:3069:3069))
        (PORT d[2] (6648:6648:6648) (6910:6910:6910))
        (PORT d[3] (8466:8466:8466) (8527:8527:8527))
        (PORT d[4] (6233:6233:6233) (6402:6402:6402))
        (PORT d[5] (5353:5353:5353) (5453:5453:5453))
        (PORT d[6] (3546:3546:3546) (3536:3536:3536))
        (PORT d[7] (2047:2047:2047) (2058:2058:2058))
        (PORT d[8] (1792:1792:1792) (1817:1817:1817))
        (PORT d[9] (2405:2405:2405) (2393:2393:2393))
        (PORT d[10] (2693:2693:2693) (2739:2739:2739))
        (PORT d[11] (4400:4400:4400) (4366:4366:4366))
        (PORT d[12] (1704:1704:1704) (1727:1727:1727))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1844:1844:1844))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (PORT d[0] (2493:2493:2493) (2475:2475:2475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2571:2571:2571))
        (PORT d[1] (3344:3344:3344) (3438:3438:3438))
        (PORT d[2] (1758:1758:1758) (1770:1770:1770))
        (PORT d[3] (2372:2372:2372) (2513:2513:2513))
        (PORT d[4] (1819:1819:1819) (1821:1821:1821))
        (PORT d[5] (1893:1893:1893) (1890:1890:1890))
        (PORT d[6] (1854:1854:1854) (1879:1879:1879))
        (PORT d[7] (1601:1601:1601) (1664:1664:1664))
        (PORT d[8] (2134:2134:2134) (2170:2170:2170))
        (PORT d[9] (1911:1911:1911) (1906:1906:1906))
        (PORT d[10] (2283:2283:2283) (2340:2340:2340))
        (PORT d[11] (1979:1979:1979) (1979:1979:1979))
        (PORT d[12] (2877:2877:2877) (3008:3008:3008))
        (PORT clk (2502:2502:2502) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2490:2490:2490))
        (PORT d[0] (1343:1343:1343) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (993:993:993))
        (PORT datab (1179:1179:1179) (1253:1253:1253))
        (PORT datac (2380:2380:2380) (2364:2364:2364))
        (PORT datad (1652:1652:1652) (1617:1617:1617))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1184:1184:1184))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5009:5009:5009) (5402:5402:5402))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4759:4759:4759) (4922:4922:4922))
        (PORT d[1] (6744:6744:6744) (7014:7014:7014))
        (PORT d[2] (4948:4948:4948) (5209:5209:5209))
        (PORT d[3] (9451:9451:9451) (9712:9712:9712))
        (PORT d[4] (4107:4107:4107) (4284:4284:4284))
        (PORT d[5] (5607:5607:5607) (5800:5800:5800))
        (PORT d[6] (11863:11863:11863) (11937:11937:11937))
        (PORT d[7] (4157:4157:4157) (4355:4355:4355))
        (PORT d[8] (6225:6225:6225) (6353:6353:6353))
        (PORT d[9] (4646:4646:4646) (4968:4968:4968))
        (PORT d[10] (3830:3830:3830) (3923:3923:3923))
        (PORT d[11] (8053:8053:8053) (8210:8210:8210))
        (PORT d[12] (4274:4274:4274) (4328:4328:4328))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2649:2649:2649))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (3207:3207:3207) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2754:2754:2754))
        (PORT d[1] (2844:2844:2844) (2912:2912:2912))
        (PORT d[2] (2796:2796:2796) (2918:2918:2918))
        (PORT d[3] (2875:2875:2875) (2961:2961:2961))
        (PORT d[4] (3362:3362:3362) (3463:3463:3463))
        (PORT d[5] (2871:2871:2871) (2964:2964:2964))
        (PORT d[6] (2860:2860:2860) (2942:2942:2942))
        (PORT d[7] (3082:3082:3082) (3165:3165:3165))
        (PORT d[8] (3098:3098:3098) (3211:3211:3211))
        (PORT d[9] (2729:2729:2729) (2833:2833:2833))
        (PORT d[10] (2651:2651:2651) (2740:2740:2740))
        (PORT d[11] (2257:2257:2257) (2326:2326:2326))
        (PORT d[12] (2365:2365:2365) (2449:2449:2449))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (2076:2076:2076) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6235:6235:6235) (6742:6742:6742))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2731:2731:2731))
        (PORT d[1] (3126:3126:3126) (3144:3144:3144))
        (PORT d[2] (6656:6656:6656) (6915:6915:6915))
        (PORT d[3] (8431:8431:8431) (8490:8490:8490))
        (PORT d[4] (5848:5848:5848) (6017:6017:6017))
        (PORT d[5] (5331:5331:5331) (5429:5429:5429))
        (PORT d[6] (3615:3615:3615) (3607:3607:3607))
        (PORT d[7] (3956:3956:3956) (3932:3932:3932))
        (PORT d[8] (5305:5305:5305) (5277:5277:5277))
        (PORT d[9] (6126:6126:6126) (6305:6305:6305))
        (PORT d[10] (2754:2754:2754) (2817:2817:2817))
        (PORT d[11] (4258:4258:4258) (4200:4200:4200))
        (PORT d[12] (2719:2719:2719) (2727:2727:2727))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2024:2024:2024))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (PORT d[0] (2725:2725:2725) (2655:2655:2655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (3021:3021:3021))
        (PORT d[1] (2993:2993:2993) (3105:3105:3105))
        (PORT d[2] (1896:1896:1896) (1895:1895:1895))
        (PORT d[3] (2391:2391:2391) (2535:2535:2535))
        (PORT d[4] (2192:2192:2192) (2168:2168:2168))
        (PORT d[5] (2207:2207:2207) (2200:2200:2200))
        (PORT d[6] (1537:1537:1537) (1571:1571:1571))
        (PORT d[7] (2277:2277:2277) (2320:2320:2320))
        (PORT d[8] (1719:1719:1719) (1741:1741:1741))
        (PORT d[9] (2397:2397:2397) (2418:2418:2418))
        (PORT d[10] (2298:2298:2298) (2356:2356:2356))
        (PORT d[11] (1908:1908:1908) (1907:1907:1907))
        (PORT d[12] (2174:2174:2174) (2144:2144:2144))
        (PORT clk (2509:2509:2509) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (PORT d[0] (1491:1491:1491) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3380:3380:3380) (3257:3257:3257))
        (PORT datab (917:917:917) (1014:1014:1014))
        (PORT datac (1638:1638:1638) (1599:1599:1599))
        (PORT datad (1191:1191:1191) (1275:1275:1275))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7357:7357:7357) (7904:7904:7904))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5836:5836:5836) (6073:6073:6073))
        (PORT d[1] (4551:4551:4551) (4821:4821:4821))
        (PORT d[2] (4464:4464:4464) (4662:4662:4662))
        (PORT d[3] (5653:5653:5653) (5714:5714:5714))
        (PORT d[4] (4070:4070:4070) (4241:4241:4241))
        (PORT d[5] (3990:3990:3990) (4138:4138:4138))
        (PORT d[6] (6112:6112:6112) (6119:6119:6119))
        (PORT d[7] (4882:4882:4882) (5159:5159:5159))
        (PORT d[8] (5322:5322:5322) (5573:5573:5573))
        (PORT d[9] (4501:4501:4501) (4714:4714:4714))
        (PORT d[10] (3594:3594:3594) (3745:3745:3745))
        (PORT d[11] (8360:8360:8360) (8710:8710:8710))
        (PORT d[12] (5466:5466:5466) (5492:5492:5492))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2430:2430:2430))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT d[0] (3062:3062:3062) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2858:2858:2858))
        (PORT d[1] (2525:2525:2525) (2592:2592:2592))
        (PORT d[2] (2811:2811:2811) (2976:2976:2976))
        (PORT d[3] (2385:2385:2385) (2532:2532:2532))
        (PORT d[4] (3417:3417:3417) (3594:3594:3594))
        (PORT d[5] (3000:3000:3000) (3104:3104:3104))
        (PORT d[6] (2700:2700:2700) (2805:2805:2805))
        (PORT d[7] (2500:2500:2500) (2653:2653:2653))
        (PORT d[8] (2328:2328:2328) (2459:2459:2459))
        (PORT d[9] (2833:2833:2833) (2919:2919:2919))
        (PORT d[10] (2417:2417:2417) (2564:2564:2564))
        (PORT d[11] (3169:3169:3169) (3305:3305:3305))
        (PORT d[12] (3180:3180:3180) (3339:3339:3339))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (2119:2119:2119) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6691:6691:6691) (7234:7234:7234))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (4807:4807:4807))
        (PORT d[1] (4957:4957:4957) (5269:5269:5269))
        (PORT d[2] (4964:4964:4964) (5240:5240:5240))
        (PORT d[3] (6689:6689:6689) (6752:6752:6752))
        (PORT d[4] (4075:4075:4075) (4246:4246:4246))
        (PORT d[5] (3556:3556:3556) (3662:3662:3662))
        (PORT d[6] (3262:3262:3262) (3253:3253:3253))
        (PORT d[7] (3984:3984:3984) (3971:3971:3971))
        (PORT d[8] (4916:4916:4916) (4869:4869:4869))
        (PORT d[9] (4353:4353:4353) (4538:4538:4538))
        (PORT d[10] (3218:3218:3218) (3316:3316:3316))
        (PORT d[11] (4949:4949:4949) (4893:4893:4893))
        (PORT d[12] (4308:4308:4308) (4291:4291:4291))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2524:2524:2524))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (3153:3153:3153) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3406:3406:3406))
        (PORT d[1] (3331:3331:3331) (3434:3434:3434))
        (PORT d[2] (2507:2507:2507) (2547:2547:2547))
        (PORT d[3] (2785:2785:2785) (2980:2980:2980))
        (PORT d[4] (3322:3322:3322) (3455:3455:3455))
        (PORT d[5] (2960:2960:2960) (3025:3025:3025))
        (PORT d[6] (2290:2290:2290) (2362:2362:2362))
        (PORT d[7] (2028:2028:2028) (2128:2128:2128))
        (PORT d[8] (1927:1927:1927) (2006:2006:2006))
        (PORT d[9] (2928:2928:2928) (2998:2998:2998))
        (PORT d[10] (2342:2342:2342) (2436:2436:2436))
        (PORT d[11] (3171:3171:3171) (3352:3352:3352))
        (PORT d[12] (3236:3236:3236) (3410:3410:3410))
        (PORT clk (2486:2486:2486) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (PORT d[0] (2477:2477:2477) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1338:1338:1338))
        (PORT datab (915:915:915) (1012:1012:1012))
        (PORT datac (2556:2556:2556) (2499:2499:2499))
        (PORT datad (2091:2091:2091) (2105:2105:2105))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1519:1519:1519))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1976:1976:1976) (1978:1978:1978))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (495:495:495))
        (PORT datab (822:822:822) (864:864:864))
        (PORT datac (588:588:588) (570:570:570))
        (PORT datad (942:942:942) (925:925:925))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (438:438:438))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (933:933:933) (902:902:902))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5180:5180:5180) (4815:4815:4815))
        (PORT sclr (2523:2523:2523) (2597:2597:2597))
        (PORT ena (2174:2174:2174) (2185:2185:2185))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector43\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1037:1037:1037))
        (PORT datab (278:278:278) (336:336:336))
        (PORT datad (246:246:246) (285:285:285))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4900:4900:4900) (5216:5216:5216))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (679:679:679) (785:785:785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5023:5023:5023) (5434:5434:5434))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (4265:4265:4265))
        (PORT d[1] (5138:5138:5138) (5110:5110:5110))
        (PORT d[2] (3953:3953:3953) (4051:4051:4051))
        (PORT d[3] (2165:2165:2165) (2179:2179:2179))
        (PORT d[4] (2370:2370:2370) (2356:2356:2356))
        (PORT d[5] (5532:5532:5532) (5622:5622:5622))
        (PORT d[6] (5106:5106:5106) (5073:5073:5073))
        (PORT d[7] (4106:4106:4106) (4090:4090:4090))
        (PORT d[8] (3268:3268:3268) (3218:3218:3218))
        (PORT d[9] (3945:3945:3945) (4051:4051:4051))
        (PORT d[10] (4060:4060:4060) (4248:4248:4248))
        (PORT d[11] (5287:5287:5287) (5214:5214:5214))
        (PORT d[12] (7925:7925:7925) (7880:7880:7880))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2735:2735:2735))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT d[0] (3396:3396:3396) (3366:3366:3366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2319:2319:2319))
        (PORT d[1] (2551:2551:2551) (2602:2602:2602))
        (PORT d[2] (2920:2920:2920) (2986:2986:2986))
        (PORT d[3] (3484:3484:3484) (3678:3678:3678))
        (PORT d[4] (2250:2250:2250) (2327:2327:2327))
        (PORT d[5] (2628:2628:2628) (2721:2721:2721))
        (PORT d[6] (2271:2271:2271) (2340:2340:2340))
        (PORT d[7] (2846:2846:2846) (2990:2990:2990))
        (PORT d[8] (2668:2668:2668) (2790:2790:2790))
        (PORT d[9] (2307:2307:2307) (2405:2405:2405))
        (PORT d[10] (2346:2346:2346) (2452:2452:2452))
        (PORT d[11] (2670:2670:2670) (2735:2735:2735))
        (PORT d[12] (2890:2890:2890) (3061:3061:3061))
        (PORT clk (2474:2474:2474) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (PORT d[0] (2094:2094:2094) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6274:6274:6274) (6826:6826:6826))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3693:3693:3693) (3835:3835:3835))
        (PORT d[1] (3712:3712:3712) (3899:3899:3899))
        (PORT d[2] (5198:5198:5198) (5364:5364:5364))
        (PORT d[3] (6825:6825:6825) (7017:7017:7017))
        (PORT d[4] (4544:4544:4544) (4752:4752:4752))
        (PORT d[5] (4817:4817:4817) (4935:4935:4935))
        (PORT d[6] (11000:11000:11000) (11230:11230:11230))
        (PORT d[7] (3574:3574:3574) (3797:3797:3797))
        (PORT d[8] (6815:6815:6815) (6984:6984:6984))
        (PORT d[9] (3912:3912:3912) (4205:4205:4205))
        (PORT d[10] (5225:5225:5225) (5373:5373:5373))
        (PORT d[11] (7187:7187:7187) (7471:7471:7471))
        (PORT d[12] (5386:5386:5386) (5535:5535:5535))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2977:2977:2977))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (PORT d[0] (3558:3558:3558) (3608:3608:3608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2701:2701:2701))
        (PORT d[1] (2910:2910:2910) (3060:3060:3060))
        (PORT d[2] (2811:2811:2811) (2948:2948:2948))
        (PORT d[3] (2626:2626:2626) (2761:2761:2761))
        (PORT d[4] (3001:3001:3001) (3111:3111:3111))
        (PORT d[5] (3112:3112:3112) (3255:3255:3255))
        (PORT d[6] (2420:2420:2420) (2541:2541:2541))
        (PORT d[7] (2493:2493:2493) (2641:2641:2641))
        (PORT d[8] (3108:3108:3108) (3259:3259:3259))
        (PORT d[9] (2824:2824:2824) (2971:2971:2971))
        (PORT d[10] (3022:3022:3022) (3153:3153:3153))
        (PORT d[11] (2640:2640:2640) (2745:2745:2745))
        (PORT d[12] (2779:2779:2779) (2900:2900:2900))
        (PORT clk (2504:2504:2504) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (PORT d[0] (2542:2542:2542) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2347:2347:2347) (2362:2362:2362))
        (PORT datab (3601:3601:3601) (3583:3583:3583))
        (PORT datad (1146:1146:1146) (1208:1208:1208))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (744:744:744))
        (PORT datab (815:815:815) (856:856:856))
        (PORT datac (754:754:754) (757:757:757))
        (PORT datad (351:351:351) (450:450:450))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7326:7326:7326) (7869:7869:7869))
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4485:4485:4485) (4705:4705:4705))
        (PORT d[1] (4860:4860:4860) (5121:5121:5121))
        (PORT d[2] (4514:4514:4514) (4765:4765:4765))
        (PORT d[3] (8005:8005:8005) (8275:8275:8275))
        (PORT d[4] (3720:3720:3720) (3892:3892:3892))
        (PORT d[5] (5944:5944:5944) (6156:6156:6156))
        (PORT d[6] (10066:10066:10066) (10156:10156:10156))
        (PORT d[7] (4235:4235:4235) (4439:4439:4439))
        (PORT d[8] (4829:4829:4829) (4966:4966:4966))
        (PORT d[9] (4776:4776:4776) (5155:5155:5155))
        (PORT d[10] (4067:4067:4067) (4186:4186:4186))
        (PORT d[11] (6680:6680:6680) (6854:6854:6854))
        (PORT d[12] (5478:5478:5478) (5611:5611:5611))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (2971:2971:2971))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (PORT d[0] (3590:3590:3590) (3602:3602:3602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3158:3158:3158))
        (PORT d[1] (3168:3168:3168) (3298:3298:3298))
        (PORT d[2] (2823:2823:2823) (2972:2972:2972))
        (PORT d[3] (2568:2568:2568) (2695:2695:2695))
        (PORT d[4] (3759:3759:3759) (3903:3903:3903))
        (PORT d[5] (3308:3308:3308) (3426:3426:3426))
        (PORT d[6] (3339:3339:3339) (3446:3446:3446))
        (PORT d[7] (3355:3355:3355) (3449:3449:3449))
        (PORT d[8] (3077:3077:3077) (3215:3215:3215))
        (PORT d[9] (2732:2732:2732) (2840:2840:2840))
        (PORT d[10] (2928:2928:2928) (3044:3044:3044))
        (PORT d[11] (2684:2684:2684) (2788:2788:2788))
        (PORT d[12] (2833:2833:2833) (2962:2962:2962))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT d[0] (2376:2376:2376) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5311:5311:5311) (5692:5692:5692))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1307:1307:1307))
        (PORT d[1] (1760:1760:1760) (1766:1766:1766))
        (PORT d[2] (3224:3224:3224) (3370:3370:3370))
        (PORT d[3] (2919:2919:2919) (2924:2924:2924))
        (PORT d[4] (1984:1984:1984) (1961:1961:1961))
        (PORT d[5] (1424:1424:1424) (1444:1444:1444))
        (PORT d[6] (2126:2126:2126) (2131:2131:2131))
        (PORT d[7] (2484:2484:2484) (2486:2486:2486))
        (PORT d[8] (3972:3972:3972) (3937:3937:3937))
        (PORT d[9] (1475:1475:1475) (1485:1485:1485))
        (PORT d[10] (2867:2867:2867) (2859:2859:2859))
        (PORT d[11] (1979:1979:1979) (1951:1951:1951))
        (PORT d[12] (5211:5211:5211) (5205:5205:5205))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2386:2386:2386))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (3086:3086:3086) (3049:3049:3049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2253:2253:2253))
        (PORT d[1] (2875:2875:2875) (2921:2921:2921))
        (PORT d[2] (1958:1958:1958) (2040:2040:2040))
        (PORT d[3] (3444:3444:3444) (3630:3630:3630))
        (PORT d[4] (2910:2910:2910) (2971:2971:2971))
        (PORT d[5] (2333:2333:2333) (2396:2396:2396))
        (PORT d[6] (2675:2675:2675) (2745:2745:2745))
        (PORT d[7] (2029:2029:2029) (2127:2127:2127))
        (PORT d[8] (2257:2257:2257) (2356:2356:2356))
        (PORT d[9] (2281:2281:2281) (2377:2377:2377))
        (PORT d[10] (2725:2725:2725) (2835:2835:2835))
        (PORT d[11] (2411:2411:2411) (2491:2491:2491))
        (PORT d[12] (2979:2979:2979) (3029:3029:3029))
        (PORT clk (2502:2502:2502) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (PORT d[0] (2017:2017:2017) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2468:2468:2468) (2544:2544:2544))
        (PORT datab (1496:1496:1496) (1563:1563:1563))
        (PORT datac (2471:2471:2471) (2505:2505:2505))
        (PORT datad (1295:1295:1295) (1367:1367:1367))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5003:5003:5003) (5415:5415:5415))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3585:3585:3585))
        (PORT d[1] (4419:4419:4419) (4400:4400:4400))
        (PORT d[2] (3240:3240:3240) (3346:3346:3346))
        (PORT d[3] (2911:2911:2911) (2921:2921:2921))
        (PORT d[4] (2745:2745:2745) (2734:2734:2734))
        (PORT d[5] (4528:4528:4528) (4622:4622:4622))
        (PORT d[6] (4399:4399:4399) (4373:4373:4373))
        (PORT d[7] (3430:3430:3430) (3418:3418:3418))
        (PORT d[8] (3684:3684:3684) (3627:3627:3627))
        (PORT d[9] (4990:4990:4990) (5133:5133:5133))
        (PORT d[10] (4632:4632:4632) (4761:4761:4761))
        (PORT d[11] (4970:4970:4970) (4902:4902:4902))
        (PORT d[12] (7225:7225:7225) (7181:7181:7181))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2559:2559:2559))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (PORT d[0] (3195:3195:3195) (3190:3190:3190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2726:2726:2726))
        (PORT d[1] (3595:3595:3595) (3685:3685:3685))
        (PORT d[2] (2310:2310:2310) (2402:2402:2402))
        (PORT d[3] (3116:3116:3116) (3299:3299:3299))
        (PORT d[4] (2968:2968:2968) (3081:3081:3081))
        (PORT d[5] (3608:3608:3608) (3707:3707:3707))
        (PORT d[6] (2454:2454:2454) (2585:2585:2585))
        (PORT d[7] (2461:2461:2461) (2605:2605:2605))
        (PORT d[8] (2316:2316:2316) (2442:2442:2442))
        (PORT d[9] (2539:2539:2539) (2610:2610:2610))
        (PORT d[10] (3241:3241:3241) (3422:3422:3422))
        (PORT d[11] (2360:2360:2360) (2443:2443:2443))
        (PORT d[12] (3037:3037:3037) (3122:3122:3122))
        (PORT clk (2434:2434:2434) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2422:2422:2422))
        (PORT d[0] (2103:2103:2103) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5493:5493:5493) (5963:5963:5963))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5186:5186:5186) (5408:5408:5408))
        (PORT d[1] (6374:6374:6374) (6638:6638:6638))
        (PORT d[2] (6281:6281:6281) (6478:6478:6478))
        (PORT d[3] (5604:5604:5604) (5662:5662:5662))
        (PORT d[4] (5224:5224:5224) (5414:5414:5414))
        (PORT d[5] (4675:4675:4675) (4741:4741:4741))
        (PORT d[6] (8000:8000:8000) (7999:7999:7999))
        (PORT d[7] (6647:6647:6647) (6914:6914:6914))
        (PORT d[8] (5733:5733:5733) (5941:5941:5941))
        (PORT d[9] (3388:3388:3388) (3544:3544:3544))
        (PORT d[10] (5459:5459:5459) (5620:5620:5620))
        (PORT d[11] (7317:7317:7317) (7618:7618:7618))
        (PORT d[12] (5705:5705:5705) (5752:5752:5752))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2784:2784:2784))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (3101:3101:3101) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2365:2365:2365))
        (PORT d[1] (2510:2510:2510) (2541:2541:2541))
        (PORT d[2] (2411:2411:2411) (2506:2506:2506))
        (PORT d[3] (1951:1951:1951) (2055:2055:2055))
        (PORT d[4] (2502:2502:2502) (2562:2562:2562))
        (PORT d[5] (2955:2955:2955) (3048:3048:3048))
        (PORT d[6] (2650:2650:2650) (2727:2727:2727))
        (PORT d[7] (2361:2361:2361) (2462:2462:2462))
        (PORT d[8] (1946:1946:1946) (2038:2038:2038))
        (PORT d[9] (2451:2451:2451) (2495:2495:2495))
        (PORT d[10] (2238:2238:2238) (2322:2322:2322))
        (PORT d[11] (2375:2375:2375) (2444:2444:2444))
        (PORT d[12] (2032:2032:2032) (2111:2111:2111))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (PORT d[0] (2280:2280:2280) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2146:2146:2146) (2196:2196:2196))
        (PORT datab (1281:1281:1281) (1286:1286:1286))
        (PORT datac (1029:1029:1029) (1071:1071:1071))
        (PORT datad (1061:1061:1061) (1117:1117:1117))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1169:1169:1169) (1214:1214:1214))
        (PORT datac (686:686:686) (698:698:698))
        (PORT datad (1351:1351:1351) (1371:1371:1371))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5014:5014:5014) (5395:5395:5395))
        (PORT clk (2543:2543:2543) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5872:5872:5872) (6059:6059:6059))
        (PORT d[1] (4387:4387:4387) (4547:4547:4547))
        (PORT d[2] (3346:3346:3346) (3507:3507:3507))
        (PORT d[3] (5998:5998:5998) (6090:6090:6090))
        (PORT d[4] (3707:3707:3707) (3849:3849:3849))
        (PORT d[5] (2734:2734:2734) (2710:2710:2710))
        (PORT d[6] (2282:2282:2282) (2360:2360:2360))
        (PORT d[7] (5867:5867:5867) (6189:6189:6189))
        (PORT d[8] (3742:3742:3742) (3832:3832:3832))
        (PORT d[9] (2502:2502:2502) (2564:2564:2564))
        (PORT d[10] (4300:4300:4300) (4369:4369:4369))
        (PORT d[11] (3432:3432:3432) (3415:3415:3415))
        (PORT d[12] (3454:3454:3454) (3456:3456:3456))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (1978:1978:1978))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2563:2563:2563))
        (PORT d[0] (2680:2680:2680) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (1848:1848:1848))
        (PORT d[1] (2189:2189:2189) (2166:2166:2166))
        (PORT d[2] (1697:1697:1697) (1747:1747:1747))
        (PORT d[3] (2386:2386:2386) (2537:2537:2537))
        (PORT d[4] (1829:1829:1829) (1814:1814:1814))
        (PORT d[5] (2360:2360:2360) (2381:2381:2381))
        (PORT d[6] (2444:2444:2444) (2454:2454:2454))
        (PORT d[7] (2573:2573:2573) (2582:2582:2582))
        (PORT d[8] (1893:1893:1893) (1909:1909:1909))
        (PORT d[9] (2230:2230:2230) (2222:2222:2222))
        (PORT d[10] (1872:1872:1872) (1875:1875:1875))
        (PORT d[11] (2425:2425:2425) (2545:2545:2545))
        (PORT d[12] (2138:2138:2138) (2090:2090:2090))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT d[0] (1637:1637:1637) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5762:5762:5762) (6242:6242:6242))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5877:5877:5877) (6080:6080:6080))
        (PORT d[1] (4740:4740:4740) (4937:4937:4937))
        (PORT d[2] (4693:4693:4693) (4826:4826:4826))
        (PORT d[3] (7242:7242:7242) (7428:7428:7428))
        (PORT d[4] (5246:5246:5246) (5494:5494:5494))
        (PORT d[5] (5127:5127:5127) (5258:5258:5258))
        (PORT d[6] (12585:12585:12585) (12927:12927:12927))
        (PORT d[7] (4555:4555:4555) (4550:4550:4550))
        (PORT d[8] (4902:4902:4902) (5095:5095:5095))
        (PORT d[9] (2438:2438:2438) (2479:2479:2479))
        (PORT d[10] (4630:4630:4630) (4801:4801:4801))
        (PORT d[11] (6335:6335:6335) (6435:6435:6435))
        (PORT d[12] (6717:6717:6717) (6775:6775:6775))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2162:2162:2162))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (2799:2799:2799) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3493:3493:3493))
        (PORT d[1] (3515:3515:3515) (3648:3648:3648))
        (PORT d[2] (3380:3380:3380) (3496:3496:3496))
        (PORT d[3] (3896:3896:3896) (4124:4124:4124))
        (PORT d[4] (3058:3058:3058) (3198:3198:3198))
        (PORT d[5] (2677:2677:2677) (2770:2770:2770))
        (PORT d[6] (3148:3148:3148) (3270:3270:3270))
        (PORT d[7] (3872:3872:3872) (4042:4042:4042))
        (PORT d[8] (2705:2705:2705) (2844:2844:2844))
        (PORT d[9] (3326:3326:3326) (3437:3437:3437))
        (PORT d[10] (3470:3470:3470) (3623:3623:3623))
        (PORT d[11] (3396:3396:3396) (3498:3498:3498))
        (PORT d[12] (3991:3991:3991) (4202:4202:4202))
        (PORT clk (2504:2504:2504) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (PORT d[0] (1999:1999:1999) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (551:551:551))
        (PORT datab (1935:1935:1935) (1914:1914:1914))
        (PORT datac (2452:2452:2452) (2511:2511:2511))
        (PORT datad (819:819:819) (907:907:907))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6596:6596:6596) (7091:7091:7091))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4860:4860:4860) (5080:5080:5080))
        (PORT d[1] (6010:6010:6010) (6274:6274:6274))
        (PORT d[2] (5949:5949:5949) (6136:6136:6136))
        (PORT d[3] (6057:6057:6057) (6115:6115:6115))
        (PORT d[4] (4559:4559:4559) (4777:4777:4777))
        (PORT d[5] (5073:5073:5073) (5217:5217:5217))
        (PORT d[6] (7273:7273:7273) (7282:7282:7282))
        (PORT d[7] (6291:6291:6291) (6562:6562:6562))
        (PORT d[8] (4965:4965:4965) (5176:5176:5176))
        (PORT d[9] (5820:5820:5820) (6011:6011:6011))
        (PORT d[10] (5112:5112:5112) (5265:5265:5265))
        (PORT d[11] (6975:6975:6975) (7279:7279:7279))
        (PORT d[12] (6835:6835:6835) (6856:6856:6856))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3236:3236:3236))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (3831:3831:3831) (3867:3867:3867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2961:2961:2961))
        (PORT d[1] (2817:2817:2817) (2831:2831:2831))
        (PORT d[2] (2020:2020:2020) (2114:2114:2114))
        (PORT d[3] (1913:1913:1913) (2014:2014:2014))
        (PORT d[4] (2624:2624:2624) (2731:2731:2731))
        (PORT d[5] (2677:2677:2677) (2776:2776:2776))
        (PORT d[6] (2284:2284:2284) (2361:2361:2361))
        (PORT d[7] (2372:2372:2372) (2472:2472:2472))
        (PORT d[8] (2096:2096:2096) (2175:2175:2175))
        (PORT d[9] (2475:2475:2475) (2509:2509:2509))
        (PORT d[10] (2378:2378:2378) (2473:2473:2473))
        (PORT d[11] (2714:2714:2714) (2819:2819:2819))
        (PORT d[12] (2003:2003:2003) (2080:2080:2080))
        (PORT clk (2471:2471:2471) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2459:2459:2459))
        (PORT d[0] (2094:2094:2094) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6201:6201:6201) (6712:6712:6712))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3700:3700:3700))
        (PORT d[1] (4028:4028:4028) (4177:4177:4177))
        (PORT d[2] (3681:3681:3681) (3803:3803:3803))
        (PORT d[3] (6504:6504:6504) (6652:6652:6652))
        (PORT d[4] (3277:3277:3277) (3374:3374:3374))
        (PORT d[5] (7120:7120:7120) (7304:7304:7304))
        (PORT d[6] (8055:8055:8055) (8117:8117:8117))
        (PORT d[7] (3058:3058:3058) (3237:3237:3237))
        (PORT d[8] (5924:5924:5924) (6091:6091:6091))
        (PORT d[9] (3758:3758:3758) (3943:3943:3943))
        (PORT d[10] (5259:5259:5259) (5352:5352:5352))
        (PORT d[11] (6815:6815:6815) (7026:7026:7026))
        (PORT d[12] (7825:7825:7825) (7819:7819:7819))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2309:2309:2309))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (2986:2986:2986) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2302:2302:2302))
        (PORT d[1] (2617:2617:2617) (2691:2691:2691))
        (PORT d[2] (2404:2404:2404) (2537:2537:2537))
        (PORT d[3] (2319:2319:2319) (2424:2424:2424))
        (PORT d[4] (2617:2617:2617) (2686:2686:2686))
        (PORT d[5] (2899:2899:2899) (2978:2978:2978))
        (PORT d[6] (2636:2636:2636) (2697:2697:2697))
        (PORT d[7] (3036:3036:3036) (3112:3112:3112))
        (PORT d[8] (2644:2644:2644) (2763:2763:2763))
        (PORT d[9] (2359:2359:2359) (2466:2466:2466))
        (PORT d[10] (2901:2901:2901) (2993:2993:2993))
        (PORT d[11] (1958:1958:1958) (2030:2030:2030))
        (PORT d[12] (1955:1955:1955) (2043:2043:2043))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (1448:1448:1448) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2294:2294:2294))
        (PORT datab (1919:1919:1919) (1954:1954:1954))
        (PORT datac (1668:1668:1668) (1764:1764:1764))
        (PORT datad (826:826:826) (915:915:915))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5783:5783:5783) (6282:6282:6282))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2386:2386:2386))
        (PORT d[1] (6701:6701:6701) (6990:6990:6990))
        (PORT d[2] (6326:6326:6326) (6592:6592:6592))
        (PORT d[3] (8078:8078:8078) (8137:8137:8137))
        (PORT d[4] (5494:5494:5494) (5663:5663:5663))
        (PORT d[5] (4668:4668:4668) (4779:4779:4779))
        (PORT d[6] (3266:3266:3266) (3266:3266:3266))
        (PORT d[7] (3598:3598:3598) (3579:3579:3579))
        (PORT d[8] (4960:4960:4960) (4937:4937:4937))
        (PORT d[9] (5780:5780:5780) (5962:5962:5962))
        (PORT d[10] (2418:2418:2418) (2485:2485:2485))
        (PORT d[11] (3658:3658:3658) (3636:3636:3636))
        (PORT d[12] (2328:2328:2328) (2340:2340:2340))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (1976:1976:1976))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (2663:2663:2663) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2652:2652:2652))
        (PORT d[1] (2988:2988:2988) (3095:3095:3095))
        (PORT d[2] (1729:1729:1729) (1746:1746:1746))
        (PORT d[3] (2558:2558:2558) (2673:2673:2673))
        (PORT d[4] (2671:2671:2671) (2802:2802:2802))
        (PORT d[5] (2584:2584:2584) (2616:2616:2616))
        (PORT d[6] (1833:1833:1833) (1855:1855:1855))
        (PORT d[7] (1959:1959:1959) (2006:2006:2006))
        (PORT d[8] (1835:1835:1835) (1873:1873:1873))
        (PORT d[9] (2141:2141:2141) (2168:2168:2168))
        (PORT d[10] (2328:2328:2328) (2379:2379:2379))
        (PORT d[11] (3169:3169:3169) (3313:3313:3313))
        (PORT d[12] (2443:2443:2443) (2565:2565:2565))
        (PORT clk (2481:2481:2481) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (PORT d[0] (1837:1837:1837) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6208:6208:6208) (6710:6710:6710))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5160:5160:5160) (5361:5361:5361))
        (PORT d[1] (5672:5672:5672) (5936:5936:5936))
        (PORT d[2] (5579:5579:5579) (5764:5764:5764))
        (PORT d[3] (5270:5270:5270) (5333:5333:5333))
        (PORT d[4] (4174:4174:4174) (4391:4391:4391))
        (PORT d[5] (4715:4715:4715) (4860:4860:4860))
        (PORT d[6] (6857:6857:6857) (6862:6862:6862))
        (PORT d[7] (5933:5933:5933) (6206:6206:6206))
        (PORT d[8] (4860:4860:4860) (5070:5070:5070))
        (PORT d[9] (5486:5486:5486) (5682:5682:5682))
        (PORT d[10] (4767:4767:4767) (4925:4925:4925))
        (PORT d[11] (9057:9057:9057) (9402:9402:9402))
        (PORT d[12] (6498:6498:6498) (6519:6519:6519))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2498:2498:2498))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (PORT d[0] (3126:3126:3126) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2609:2609:2609))
        (PORT d[1] (2471:2471:2471) (2495:2495:2495))
        (PORT d[2] (2328:2328:2328) (2406:2406:2406))
        (PORT d[3] (1956:1956:1956) (2061:2061:2061))
        (PORT d[4] (2933:2933:2933) (3033:3033:3033))
        (PORT d[5] (2762:2762:2762) (2918:2918:2918))
        (PORT d[6] (2308:2308:2308) (2384:2384:2384))
        (PORT d[7] (2741:2741:2741) (2876:2876:2876))
        (PORT d[8] (2580:2580:2580) (2688:2688:2688))
        (PORT d[9] (2397:2397:2397) (2423:2423:2423))
        (PORT d[10] (1989:1989:1989) (2094:2094:2094))
        (PORT d[11] (2475:2475:2475) (2591:2591:2591))
        (PORT d[12] (3477:3477:3477) (3624:3624:3624))
        (PORT clk (2448:2448:2448) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (PORT d[0] (1954:1954:1954) (1935:1935:1935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1810:1810:1810))
        (PORT datab (1937:1937:1937) (1925:1925:1925))
        (PORT datac (1669:1669:1669) (1764:1764:1764))
        (PORT datad (826:826:826) (916:916:916))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (473:473:473))
        (PORT datab (1083:1083:1083) (1128:1128:1128))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1615:1615:1615) (1631:1631:1631))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5790:5790:5790) (6265:6265:6265))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5156:5156:5156) (5365:5365:5365))
        (PORT d[1] (4829:4829:4829) (4911:4911:4911))
        (PORT d[2] (4771:4771:4771) (4987:4987:4987))
        (PORT d[3] (7875:7875:7875) (8027:8027:8027))
        (PORT d[4] (4542:4542:4542) (4793:4793:4793))
        (PORT d[5] (4784:4784:4784) (4901:4901:4901))
        (PORT d[6] (12278:12278:12278) (12597:12597:12597))
        (PORT d[7] (4466:4466:4466) (4414:4414:4414))
        (PORT d[8] (5139:5139:5139) (5245:5245:5245))
        (PORT d[9] (3390:3390:3390) (3536:3536:3536))
        (PORT d[10] (4941:4941:4941) (5064:5064:5064))
        (PORT d[11] (5580:5580:5580) (5681:5681:5681))
        (PORT d[12] (6994:6994:6994) (7035:7035:7035))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2448:2448:2448))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (PORT d[0] (3089:3089:3089) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3148:3148:3148))
        (PORT d[1] (2686:2686:2686) (2782:2782:2782))
        (PORT d[2] (3191:3191:3191) (3312:3312:3312))
        (PORT d[3] (3906:3906:3906) (4120:4120:4120))
        (PORT d[4] (2226:2226:2226) (2288:2288:2288))
        (PORT d[5] (2696:2696:2696) (2824:2824:2824))
        (PORT d[6] (2899:2899:2899) (3070:3070:3070))
        (PORT d[7] (3500:3500:3500) (3602:3602:3602))
        (PORT d[8] (2723:2723:2723) (2895:2895:2895))
        (PORT d[9] (3391:3391:3391) (3482:3482:3482))
        (PORT d[10] (3098:3098:3098) (3273:3273:3273))
        (PORT d[11] (2296:2296:2296) (2371:2371:2371))
        (PORT d[12] (2919:2919:2919) (2958:2958:2958))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (2404:2404:2404) (2399:2399:2399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6128:6128:6128) (6623:6623:6623))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (3996:3996:3996))
        (PORT d[1] (4965:4965:4965) (5272:5272:5272))
        (PORT d[2] (4504:4504:4504) (4774:4774:4774))
        (PORT d[3] (5939:5939:5939) (6002:6002:6002))
        (PORT d[4] (4151:4151:4151) (4314:4314:4314))
        (PORT d[5] (3143:3143:3143) (3241:3241:3241))
        (PORT d[6] (3614:3614:3614) (3604:3604:3604))
        (PORT d[7] (4010:4010:4010) (3989:3989:3989))
        (PORT d[8] (3925:3925:3925) (3902:3902:3902))
        (PORT d[9] (3981:3981:3981) (4179:4179:4179))
        (PORT d[10] (2791:2791:2791) (2886:2886:2886))
        (PORT d[11] (4175:4175:4175) (4109:4109:4109))
        (PORT d[12] (4006:4006:4006) (4002:4002:4002))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3224:3224:3224))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (PORT d[0] (3758:3758:3758) (3855:3855:3855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3124:3124:3124))
        (PORT d[1] (3365:3365:3365) (3509:3509:3509))
        (PORT d[2] (2535:2535:2535) (2576:2576:2576))
        (PORT d[3] (3371:3371:3371) (3553:3553:3553))
        (PORT d[4] (3817:3817:3817) (3997:3997:3997))
        (PORT d[5] (2682:2682:2682) (2759:2759:2759))
        (PORT d[6] (2320:2320:2320) (2392:2392:2392))
        (PORT d[7] (2609:2609:2609) (2692:2692:2692))
        (PORT d[8] (2272:2272:2272) (2346:2346:2346))
        (PORT d[9] (2901:2901:2901) (2951:2951:2951))
        (PORT d[10] (2367:2367:2367) (2456:2456:2456))
        (PORT d[11] (3466:3466:3466) (3627:3627:3627))
        (PORT d[12] (3260:3260:3260) (3441:3441:3441))
        (PORT clk (2506:2506:2506) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (PORT d[0] (2089:2089:2089) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2346:2346:2346) (2417:2417:2417))
        (PORT datab (2449:2449:2449) (2482:2482:2482))
        (PORT datac (1668:1668:1668) (1763:1763:1763))
        (PORT datad (825:825:825) (915:915:915))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4585:4585:4585) (4971:4971:4971))
        (PORT clk (2513:2513:2513) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5533:5533:5533) (5720:5720:5720))
        (PORT d[1] (3658:3658:3658) (3818:3818:3818))
        (PORT d[2] (3350:3350:3350) (3509:3509:3509))
        (PORT d[3] (6445:6445:6445) (6625:6625:6625))
        (PORT d[4] (5838:5838:5838) (6037:6037:6037))
        (PORT d[5] (3336:3336:3336) (3335:3335:3335))
        (PORT d[6] (2279:2279:2279) (2358:2358:2358))
        (PORT d[7] (5447:5447:5447) (5770:5770:5770))
        (PORT d[8] (3783:3783:3783) (3875:3875:3875))
        (PORT d[9] (6595:6595:6595) (7000:7000:7000))
        (PORT d[10] (5996:5996:5996) (6017:6017:6017))
        (PORT d[11] (4141:4141:4141) (4158:4158:4158))
        (PORT d[12] (3788:3788:3788) (3772:3772:3772))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3112:3112:3112))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2532:2532:2532))
        (PORT d[0] (3673:3673:3673) (3743:3743:3743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1886:1886:1886))
        (PORT d[1] (3021:3021:3021) (3098:3098:3098))
        (PORT d[2] (2415:2415:2415) (2484:2484:2484))
        (PORT d[3] (2662:2662:2662) (2801:2801:2801))
        (PORT d[4] (2768:2768:2768) (2919:2919:2919))
        (PORT d[5] (2817:2817:2817) (2968:2968:2968))
        (PORT d[6] (2102:2102:2102) (2124:2124:2124))
        (PORT d[7] (2596:2596:2596) (2607:2607:2607))
        (PORT d[8] (3489:3489:3489) (3626:3626:3626))
        (PORT d[9] (2528:2528:2528) (2516:2516:2516))
        (PORT d[10] (2240:2240:2240) (2286:2286:2286))
        (PORT d[11] (3117:3117:3117) (3218:3218:3218))
        (PORT d[12] (2524:2524:2524) (2485:2485:2485))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2450:2450:2450))
        (PORT d[0] (1370:1370:1370) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5044:5044:5044) (5461:5461:5461))
        (PORT clk (2557:2557:2557) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (4415:4415:4415))
        (PORT d[1] (4975:4975:4975) (5296:5296:5296))
        (PORT d[2] (5174:5174:5174) (5443:5443:5443))
        (PORT d[3] (6516:6516:6516) (6693:6693:6693))
        (PORT d[4] (4500:4500:4500) (4712:4712:4712))
        (PORT d[5] (6764:6764:6764) (7036:7036:7036))
        (PORT d[6] (10257:10257:10257) (10423:10423:10423))
        (PORT d[7] (4369:4369:4369) (4657:4657:4657))
        (PORT d[8] (5174:5174:5174) (5341:5341:5341))
        (PORT d[9] (5841:5841:5841) (6234:6234:6234))
        (PORT d[10] (4128:4128:4128) (4245:4245:4245))
        (PORT d[11] (4233:4233:4233) (4295:4295:4295))
        (PORT d[12] (5149:5149:5149) (5288:5288:5288))
        (PORT clk (2553:2553:2553) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2510:2510:2510))
        (PORT clk (2553:2553:2553) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2578:2578:2578))
        (PORT d[0] (3122:3122:3122) (3141:3141:3141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2525:2525:2525))
        (PORT d[1] (2859:2859:2859) (2983:2983:2983))
        (PORT d[2] (2555:2555:2555) (2701:2701:2701))
        (PORT d[3] (2974:2974:2974) (3078:3078:3078))
        (PORT d[4] (3767:3767:3767) (3968:3968:3968))
        (PORT d[5] (3429:3429:3429) (3491:3491:3491))
        (PORT d[6] (2969:2969:2969) (3094:3094:3094))
        (PORT d[7] (3456:3456:3456) (3559:3559:3559))
        (PORT d[8] (3306:3306:3306) (3407:3407:3407))
        (PORT d[9] (3439:3439:3439) (3600:3600:3600))
        (PORT d[10] (3015:3015:3015) (3125:3125:3125))
        (PORT d[11] (2917:2917:2917) (3006:3006:3006))
        (PORT d[12] (2846:2846:2846) (3003:3003:3003))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (2516:2516:2516) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2510:2510:2510) (2486:2486:2486))
        (PORT datab (1960:1960:1960) (1982:1982:1982))
        (PORT datac (1659:1659:1659) (1753:1753:1753))
        (PORT datad (817:817:817) (905:905:905))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1108:1108:1108) (1101:1101:1101))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (6143:6143:6143))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7246:7246:7246) (7380:7380:7380))
        (PORT d[1] (2821:2821:2821) (2889:2889:2889))
        (PORT d[2] (3601:3601:3601) (3754:3754:3754))
        (PORT d[3] (7397:7397:7397) (7523:7523:7523))
        (PORT d[4] (4788:4788:4788) (4951:4951:4951))
        (PORT d[5] (4690:4690:4690) (4613:4613:4613))
        (PORT d[6] (4408:4408:4408) (4509:4509:4509))
        (PORT d[7] (2693:2693:2693) (2678:2678:2678))
        (PORT d[8] (4550:4550:4550) (4649:4649:4649))
        (PORT d[9] (3347:3347:3347) (3462:3462:3462))
        (PORT d[10] (6970:6970:6970) (7047:7047:7047))
        (PORT d[11] (5151:5151:5151) (5206:5206:5206))
        (PORT d[12] (6480:6480:6480) (6622:6622:6622))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2022:2022:2022))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT d[0] (2779:2779:2779) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2358:2358:2358))
        (PORT d[1] (2289:2289:2289) (2337:2337:2337))
        (PORT d[2] (2870:2870:2870) (2987:2987:2987))
        (PORT d[3] (3446:3446:3446) (3618:3618:3618))
        (PORT d[4] (1874:1874:1874) (1935:1935:1935))
        (PORT d[5] (2639:2639:2639) (2694:2694:2694))
        (PORT d[6] (2819:2819:2819) (2945:2945:2945))
        (PORT d[7] (2801:2801:2801) (2905:2905:2905))
        (PORT d[8] (2657:2657:2657) (2785:2785:2785))
        (PORT d[9] (3009:3009:3009) (3066:3066:3066))
        (PORT d[10] (2746:2746:2746) (2894:2894:2894))
        (PORT d[11] (1954:1954:1954) (1995:1995:1995))
        (PORT d[12] (2501:2501:2501) (2511:2511:2511))
        (PORT clk (2512:2512:2512) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (PORT d[0] (1426:1426:1426) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6308:6308:6308) (6857:6857:6857))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5504:5504:5504) (5746:5746:5746))
        (PORT d[1] (4374:4374:4374) (4553:4553:4553))
        (PORT d[2] (3730:3730:3730) (3884:3884:3884))
        (PORT d[3] (6361:6361:6361) (6490:6490:6490))
        (PORT d[4] (3628:3628:3628) (3758:3758:3758))
        (PORT d[5] (5193:5193:5193) (5340:5340:5340))
        (PORT d[6] (5220:5220:5220) (5290:5290:5290))
        (PORT d[7] (4183:4183:4183) (4390:4390:4390))
        (PORT d[8] (5552:5552:5552) (5745:5745:5745))
        (PORT d[9] (4761:4761:4761) (4984:4984:4984))
        (PORT d[10] (3251:3251:3251) (3404:3404:3404))
        (PORT d[11] (7202:7202:7202) (7494:7494:7494))
        (PORT d[12] (5384:5384:5384) (5404:5404:5404))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2764:2764:2764))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (PORT d[0] (3350:3350:3350) (3422:3422:3422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2755:2755:2755))
        (PORT d[1] (3045:3045:3045) (3159:3159:3159))
        (PORT d[2] (3098:3098:3098) (3244:3244:3244))
        (PORT d[3] (2684:2684:2684) (2814:2814:2814))
        (PORT d[4] (3473:3473:3473) (3624:3624:3624))
        (PORT d[5] (3630:3630:3630) (3737:3737:3737))
        (PORT d[6] (3055:3055:3055) (3163:3163:3163))
        (PORT d[7] (3083:3083:3083) (3231:3231:3231))
        (PORT d[8] (2586:2586:2586) (2701:2701:2701))
        (PORT d[9] (3379:3379:3379) (3512:3512:3512))
        (PORT d[10] (2806:2806:2806) (2963:2963:2963))
        (PORT d[11] (3168:3168:3168) (3303:3303:3303))
        (PORT d[12] (3081:3081:3081) (3208:3208:3208))
        (PORT clk (2476:2476:2476) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2465:2465:2465))
        (PORT d[0] (2105:2105:2105) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (2008:2008:2008))
        (PORT datab (2520:2520:2520) (2619:2619:2619))
        (PORT datac (1660:1660:1660) (1754:1754:1754))
        (PORT datad (818:818:818) (906:906:906))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1038:1038:1038) (1086:1086:1086))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1421:1421:1421))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (944:944:944) (975:975:975))
        (PORT datad (1107:1107:1107) (1154:1154:1154))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4689:4689:4689) (5080:5080:5080))
        (PORT clk (2537:2537:2537) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5826:5826:5826) (6010:6010:6010))
        (PORT d[1] (4050:4050:4050) (4211:4211:4211))
        (PORT d[2] (3608:3608:3608) (3765:3765:3765))
        (PORT d[3] (7516:7516:7516) (7629:7629:7629))
        (PORT d[4] (6236:6236:6236) (6434:6434:6434))
        (PORT d[5] (2945:2945:2945) (2946:2946:2946))
        (PORT d[6] (2345:2345:2345) (2427:2427:2427))
        (PORT d[7] (5501:5501:5501) (5830:5830:5830))
        (PORT d[8] (3776:3776:3776) (3867:3867:3867))
        (PORT d[9] (2476:2476:2476) (2535:2535:2535))
        (PORT d[10] (3962:3962:3962) (4038:4038:4038))
        (PORT d[11] (3381:3381:3381) (3359:3359:3359))
        (PORT d[12] (3036:3036:3036) (3034:3034:3034))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2095:2095:2095))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2563:2563:2563))
        (PORT d[0] (2749:2749:2749) (2752:2752:2752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1932:1932:1932))
        (PORT d[1] (2598:2598:2598) (2685:2685:2685))
        (PORT d[2] (2014:2014:2014) (2065:2065:2065))
        (PORT d[3] (2386:2386:2386) (2535:2535:2535))
        (PORT d[4] (3112:3112:3112) (3257:3257:3257))
        (PORT d[5] (2679:2679:2679) (2692:2692:2692))
        (PORT d[6] (2787:2787:2787) (2872:2872:2872))
        (PORT d[7] (2965:2965:2965) (2970:2970:2970))
        (PORT d[8] (2267:2267:2267) (2283:2283:2283))
        (PORT d[9] (2513:2513:2513) (2500:2500:2500))
        (PORT d[10] (1919:1919:1919) (1972:1972:1972))
        (PORT d[11] (3489:3489:3489) (3587:3587:3587))
        (PORT d[12] (3074:3074:3074) (3179:3179:3179))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (1458:1458:1458) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4169:4169:4169) (4504:4504:4504))
        (PORT clk (2509:2509:2509) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5365:5365:5365) (5493:5493:5493))
        (PORT d[1] (4215:4215:4215) (4306:4306:4306))
        (PORT d[2] (6016:6016:6016) (6372:6372:6372))
        (PORT d[3] (7596:7596:7596) (7796:7796:7796))
        (PORT d[4] (5004:5004:5004) (5273:5273:5273))
        (PORT d[5] (7215:7215:7215) (7528:7528:7528))
        (PORT d[6] (11448:11448:11448) (11691:11691:11691))
        (PORT d[7] (5149:5149:5149) (5480:5480:5480))
        (PORT d[8] (5716:5716:5716) (5958:5958:5958))
        (PORT d[9] (3352:3352:3352) (3495:3495:3495))
        (PORT d[10] (5122:5122:5122) (5218:5218:5218))
        (PORT d[11] (4913:4913:4913) (4973:4973:4973))
        (PORT d[12] (4848:4848:4848) (5005:5005:5005))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2576:2576:2576))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (PORT d[0] (2961:2961:2961) (2907:2907:2907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2826:2826:2826))
        (PORT d[1] (2670:2670:2670) (2741:2741:2741))
        (PORT d[2] (2503:2503:2503) (2636:2636:2636))
        (PORT d[3] (3623:3623:3623) (3854:3854:3854))
        (PORT d[4] (3006:3006:3006) (3137:3137:3137))
        (PORT d[5] (3409:3409:3409) (3537:3537:3537))
        (PORT d[6] (2997:2997:2997) (3114:3114:3114))
        (PORT d[7] (2768:2768:2768) (2877:2877:2877))
        (PORT d[8] (3484:3484:3484) (3645:3645:3645))
        (PORT d[9] (3057:3057:3057) (3157:3157:3157))
        (PORT d[10] (3106:3106:3106) (3243:3243:3243))
        (PORT d[11] (2847:2847:2847) (2965:2965:2965))
        (PORT d[12] (2659:2659:2659) (2725:2725:2725))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2449:2449:2449))
        (PORT d[0] (3115:3115:3115) (3112:3112:3112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (992:992:992))
        (PORT datab (2025:2025:2025) (1979:1979:1979))
        (PORT datac (3383:3383:3383) (3318:3318:3318))
        (PORT datad (1193:1193:1193) (1258:1258:1258))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5856:5856:5856) (6361:6361:6361))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4206:4206:4206) (4282:4282:4282))
        (PORT d[1] (5159:5159:5159) (5309:5309:5309))
        (PORT d[2] (3281:3281:3281) (3421:3421:3421))
        (PORT d[3] (5707:5707:5707) (5809:5809:5809))
        (PORT d[4] (3204:3204:3204) (3292:3292:3292))
        (PORT d[5] (4733:4733:4733) (4812:4812:4812))
        (PORT d[6] (12486:12486:12486) (12648:12648:12648))
        (PORT d[7] (2221:2221:2221) (2304:2304:2304))
        (PORT d[8] (2597:2597:2597) (2606:2606:2606))
        (PORT d[9] (2610:2610:2610) (2722:2722:2722))
        (PORT d[10] (4807:4807:4807) (4882:4882:4882))
        (PORT d[11] (5919:5919:5919) (5845:5845:5845))
        (PORT d[12] (4669:4669:4669) (4715:4715:4715))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1600:1600:1600))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT d[0] (2291:2291:2291) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1624:1624:1624))
        (PORT d[1] (1634:1634:1634) (1610:1610:1610))
        (PORT d[2] (1678:1678:1678) (1663:1663:1663))
        (PORT d[3] (1557:1557:1557) (1622:1622:1622))
        (PORT d[4] (1681:1681:1681) (1672:1672:1672))
        (PORT d[5] (2413:2413:2413) (2415:2415:2415))
        (PORT d[6] (2629:2629:2629) (2766:2766:2766))
        (PORT d[7] (2952:2952:2952) (2906:2906:2906))
        (PORT d[8] (2350:2350:2350) (2407:2407:2407))
        (PORT d[9] (2324:2324:2324) (2306:2306:2306))
        (PORT d[10] (2320:2320:2320) (2376:2376:2376))
        (PORT d[11] (2386:2386:2386) (2488:2488:2488))
        (PORT d[12] (1925:1925:1925) (1965:1965:1965))
        (PORT clk (2520:2520:2520) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2513:2513:2513))
        (PORT d[0] (926:926:926) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7296:7296:7296) (7858:7858:7858))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4824:4824:4824) (5027:5027:5027))
        (PORT d[1] (4913:4913:4913) (5185:5185:5185))
        (PORT d[2] (4797:4797:4797) (5031:5031:5031))
        (PORT d[3] (7614:7614:7614) (7892:7892:7892))
        (PORT d[4] (3786:3786:3786) (3963:3963:3963))
        (PORT d[5] (5936:5936:5936) (6162:6162:6162))
        (PORT d[6] (10687:10687:10687) (10745:10745:10745))
        (PORT d[7] (3896:3896:3896) (4142:4142:4142))
        (PORT d[8] (4814:4814:4814) (4949:4949:4949))
        (PORT d[9] (4815:4815:4815) (5198:5198:5198))
        (PORT d[10] (4125:4125:4125) (4241:4241:4241))
        (PORT d[11] (6668:6668:6668) (6840:6840:6840))
        (PORT d[12] (4802:4802:4802) (4947:4947:4947))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3185:3185:3185))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (3783:3783:3783) (3816:3816:3816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2848:2848:2848))
        (PORT d[1] (2849:2849:2849) (2990:2990:2990))
        (PORT d[2] (2559:2559:2559) (2718:2718:2718))
        (PORT d[3] (2640:2640:2640) (2776:2776:2776))
        (PORT d[4] (3413:3413:3413) (3541:3541:3541))
        (PORT d[5] (3338:3338:3338) (3448:3448:3448))
        (PORT d[6] (2640:2640:2640) (2764:2764:2764))
        (PORT d[7] (3032:3032:3032) (3139:3139:3139))
        (PORT d[8] (3034:3034:3034) (3170:3170:3170))
        (PORT d[9] (2790:2790:2790) (2904:2904:2904))
        (PORT d[10] (2933:2933:2933) (3045:3045:3045))
        (PORT d[11] (2610:2610:2610) (2708:2708:2708))
        (PORT d[12] (2792:2792:2792) (2917:2917:2917))
        (PORT clk (2486:2486:2486) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (PORT d[0] (2119:2119:2119) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1163:1163:1163))
        (PORT datab (1497:1497:1497) (1565:1565:1565))
        (PORT datac (2839:2839:2839) (2921:2921:2921))
        (PORT datad (1296:1296:1296) (1368:1368:1368))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5887:5887:5887) (6389:6389:6389))
        (PORT clk (2557:2557:2557) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (3935:3935:3935))
        (PORT d[1] (4822:4822:4822) (4985:4985:4985))
        (PORT d[2] (2909:2909:2909) (3058:3058:3058))
        (PORT d[3] (6268:6268:6268) (6385:6385:6385))
        (PORT d[4] (3544:3544:3544) (3616:3616:3616))
        (PORT d[5] (7148:7148:7148) (7446:7446:7446))
        (PORT d[6] (12152:12152:12152) (12318:12318:12318))
        (PORT d[7] (5768:5768:5768) (6051:6051:6051))
        (PORT d[8] (3378:3378:3378) (3432:3432:3432))
        (PORT d[9] (2692:2692:2692) (2815:2815:2815))
        (PORT d[10] (4446:4446:4446) (4521:4521:4521))
        (PORT d[11] (4573:4573:4573) (4522:4522:4522))
        (PORT d[12] (4312:4312:4312) (4357:4357:4357))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2747:2747:2747))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (PORT d[0] (3426:3426:3426) (3404:3404:3404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2031:2031:2031))
        (PORT d[1] (2125:2125:2125) (2199:2199:2199))
        (PORT d[2] (2810:2810:2810) (2915:2915:2915))
        (PORT d[3] (1909:1909:1909) (1967:1967:1967))
        (PORT d[4] (2684:2684:2684) (2785:2785:2785))
        (PORT d[5] (1929:1929:1929) (1904:1904:1904))
        (PORT d[6] (2604:2604:2604) (2696:2696:2696))
        (PORT d[7] (2282:2282:2282) (2255:2255:2255))
        (PORT d[8] (2327:2327:2327) (2398:2398:2398))
        (PORT d[9] (2307:2307:2307) (2376:2376:2376))
        (PORT d[10] (1960:1960:1960) (2029:2029:2029))
        (PORT d[11] (2726:2726:2726) (2824:2824:2824))
        (PORT d[12] (2247:2247:2247) (2282:2282:2282))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (1856:1856:1856) (1769:1769:1769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4505:4505:4505))
        (PORT clk (2521:2521:2521) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4994:4994:4994) (5136:5136:5136))
        (PORT d[1] (4219:4219:4219) (4307:4307:4307))
        (PORT d[2] (6252:6252:6252) (6597:6597:6597))
        (PORT d[3] (6826:6826:6826) (7028:7028:7028))
        (PORT d[4] (4954:4954:4954) (5220:5220:5220))
        (PORT d[5] (6848:6848:6848) (7161:7161:7161))
        (PORT d[6] (11077:11077:11077) (11326:11326:11326))
        (PORT d[7] (4729:4729:4729) (5054:5054:5054))
        (PORT d[8] (5707:5707:5707) (5949:5949:5949))
        (PORT d[9] (3021:3021:3021) (3166:3166:3166))
        (PORT d[10] (4816:4816:4816) (4915:4915:4915))
        (PORT d[11] (4880:4880:4880) (4937:4937:4937))
        (PORT d[12] (4783:4783:4783) (4936:4936:4936))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3057:3057:3057))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2541:2541:2541))
        (PORT d[0] (4036:4036:4036) (4000:4000:4000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (3172:3172:3172))
        (PORT d[1] (3207:3207:3207) (3283:3283:3283))
        (PORT d[2] (2506:2506:2506) (2627:2627:2627))
        (PORT d[3] (3586:3586:3586) (3814:3814:3814))
        (PORT d[4] (2695:2695:2695) (2833:2833:2833))
        (PORT d[5] (3049:3049:3049) (3186:3186:3186))
        (PORT d[6] (2880:2880:2880) (2976:2976:2976))
        (PORT d[7] (2717:2717:2717) (2821:2821:2821))
        (PORT d[8] (3096:3096:3096) (3256:3256:3256))
        (PORT d[9] (3291:3291:3291) (3371:3371:3371))
        (PORT d[10] (3056:3056:3056) (3189:3189:3189))
        (PORT d[11] (3137:3137:3137) (3245:3245:3245))
        (PORT d[12] (2949:2949:2949) (3004:3004:3004))
        (PORT clk (2474:2474:2474) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (PORT d[0] (2399:2399:2399) (2451:2451:2451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (993:993:993))
        (PORT datab (1718:1718:1718) (1678:1678:1678))
        (PORT datac (3179:3179:3179) (3264:3264:3264))
        (PORT datad (1191:1191:1191) (1256:1256:1256))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5375:5375:5375) (5814:5814:5814))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7560:7560:7560) (7679:7679:7679))
        (PORT d[1] (5016:5016:5016) (5102:5102:5102))
        (PORT d[2] (3642:3642:3642) (3825:3825:3825))
        (PORT d[3] (7722:7722:7722) (7843:7843:7843))
        (PORT d[4] (4815:4815:4815) (4979:4979:4979))
        (PORT d[5] (4703:4703:4703) (4625:4625:4625))
        (PORT d[6] (4448:4448:4448) (4551:4551:4551))
        (PORT d[7] (2712:2712:2712) (2697:2697:2697))
        (PORT d[8] (4883:4883:4883) (4974:4974:4974))
        (PORT d[9] (2993:2993:2993) (3118:3118:3118))
        (PORT d[10] (2126:2126:2126) (2124:2124:2124))
        (PORT d[11] (5130:5130:5130) (5178:5178:5178))
        (PORT d[12] (6849:6849:6849) (6985:6985:6985))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1535:1535:1535))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (PORT d[0] (2281:2281:2281) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2368:2368:2368))
        (PORT d[1] (2269:2269:2269) (2317:2317:2317))
        (PORT d[2] (2058:2058:2058) (2170:2170:2170))
        (PORT d[3] (3140:3140:3140) (3358:3358:3358))
        (PORT d[4] (2205:2205:2205) (2263:2263:2263))
        (PORT d[5] (2670:2670:2670) (2726:2726:2726))
        (PORT d[6] (2818:2818:2818) (2944:2944:2944))
        (PORT d[7] (2789:2789:2789) (2891:2891:2891))
        (PORT d[8] (2693:2693:2693) (2821:2821:2821))
        (PORT d[9] (2966:2966:2966) (3056:3056:3056))
        (PORT d[10] (2447:2447:2447) (2604:2604:2604))
        (PORT d[11] (2227:2227:2227) (2260:2260:2260))
        (PORT d[12] (2902:2902:2902) (2910:2910:2910))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (1632:1632:1632) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5013:5013:5013) (5427:5427:5427))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3932:3932:3932) (3886:3886:3886))
        (PORT d[1] (5145:5145:5145) (5117:5117:5117))
        (PORT d[2] (2456:2456:2456) (2533:2533:2533))
        (PORT d[3] (3615:3615:3615) (3619:3619:3619))
        (PORT d[4] (2391:2391:2391) (2380:2380:2380))
        (PORT d[5] (5280:5280:5280) (5372:5372:5372))
        (PORT d[6] (5098:5098:5098) (5065:5065:5065))
        (PORT d[7] (4099:4099:4099) (4082:4082:4082))
        (PORT d[8] (2366:2366:2366) (2349:2349:2349))
        (PORT d[9] (5347:5347:5347) (5488:5488:5488))
        (PORT d[10] (4053:4053:4053) (4240:4240:4240))
        (PORT d[11] (5311:5311:5311) (5240:5240:5240))
        (PORT d[12] (7968:7968:7968) (7920:7920:7920))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3212:3212:3212))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (3830:3830:3830) (3843:3843:3843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2625:2625:2625))
        (PORT d[1] (3689:3689:3689) (3786:3786:3786))
        (PORT d[2] (2914:2914:2914) (2980:2980:2980))
        (PORT d[3] (3135:3135:3135) (3320:3320:3320))
        (PORT d[4] (2968:2968:2968) (3076:3076:3076))
        (PORT d[5] (2976:2976:2976) (3059:3059:3059))
        (PORT d[6] (2032:2032:2032) (2126:2126:2126))
        (PORT d[7] (2477:2477:2477) (2627:2627:2627))
        (PORT d[8] (2610:2610:2610) (2728:2728:2728))
        (PORT d[9] (2268:2268:2268) (2356:2356:2356))
        (PORT d[10] (3184:3184:3184) (3363:3363:3363))
        (PORT d[11] (2759:2759:2759) (2838:2838:2838))
        (PORT d[12] (3313:3313:3313) (3497:3497:3497))
        (PORT clk (2464:2464:2464) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2452:2452:2452))
        (PORT d[0] (1968:1968:1968) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1768:1768:1768) (1794:1794:1794))
        (PORT datab (2164:2164:2164) (2220:2220:2220))
        (PORT datac (1662:1662:1662) (1757:1757:1757))
        (PORT datad (820:820:820) (909:909:909))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5857:5857:5857) (6350:6350:6350))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (4550:4550:4550))
        (PORT d[1] (5297:5297:5297) (5566:5566:5566))
        (PORT d[2] (5184:5184:5184) (5380:5380:5380))
        (PORT d[3] (5272:5272:5272) (5334:5334:5334))
        (PORT d[4] (4519:4519:4519) (4736:4736:4736))
        (PORT d[5] (4724:4724:4724) (4870:4870:4870))
        (PORT d[6] (6482:6482:6482) (6482:6482:6482))
        (PORT d[7] (5866:5866:5866) (6138:6138:6138))
        (PORT d[8] (5937:5937:5937) (6166:6166:6166))
        (PORT d[9] (5158:5158:5158) (5358:5358:5358))
        (PORT d[10] (4392:4392:4392) (4553:4553:4553))
        (PORT d[11] (8792:8792:8792) (9143:9143:9143))
        (PORT d[12] (6473:6473:6473) (6492:6492:6492))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2552:2552:2552))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT d[0] (3197:3197:3197) (3213:3213:3213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3248:3248:3248))
        (PORT d[1] (2510:2510:2510) (2578:2578:2578))
        (PORT d[2] (2430:2430:2430) (2566:2566:2566))
        (PORT d[3] (2339:2339:2339) (2477:2477:2477))
        (PORT d[4] (3212:3212:3212) (3277:3277:3277))
        (PORT d[5] (2822:2822:2822) (2972:2972:2972))
        (PORT d[6] (2709:2709:2709) (2774:2774:2774))
        (PORT d[7] (2744:2744:2744) (2878:2878:2878))
        (PORT d[8] (2194:2194:2194) (2308:2308:2308))
        (PORT d[9] (3214:3214:3214) (3294:3294:3294))
        (PORT d[10] (2795:2795:2795) (2937:2937:2937))
        (PORT d[11] (2769:2769:2769) (2875:2875:2875))
        (PORT d[12] (3168:3168:3168) (3321:3321:3321))
        (PORT clk (2441:2441:2441) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2430:2430:2430))
        (PORT d[0] (2346:2346:2346) (2382:2382:2382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5843:5843:5843) (6346:6346:6346))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (5149:5149:5149))
        (PORT d[1] (5316:5316:5316) (5622:5622:5622))
        (PORT d[2] (5303:5303:5303) (5576:5576:5576))
        (PORT d[3] (7053:7053:7053) (7104:7104:7104))
        (PORT d[4] (4426:4426:4426) (4595:4595:4595))
        (PORT d[5] (3913:3913:3913) (4018:4018:4018))
        (PORT d[6] (2939:2939:2939) (2934:2934:2934))
        (PORT d[7] (4375:4375:4375) (4363:4363:4363))
        (PORT d[8] (4223:4223:4223) (4197:4197:4197))
        (PORT d[9] (4703:4703:4703) (4885:4885:4885))
        (PORT d[10] (2789:2789:2789) (2890:2890:2890))
        (PORT d[11] (5521:5521:5521) (5434:5434:5434))
        (PORT d[12] (4683:4683:4683) (4666:4666:4666))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2476:2476:2476))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (3102:3102:3102) (3107:3107:3107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (3058:3058:3058))
        (PORT d[1] (3636:3636:3636) (3737:3737:3737))
        (PORT d[2] (2865:2865:2865) (2884:2884:2884))
        (PORT d[3] (2814:2814:2814) (3010:3010:3010))
        (PORT d[4] (2995:2995:2995) (3132:3132:3132))
        (PORT d[5] (2590:2590:2590) (2669:2669:2669))
        (PORT d[6] (2603:2603:2603) (2660:2660:2660))
        (PORT d[7] (2368:2368:2368) (2461:2461:2461))
        (PORT d[8] (1919:1919:1919) (1993:1993:1993))
        (PORT d[9] (3291:3291:3291) (3352:3352:3352))
        (PORT d[10] (2278:2278:2278) (2341:2341:2341))
        (PORT d[11] (2810:2810:2810) (2958:2958:2958))
        (PORT d[12] (3259:3259:3259) (3436:3436:3436))
        (PORT clk (2470:2470:2470) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2458:2458:2458))
        (PORT d[0] (2262:2262:2262) (2349:2349:2349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (971:971:971))
        (PORT datab (1993:1993:1993) (2003:2003:2003))
        (PORT datac (1670:1670:1670) (1765:1765:1765))
        (PORT datad (2032:2032:2032) (2076:2076:2076))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1019:1019:1019))
        (PORT datab (1345:1345:1345) (1407:1407:1407))
        (PORT datac (921:921:921) (938:938:938))
        (PORT datad (1312:1312:1312) (1340:1340:1340))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (283:283:283) (317:317:317))
        (PORT datac (448:448:448) (468:468:468))
        (PORT datad (445:445:445) (462:462:462))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4400:4400:4400) (4702:4702:4702))
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4789:4789:4789) (5004:5004:5004))
        (PORT d[1] (4490:4490:4490) (4573:4573:4573))
        (PORT d[2] (4423:4423:4423) (4642:4642:4642))
        (PORT d[3] (7495:7495:7495) (7640:7640:7640))
        (PORT d[4] (5170:5170:5170) (5366:5366:5366))
        (PORT d[5] (4775:4775:4775) (4893:4893:4893))
        (PORT d[6] (12150:12150:12150) (12421:12421:12421))
        (PORT d[7] (4523:4523:4523) (4473:4473:4473))
        (PORT d[8] (4768:4768:4768) (4875:4875:4875))
        (PORT d[9] (3014:3014:3014) (3160:3160:3160))
        (PORT d[10] (4562:4562:4562) (4685:4685:4685))
        (PORT d[11] (6262:6262:6262) (6345:6345:6345))
        (PORT d[12] (6650:6650:6650) (6692:6692:6692))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2237:2237:2237))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (PORT d[0] (2853:2853:2853) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2747:2747:2747))
        (PORT d[1] (2721:2721:2721) (2819:2819:2819))
        (PORT d[2] (2830:2830:2830) (2959:2959:2959))
        (PORT d[3] (3225:3225:3225) (3456:3456:3456))
        (PORT d[4] (2896:2896:2896) (2968:2968:2968))
        (PORT d[5] (3440:3440:3440) (3561:3561:3561))
        (PORT d[6] (3053:3053:3053) (3175:3175:3175))
        (PORT d[7] (3125:3125:3125) (3229:3229:3229))
        (PORT d[8] (3083:3083:3083) (3240:3240:3240))
        (PORT d[9] (3045:3045:3045) (3143:3143:3143))
        (PORT d[10] (3410:3410:3410) (3536:3536:3536))
        (PORT d[11] (2726:2726:2726) (2839:2839:2839))
        (PORT d[12] (2937:2937:2937) (2983:2983:2983))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT d[0] (2020:2020:2020) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6687:6687:6687) (7261:7261:7261))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3792:3792:3792))
        (PORT d[1] (4026:4026:4026) (4209:4209:4209))
        (PORT d[2] (4028:4028:4028) (4190:4190:4190))
        (PORT d[3] (6491:6491:6491) (6670:6670:6670))
        (PORT d[4] (4067:4067:4067) (4238:4238:4238))
        (PORT d[5] (5235:5235:5235) (5394:5394:5394))
        (PORT d[6] (10998:10998:10998) (11197:11197:11197))
        (PORT d[7] (3113:3113:3113) (3281:3281:3281))
        (PORT d[8] (5306:5306:5306) (5475:5475:5475))
        (PORT d[9] (4987:4987:4987) (5270:5270:5270))
        (PORT d[10] (4637:4637:4637) (4777:4777:4777))
        (PORT d[11] (7140:7140:7140) (7346:7346:7346))
        (PORT d[12] (5047:5047:5047) (5165:5165:5165))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3476:3476:3476))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (PORT d[0] (3991:3991:3991) (4107:4107:4107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2999:2999:2999))
        (PORT d[1] (2541:2541:2541) (2657:2657:2657))
        (PORT d[2] (3244:3244:3244) (3404:3404:3404))
        (PORT d[3] (2718:2718:2718) (2842:2842:2842))
        (PORT d[4] (3159:3159:3159) (3314:3314:3314))
        (PORT d[5] (2941:2941:2941) (3024:3024:3024))
        (PORT d[6] (2824:2824:2824) (2985:2985:2985))
        (PORT d[7] (3869:3869:3869) (3986:3986:3986))
        (PORT d[8] (2572:2572:2572) (2676:2676:2676))
        (PORT d[9] (2467:2467:2467) (2585:2585:2585))
        (PORT d[10] (2967:2967:2967) (3061:3061:3061))
        (PORT d[11] (2631:2631:2631) (2707:2707:2707))
        (PORT d[12] (2505:2505:2505) (2631:2631:2631))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT d[0] (2699:2699:2699) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3292:3292:3292) (3266:3266:3266))
        (PORT datab (1501:1501:1501) (1570:1570:1570))
        (PORT datac (2554:2554:2554) (2473:2473:2473))
        (PORT datad (1299:1299:1299) (1371:1371:1371))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (745:745:745))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1122:1122:1122) (1169:1169:1169))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6329:6329:6329) (6875:6875:6875))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5742:5742:5742) (5882:5882:5882))
        (PORT d[1] (3693:3693:3693) (3850:3850:3850))
        (PORT d[2] (5678:5678:5678) (5936:5936:5936))
        (PORT d[3] (6474:6474:6474) (6599:6599:6599))
        (PORT d[4] (3711:3711:3711) (3855:3855:3855))
        (PORT d[5] (6336:6336:6336) (6509:6509:6509))
        (PORT d[6] (8491:8491:8491) (8570:8570:8570))
        (PORT d[7] (2699:2699:2699) (2826:2826:2826))
        (PORT d[8] (4440:4440:4440) (4542:4542:4542))
        (PORT d[9] (2521:2521:2521) (2626:2626:2626))
        (PORT d[10] (4564:4564:4564) (4653:4653:4653))
        (PORT d[11] (6452:6452:6452) (6674:6674:6674))
        (PORT d[12] (4958:4958:4958) (5011:5011:5011))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (3005:3005:3005))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT d[0] (3635:3635:3635) (3637:3637:3637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2652:2652:2652))
        (PORT d[1] (2116:2116:2116) (2185:2185:2185))
        (PORT d[2] (2557:2557:2557) (2720:2720:2720))
        (PORT d[3] (1862:1862:1862) (1907:1907:1907))
        (PORT d[4] (2697:2697:2697) (2810:2810:2810))
        (PORT d[5] (2176:2176:2176) (2218:2218:2218))
        (PORT d[6] (3287:3287:3287) (3372:3372:3372))
        (PORT d[7] (2412:2412:2412) (2542:2542:2542))
        (PORT d[8] (2723:2723:2723) (2788:2788:2788))
        (PORT d[9] (2369:2369:2369) (2447:2447:2447))
        (PORT d[10] (2259:2259:2259) (2321:2321:2321))
        (PORT d[11] (2217:2217:2217) (2281:2281:2281))
        (PORT d[12] (1874:1874:1874) (1896:1896:1896))
        (PORT clk (2501:2501:2501) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2494:2494:2494))
        (PORT d[0] (1684:1684:1684) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5031:5031:5031) (5450:5450:5450))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4943:4943:4943) (5032:5032:5032))
        (PORT d[1] (5013:5013:5013) (5304:5304:5304))
        (PORT d[2] (4923:4923:4923) (5202:5202:5202))
        (PORT d[3] (6896:6896:6896) (7076:7076:7076))
        (PORT d[4] (5257:5257:5257) (5478:5478:5478))
        (PORT d[5] (6763:6763:6763) (7035:7035:7035))
        (PORT d[6] (10297:10297:10297) (10467:10467:10467))
        (PORT d[7] (4322:4322:4322) (4602:4602:4602))
        (PORT d[8] (5886:5886:5886) (6048:6048:6048))
        (PORT d[9] (6218:6218:6218) (6613:6613:6613))
        (PORT d[10] (4121:4121:4121) (4240:4240:4240))
        (PORT d[11] (4879:4879:4879) (4938:4938:4938))
        (PORT d[12] (5910:5910:5910) (6046:6046:6046))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2383:2383:2383))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2554:2554:2554))
        (PORT d[0] (3047:3047:3047) (3041:3041:3041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2792:2792:2792))
        (PORT d[1] (3153:3153:3153) (3274:3274:3274))
        (PORT d[2] (2524:2524:2524) (2668:2668:2668))
        (PORT d[3] (2877:2877:2877) (2971:2971:2971))
        (PORT d[4] (3402:3402:3402) (3577:3577:3577))
        (PORT d[5] (3513:3513:3513) (3572:3572:3572))
        (PORT d[6] (2934:2934:2934) (3062:3062:3062))
        (PORT d[7] (3436:3436:3436) (3541:3541:3541))
        (PORT d[8] (3222:3222:3222) (3288:3288:3288))
        (PORT d[9] (3146:3146:3146) (3298:3298:3298))
        (PORT d[10] (2711:2711:2711) (2839:2839:2839))
        (PORT d[11] (2830:2830:2830) (2920:2920:2920))
        (PORT d[12] (3931:3931:3931) (4033:4033:4033))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (2521:2521:2521) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (1980:1980:1980))
        (PORT datab (2649:2649:2649) (2586:2586:2586))
        (PORT datac (1847:1847:1847) (1936:1936:1936))
        (PORT datad (1736:1736:1736) (1779:1779:1779))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6603:6603:6603) (7136:7136:7136))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5423:5423:5423) (5567:5567:5567))
        (PORT d[1] (3273:3273:3273) (3385:3385:3385))
        (PORT d[2] (5330:5330:5330) (5594:5594:5594))
        (PORT d[3] (9791:9791:9791) (10047:10047:10047))
        (PORT d[4] (3702:3702:3702) (3845:3845:3845))
        (PORT d[5] (5992:5992:5992) (6171:6171:6171))
        (PORT d[6] (9071:9071:9071) (9143:9143:9143))
        (PORT d[7] (2725:2725:2725) (2858:2858:2858))
        (PORT d[8] (4102:4102:4102) (4206:4206:4206))
        (PORT d[9] (3493:3493:3493) (3734:3734:3734))
        (PORT d[10] (4498:4498:4498) (4583:4583:4583))
        (PORT d[11] (6443:6443:6443) (6663:6663:6663))
        (PORT d[12] (4965:4965:4965) (5017:5017:5017))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2870:2870:2870))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT d[0] (3545:3545:3545) (3527:3527:3527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2287:2287:2287))
        (PORT d[1] (2455:2455:2455) (2509:2509:2509))
        (PORT d[2] (2919:2919:2919) (3046:3046:3046))
        (PORT d[3] (2522:2522:2522) (2621:2621:2621))
        (PORT d[4] (3021:3021:3021) (3115:3115:3115))
        (PORT d[5] (2577:2577:2577) (2619:2619:2619))
        (PORT d[6] (2275:2275:2275) (2385:2385:2385))
        (PORT d[7] (3400:3400:3400) (3473:3473:3473))
        (PORT d[8] (2677:2677:2677) (2738:2738:2738))
        (PORT d[9] (2391:2391:2391) (2473:2473:2473))
        (PORT d[10] (1912:1912:1912) (1971:1971:1971))
        (PORT d[11] (2182:2182:2182) (2253:2253:2253))
        (PORT d[12] (2376:2376:2376) (2463:2463:2463))
        (PORT clk (2496:2496:2496) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2489:2489:2489))
        (PORT d[0] (2354:2354:2354) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5713:5713:5713) (6158:6158:6158))
        (PORT clk (2532:2532:2532) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6494:6494:6494) (6619:6619:6619))
        (PORT d[1] (2827:2827:2827) (2897:2897:2897))
        (PORT d[2] (3990:3990:3990) (4184:4184:4184))
        (PORT d[3] (6642:6642:6642) (6767:6767:6767))
        (PORT d[4] (4083:4083:4083) (4245:4245:4245))
        (PORT d[5] (4079:4079:4079) (4009:4009:4009))
        (PORT d[6] (3392:3392:3392) (3506:3506:3506))
        (PORT d[7] (3416:3416:3416) (3393:3393:3393))
        (PORT d[8] (3796:3796:3796) (3894:3894:3894))
        (PORT d[9] (2341:2341:2341) (2475:2475:2475))
        (PORT d[10] (6228:6228:6228) (6313:6313:6313))
        (PORT d[11] (4847:4847:4847) (4898:4898:4898))
        (PORT d[12] (5837:5837:5837) (5984:5984:5984))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2570:2570:2570))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (PORT d[0] (3164:3164:3164) (3201:3201:3201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2363:2363:2363))
        (PORT d[1] (2794:2794:2794) (2836:2836:2836))
        (PORT d[2] (2461:2461:2461) (2581:2581:2581))
        (PORT d[3] (2849:2849:2849) (3051:3051:3051))
        (PORT d[4] (2622:2622:2622) (2718:2718:2718))
        (PORT d[5] (2691:2691:2691) (2796:2796:2796))
        (PORT d[6] (2607:2607:2607) (2690:2690:2690))
        (PORT d[7] (2337:2337:2337) (2401:2401:2401))
        (PORT d[8] (3406:3406:3406) (3563:3563:3563))
        (PORT d[9] (2640:2640:2640) (2700:2700:2700))
        (PORT d[10] (2636:2636:2636) (2728:2728:2728))
        (PORT d[11] (1993:1993:1993) (2081:2081:2081))
        (PORT d[12] (2859:2859:2859) (2990:2990:2990))
        (PORT clk (2485:2485:2485) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (PORT d[0] (2580:2580:2580) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2066:2066:2066) (1958:1958:1958))
        (PORT datab (1502:1502:1502) (1571:1571:1571))
        (PORT datac (3121:3121:3121) (3062:3062:3062))
        (PORT datad (1300:1300:1300) (1372:1372:1372))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (647:647:647))
        (PORT datab (774:774:774) (772:772:772))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1104:1104:1104) (1152:1152:1152))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1422:1422:1422))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6968:6968:6968) (7529:7529:7529))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4305:4305:4305) (4410:4410:4410))
        (PORT d[1] (3621:3621:3621) (3763:3763:3763))
        (PORT d[2] (4103:4103:4103) (4272:4272:4272))
        (PORT d[3] (6798:6798:6798) (6964:6964:6964))
        (PORT d[4] (4120:4120:4120) (4328:4328:4328))
        (PORT d[5] (5531:5531:5531) (5683:5683:5683))
        (PORT d[6] (10575:10575:10575) (10772:10772:10772))
        (PORT d[7] (3091:3091:3091) (3244:3244:3244))
        (PORT d[8] (5971:5971:5971) (6138:6138:6138))
        (PORT d[9] (5028:5028:5028) (5316:5316:5316))
        (PORT d[10] (4615:4615:4615) (4761:4761:4761))
        (PORT d[11] (7455:7455:7455) (7658:7658:7658))
        (PORT d[12] (5378:5378:5378) (5469:5469:5469))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2780:2780:2780))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT d[0] (3412:3412:3412) (3411:3411:3411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3340:3340:3340))
        (PORT d[1] (2534:2534:2534) (2645:2645:2645))
        (PORT d[2] (3575:3575:3575) (3732:3732:3732))
        (PORT d[3] (2279:2279:2279) (2386:2386:2386))
        (PORT d[4] (3508:3508:3508) (3657:3657:3657))
        (PORT d[5] (2954:2954:2954) (3036:3036:3036))
        (PORT d[6] (3114:3114:3114) (3267:3267:3267))
        (PORT d[7] (3843:3843:3843) (3952:3952:3952))
        (PORT d[8] (2768:2768:2768) (2884:2884:2884))
        (PORT d[9] (2813:2813:2813) (2957:2957:2957))
        (PORT d[10] (3006:3006:3006) (3105:3105:3105))
        (PORT d[11] (2305:2305:2305) (2385:2385:2385))
        (PORT d[12] (2739:2739:2739) (2851:2851:2851))
        (PORT clk (2519:2519:2519) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2513:2513:2513))
        (PORT d[0] (1751:1751:1751) (1765:1765:1765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6655:6655:6655) (7196:7196:7196))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4300:4300:4300) (4426:4426:4426))
        (PORT d[1] (4018:4018:4018) (4208:4208:4208))
        (PORT d[2] (5126:5126:5126) (5287:5287:5287))
        (PORT d[3] (6739:6739:6739) (6916:6916:6916))
        (PORT d[4] (4178:4178:4178) (4393:4393:4393))
        (PORT d[5] (4479:4479:4479) (4601:4601:4601))
        (PORT d[6] (10962:10962:10962) (11195:11195:11195))
        (PORT d[7] (3583:3583:3583) (3806:3806:3806))
        (PORT d[8] (6443:6443:6443) (6619:6619:6619))
        (PORT d[9] (3963:3963:3963) (4262:4262:4262))
        (PORT d[10] (4959:4959:4959) (5113:5113:5113))
        (PORT d[11] (7522:7522:7522) (7800:7800:7800))
        (PORT d[12] (5845:5845:5845) (5964:5964:5964))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2841:2841:2841))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (3161:3161:3161) (3195:3195:3195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2728:2728:2728))
        (PORT d[1] (2905:2905:2905) (3055:3055:3055))
        (PORT d[2] (3152:3152:3152) (3280:3280:3280))
        (PORT d[3] (2386:2386:2386) (2490:2490:2490))
        (PORT d[4] (2728:2728:2728) (2850:2850:2850))
        (PORT d[5] (3493:3493:3493) (3633:3633:3633))
        (PORT d[6] (2726:2726:2726) (2855:2855:2855))
        (PORT d[7] (3088:3088:3088) (3203:3203:3203))
        (PORT d[8] (3185:3185:3185) (3343:3343:3343))
        (PORT d[9] (2848:2848:2848) (2996:2996:2996))
        (PORT d[10] (3040:3040:3040) (3171:3171:3171))
        (PORT d[11] (2704:2704:2704) (2812:2812:2812))
        (PORT d[12] (2476:2476:2476) (2613:2613:2613))
        (PORT clk (2502:2502:2502) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (PORT d[0] (2459:2459:2459) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1605:1605:1605))
        (PORT datab (3343:3343:3343) (3365:3365:3365))
        (PORT datac (2460:2460:2460) (2407:2407:2407))
        (PORT datad (1443:1443:1443) (1498:1498:1498))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4975:4975:4975))
        (PORT clk (2532:2532:2532) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4774:4774:4774) (4953:4953:4953))
        (PORT d[1] (5258:5258:5258) (5559:5559:5559))
        (PORT d[2] (6011:6011:6011) (6340:6340:6340))
        (PORT d[3] (6386:6386:6386) (6521:6521:6521))
        (PORT d[4] (5143:5143:5143) (5351:5351:5351))
        (PORT d[5] (7188:7188:7188) (7464:7464:7464))
        (PORT d[6] (12050:12050:12050) (12239:12239:12239))
        (PORT d[7] (4710:4710:4710) (5034:5034:5034))
        (PORT d[8] (6577:6577:6577) (6796:6796:6796))
        (PORT d[9] (5929:5929:5929) (6343:6343:6343))
        (PORT d[10] (5328:5328:5328) (5357:5357:5357))
        (PORT d[11] (3759:3759:3759) (3792:3792:3792))
        (PORT d[12] (5161:5161:5161) (5317:5317:5317))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3212:3212:3212))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2553:2553:2553))
        (PORT d[0] (3782:3782:3782) (3843:3843:3843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2007:2007:2007))
        (PORT d[1] (3254:3254:3254) (3392:3392:3392))
        (PORT d[2] (2376:2376:2376) (2457:2457:2457))
        (PORT d[3] (3459:3459:3459) (3625:3625:3625))
        (PORT d[4] (2795:2795:2795) (2949:2949:2949))
        (PORT d[5] (3539:3539:3539) (3592:3592:3592))
        (PORT d[6] (3497:3497:3497) (3534:3534:3534))
        (PORT d[7] (3878:3878:3878) (4018:4018:4018))
        (PORT d[8] (3511:3511:3511) (3713:3713:3713))
        (PORT d[9] (2822:2822:2822) (2974:2974:2974))
        (PORT d[10] (2596:2596:2596) (2638:2638:2638))
        (PORT d[11] (2880:2880:2880) (3043:3043:3043))
        (PORT d[12] (3048:3048:3048) (3150:3150:3150))
        (PORT clk (2485:2485:2485) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (PORT d[0] (1670:1670:1670) (1640:1640:1640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6281:6281:6281) (6778:6778:6778))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3987:3987:3987))
        (PORT d[1] (4080:4080:4080) (4245:4245:4245))
        (PORT d[2] (5984:5984:5984) (6262:6262:6262))
        (PORT d[3] (7199:7199:7199) (7373:7373:7373))
        (PORT d[4] (2883:2883:2883) (2962:2962:2962))
        (PORT d[5] (6453:6453:6453) (6758:6758:6758))
        (PORT d[6] (11370:11370:11370) (11539:11539:11539))
        (PORT d[7] (5371:5371:5371) (5658:5658:5658))
        (PORT d[8] (3382:3382:3382) (3437:3437:3437))
        (PORT d[9] (7700:7700:7700) (8093:8093:8093))
        (PORT d[10] (3742:3742:3742) (3830:3830:3830))
        (PORT d[11] (4179:4179:4179) (4128:4128:4128))
        (PORT d[12] (6984:6984:6984) (7124:7124:7124))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2472:2472:2472))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT d[0] (3110:3110:3110) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2089:2089:2089))
        (PORT d[1] (2449:2449:2449) (2545:2545:2545))
        (PORT d[2] (2081:2081:2081) (2191:2191:2191))
        (PORT d[3] (2802:2802:2802) (2840:2840:2840))
        (PORT d[4] (3009:3009:3009) (3111:3111:3111))
        (PORT d[5] (3259:3259:3259) (3341:3341:3341))
        (PORT d[6] (2287:2287:2287) (2387:2387:2387))
        (PORT d[7] (2724:2724:2724) (2811:2811:2811))
        (PORT d[8] (2690:2690:2690) (2800:2800:2800))
        (PORT d[9] (2308:2308:2308) (2376:2376:2376))
        (PORT d[10] (2309:2309:2309) (2373:2373:2373))
        (PORT d[11] (2394:2394:2394) (2497:2497:2497))
        (PORT d[12] (2295:2295:2295) (2367:2367:2367))
        (PORT clk (2487:2487:2487) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2479:2479:2479))
        (PORT d[0] (2096:2096:2096) (2122:2122:2122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1418:1418:1418))
        (PORT datab (1485:1485:1485) (1544:1544:1544))
        (PORT datac (2183:2183:2183) (2249:2249:2249))
        (PORT datad (1662:1662:1662) (1613:1613:1613))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6565:6565:6565) (7063:7063:7063))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5476:5476:5476) (5674:5674:5674))
        (PORT d[1] (6029:6029:6029) (6295:6295:6295))
        (PORT d[2] (5566:5566:5566) (5766:5766:5766))
        (PORT d[3] (5658:5658:5658) (5718:5718:5718))
        (PORT d[4] (4551:4551:4551) (4769:4769:4769))
        (PORT d[5] (5072:5072:5072) (5216:5216:5216))
        (PORT d[6] (7247:7247:7247) (7254:7254:7254))
        (PORT d[7] (6308:6308:6308) (6581:6581:6581))
        (PORT d[8] (4965:4965:4965) (5175:5175:5175))
        (PORT d[9] (5788:5788:5788) (5977:5977:5977))
        (PORT d[10] (5073:5073:5073) (5222:5222:5222))
        (PORT d[11] (6918:6918:6918) (7206:7206:7206))
        (PORT d[12] (6790:6790:6790) (6803:6803:6803))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2570:2570:2570))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (3211:3211:3211) (3223:3223:3223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2158:2158:2158))
        (PORT d[1] (2196:2196:2196) (2234:2234:2234))
        (PORT d[2] (1910:1910:1910) (1986:1986:1986))
        (PORT d[3] (1913:1913:1913) (2010:2010:2010))
        (PORT d[4] (2945:2945:2945) (3043:3043:3043))
        (PORT d[5] (3128:3128:3128) (3271:3271:3271))
        (PORT d[6] (2007:2007:2007) (2091:2091:2091))
        (PORT d[7] (2732:2732:2732) (2865:2865:2865))
        (PORT d[8] (1885:1885:1885) (1971:1971:1971))
        (PORT d[9] (2494:2494:2494) (2528:2528:2528))
        (PORT d[10] (2373:2373:2373) (2467:2467:2467))
        (PORT d[11] (2404:2404:2404) (2531:2531:2531))
        (PORT d[12] (2348:2348:2348) (2418:2418:2418))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2454:2454:2454))
        (PORT d[0] (1897:1897:1897) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7033:7033:7033) (7592:7592:7592))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3801:3801:3801))
        (PORT d[1] (3746:3746:3746) (3937:3937:3937))
        (PORT d[2] (3666:3666:3666) (3829:3829:3829))
        (PORT d[3] (7088:7088:7088) (7280:7280:7280))
        (PORT d[4] (3740:3740:3740) (3916:3916:3916))
        (PORT d[5] (5472:5472:5472) (5612:5612:5612))
        (PORT d[6] (10635:10635:10635) (10839:10839:10839))
        (PORT d[7] (3438:3438:3438) (3598:3598:3598))
        (PORT d[8] (5006:5006:5006) (5181:5181:5181))
        (PORT d[9] (4605:4605:4605) (4888:4888:4888))
        (PORT d[10] (4266:4266:4266) (4414:4414:4414))
        (PORT d[11] (7084:7084:7084) (7283:7283:7283))
        (PORT d[12] (5022:5022:5022) (5115:5115:5115))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2676:2676:2676))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (3248:3248:3248) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3527:3527:3527))
        (PORT d[1] (2565:2565:2565) (2684:2684:2684))
        (PORT d[2] (2936:2936:2936) (3104:3104:3104))
        (PORT d[3] (2409:2409:2409) (2541:2541:2541))
        (PORT d[4] (3135:3135:3135) (3287:3287:3287))
        (PORT d[5] (2941:2941:2941) (3058:3058:3058))
        (PORT d[6] (3575:3575:3575) (3670:3670:3670))
        (PORT d[7] (3144:3144:3144) (3264:3264:3264))
        (PORT d[8] (2507:2507:2507) (2640:2640:2640))
        (PORT d[9] (2447:2447:2447) (2572:2572:2572))
        (PORT d[10] (2566:2566:2566) (2656:2656:2656))
        (PORT d[11] (2642:2642:2642) (2718:2718:2718))
        (PORT d[12] (2740:2740:2740) (2856:2856:2856))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (2408:2408:2408) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1560:1560:1560))
        (PORT datab (1401:1401:1401) (1407:1407:1407))
        (PORT datac (2286:2286:2286) (2399:2399:2399))
        (PORT datad (1407:1407:1407) (1463:1463:1463))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1078:1078:1078))
        (PORT datab (1414:1414:1414) (1439:1439:1439))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (2518:2518:2518) (2508:2508:2508))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6566:6566:6566) (7106:7106:7106))
        (PORT clk (2543:2543:2543) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5099:5099:5099) (5339:5339:5339))
        (PORT d[1] (4504:4504:4504) (4766:4766:4766))
        (PORT d[2] (3762:3762:3762) (3979:3979:3979))
        (PORT d[3] (6320:6320:6320) (6447:6447:6447))
        (PORT d[4] (4108:4108:4108) (4286:4286:4286))
        (PORT d[5] (3828:3828:3828) (3953:3953:3953))
        (PORT d[6] (4431:4431:4431) (4475:4475:4475))
        (PORT d[7] (4906:4906:4906) (5180:5180:5180))
        (PORT d[8] (5722:5722:5722) (5973:5973:5973))
        (PORT d[9] (4043:4043:4043) (4243:4243:4243))
        (PORT d[10] (3191:3191:3191) (3337:3337:3337))
        (PORT d[11] (7977:7977:7977) (8307:8307:8307))
        (PORT d[12] (4769:4769:4769) (4799:4799:4799))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3190:3190:3190))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (PORT d[0] (3822:3822:3822) (3844:3844:3844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (3065:3065:3065))
        (PORT d[1] (3000:3000:3000) (3078:3078:3078))
        (PORT d[2] (2755:2755:2755) (2917:2917:2917))
        (PORT d[3] (2390:2390:2390) (2537:2537:2537))
        (PORT d[4] (3267:3267:3267) (3354:3354:3354))
        (PORT d[5] (3280:3280:3280) (3387:3387:3387))
        (PORT d[6] (2745:2745:2745) (2857:2857:2857))
        (PORT d[7] (3118:3118:3118) (3249:3249:3249))
        (PORT d[8] (2645:2645:2645) (2773:2773:2773))
        (PORT d[9] (2952:2952:2952) (3089:3089:3089))
        (PORT d[10] (2606:2606:2606) (2740:2740:2740))
        (PORT d[11] (2825:2825:2825) (2981:2981:2981))
        (PORT d[12] (3266:3266:3266) (3343:3343:3343))
        (PORT clk (2496:2496:2496) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2485:2485:2485))
        (PORT d[0] (2829:2829:2829) (2903:2903:2903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6700:6700:6700) (7258:7258:7258))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5188:5188:5188) (5380:5380:5380))
        (PORT d[1] (5237:5237:5237) (5511:5511:5511))
        (PORT d[2] (4830:4830:4830) (5074:5074:5074))
        (PORT d[3] (7971:7971:7971) (8245:8245:8245))
        (PORT d[4] (3756:3756:3756) (3932:3932:3932))
        (PORT d[5] (5630:5630:5630) (5852:5852:5852))
        (PORT d[6] (10470:10470:10470) (10557:10557:10557))
        (PORT d[7] (3898:3898:3898) (4106:4106:4106))
        (PORT d[8] (5163:5163:5163) (5298:5298:5298))
        (PORT d[9] (4765:4765:4765) (5142:5142:5142))
        (PORT d[10] (4210:4210:4210) (4342:4342:4342))
        (PORT d[11] (7036:7036:7036) (7207:7207:7207))
        (PORT d[12] (5820:5820:5820) (5949:5949:5949))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2699:2699:2699))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (3295:3295:3295) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2770:2770:2770))
        (PORT d[1] (2820:2820:2820) (2931:2931:2931))
        (PORT d[2] (2550:2550:2550) (2713:2713:2713))
        (PORT d[3] (2853:2853:2853) (2980:2980:2980))
        (PORT d[4] (3078:3078:3078) (3228:3228:3228))
        (PORT d[5] (3358:3358:3358) (3471:3471:3471))
        (PORT d[6] (3001:3001:3001) (3124:3124:3124))
        (PORT d[7] (3687:3687:3687) (3779:3779:3779))
        (PORT d[8] (2764:2764:2764) (2884:2884:2884))
        (PORT d[9] (2685:2685:2685) (2785:2785:2785))
        (PORT d[10] (3263:3263:3263) (3371:3371:3371))
        (PORT d[11] (2629:2629:2629) (2731:2731:2731))
        (PORT d[12] (3188:3188:3188) (3316:3316:3316))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (2396:2396:2396) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1560:1560:1560))
        (PORT datab (2448:2448:2448) (2478:2478:2478))
        (PORT datac (2682:2682:2682) (2725:2725:2725))
        (PORT datad (1407:1407:1407) (1462:1462:1462))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6186:6186:6186) (6685:6685:6685))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5515:5515:5515) (5514:5514:5514))
        (PORT d[1] (6355:6355:6355) (6641:6641:6641))
        (PORT d[2] (5600:5600:5600) (5865:5865:5865))
        (PORT d[3] (7421:7421:7421) (7470:7470:7470))
        (PORT d[4] (4785:4785:4785) (4953:4953:4953))
        (PORT d[5] (4275:4275:4275) (4381:4381:4381))
        (PORT d[6] (5775:5775:5775) (5735:5735:5735))
        (PORT d[7] (4713:4713:4713) (4699:4699:4699))
        (PORT d[8] (4581:4581:4581) (4555:4555:4555))
        (PORT d[9] (5413:5413:5413) (5591:5591:5591))
        (PORT d[10] (2394:2394:2394) (2453:2453:2453))
        (PORT d[11] (5868:5868:5868) (5778:5778:5778))
        (PORT d[12] (3346:3346:3346) (3339:3339:3339))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2124:2124:2124))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
        (PORT d[0] (2781:2781:2781) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3372:3372:3372))
        (PORT d[1] (3238:3238:3238) (3341:3341:3341))
        (PORT d[2] (2884:2884:2884) (2918:2918:2918))
        (PORT d[3] (3017:3017:3017) (3180:3180:3180))
        (PORT d[4] (3062:3062:3062) (3202:3202:3202))
        (PORT d[5] (2550:2550:2550) (2589:2589:2589))
        (PORT d[6] (2288:2288:2288) (2353:2353:2353))
        (PORT d[7] (2356:2356:2356) (2449:2449:2449))
        (PORT d[8] (2176:2176:2176) (2249:2249:2249))
        (PORT d[9] (2492:2492:2492) (2500:2500:2500))
        (PORT d[10] (1943:1943:1943) (2009:2009:2009))
        (PORT d[11] (2811:2811:2811) (2953:2953:2953))
        (PORT d[12] (2856:2856:2856) (3023:3023:3023))
        (PORT clk (2444:2444:2444) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (PORT d[0] (2240:2240:2240) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4665:4665:4665) (5055:5055:5055))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3924:3924:3924) (4049:4049:4049))
        (PORT d[1] (4610:4610:4610) (4898:4898:4898))
        (PORT d[2] (5534:5534:5534) (5808:5808:5808))
        (PORT d[3] (7262:7262:7262) (7432:7432:7432))
        (PORT d[4] (6014:6014:6014) (6231:6231:6231))
        (PORT d[5] (7153:7153:7153) (7428:7428:7428))
        (PORT d[6] (11001:11001:11001) (11170:11170:11170))
        (PORT d[7] (4666:4666:4666) (4953:4953:4953))
        (PORT d[8] (3341:3341:3341) (3393:3393:3393))
        (PORT d[9] (6961:6961:6961) (7353:7353:7353))
        (PORT d[10] (3767:3767:3767) (3850:3850:3850))
        (PORT d[11] (5198:5198:5198) (5249:5249:5249))
        (PORT d[12] (6569:6569:6569) (6702:6702:6702))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3223:3223:3223))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (PORT d[0] (3813:3813:3813) (3853:3853:3853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2137:2137:2137))
        (PORT d[1] (2799:2799:2799) (2892:2892:2892))
        (PORT d[2] (2891:2891:2891) (3033:3033:3033))
        (PORT d[3] (3124:3124:3124) (3305:3305:3305))
        (PORT d[4] (2768:2768:2768) (2926:2926:2926))
        (PORT d[5] (3849:3849:3849) (3905:3905:3905))
        (PORT d[6] (2642:2642:2642) (2733:2733:2733))
        (PORT d[7] (3809:3809:3809) (3911:3911:3911))
        (PORT d[8] (2373:2373:2373) (2480:2480:2480))
        (PORT d[9] (2711:2711:2711) (2797:2797:2797))
        (PORT d[10] (2313:2313:2313) (2415:2415:2415))
        (PORT d[11] (2952:2952:2952) (3042:3042:3042))
        (PORT d[12] (2671:2671:2671) (2778:2778:2778))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (PORT d[0] (2300:2300:2300) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1563:1563:1563))
        (PORT datab (2895:2895:2895) (2860:2860:2860))
        (PORT datac (2551:2551:2551) (2508:2508:2508))
        (PORT datad (1414:1414:1414) (1471:1471:1471))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1341:1341:1341) (1333:1333:1333))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6022:6022:6022) (6460:6460:6460))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6452:6452:6452) (6582:6582:6582))
        (PORT d[1] (3463:3463:3463) (3489:3489:3489))
        (PORT d[2] (6424:6424:6424) (6785:6785:6785))
        (PORT d[3] (6272:6272:6272) (6392:6392:6392))
        (PORT d[4] (4049:4049:4049) (4209:4209:4209))
        (PORT d[5] (3417:3417:3417) (3366:3366:3366))
        (PORT d[6] (3422:3422:3422) (3541:3541:3541))
        (PORT d[7] (5897:5897:5897) (6226:6226:6226))
        (PORT d[8] (4090:4090:4090) (4177:4177:4177))
        (PORT d[9] (2538:2538:2538) (2655:2655:2655))
        (PORT d[10] (5895:5895:5895) (5984:5984:5984))
        (PORT d[11] (4855:4855:4855) (4915:4915:4915))
        (PORT d[12] (5792:5792:5792) (5936:5936:5936))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2335:2335:2335))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (3001:3001:3001) (2966:2966:2966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2287:2287:2287))
        (PORT d[1] (2756:2756:2756) (2795:2795:2795))
        (PORT d[2] (2829:2829:2829) (2955:2955:2955))
        (PORT d[3] (3203:3203:3203) (3397:3397:3397))
        (PORT d[4] (3031:3031:3031) (3128:3128:3128))
        (PORT d[5] (2680:2680:2680) (2781:2781:2781))
        (PORT d[6] (2247:2247:2247) (2336:2336:2336))
        (PORT d[7] (2379:2379:2379) (2452:2452:2452))
        (PORT d[8] (3427:3427:3427) (3585:3585:3585))
        (PORT d[9] (2623:2623:2623) (2681:2681:2681))
        (PORT d[10] (2671:2671:2671) (2762:2762:2762))
        (PORT d[11] (2418:2418:2418) (2509:2509:2509))
        (PORT d[12] (2813:2813:2813) (2938:2938:2938))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2454:2454:2454))
        (PORT d[0] (1812:1812:1812) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5511:5511:5511) (5982:5982:5982))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5520:5520:5520) (5730:5730:5730))
        (PORT d[1] (6340:6340:6340) (6602:6602:6602))
        (PORT d[2] (5935:5935:5935) (6137:6137:6137))
        (PORT d[3] (5291:5291:5291) (5354:5354:5354))
        (PORT d[4] (4908:4908:4908) (5124:5124:5124))
        (PORT d[5] (5759:5759:5759) (5892:5892:5892))
        (PORT d[6] (7588:7588:7588) (7586:7586:7586))
        (PORT d[7] (6659:6659:6659) (6927:6927:6927))
        (PORT d[8] (5352:5352:5352) (5562:5562:5562))
        (PORT d[9] (3379:3379:3379) (3534:3534:3534))
        (PORT d[10] (5686:5686:5686) (5839:5839:5839))
        (PORT d[11] (6998:6998:6998) (7305:7305:7305))
        (PORT d[12] (7167:7167:7167) (7180:7180:7180))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2604:2604:2604))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (3272:3272:3272) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2385:2385:2385))
        (PORT d[1] (2516:2516:2516) (2545:2545:2545))
        (PORT d[2] (2046:2046:2046) (2145:2145:2145))
        (PORT d[3] (1938:1938:1938) (2040:2040:2040))
        (PORT d[4] (2991:2991:2991) (3093:3093:3093))
        (PORT d[5] (3037:3037:3037) (3178:3178:3178))
        (PORT d[6] (2309:2309:2309) (2389:2389:2389))
        (PORT d[7] (2065:2065:2065) (2174:2174:2174))
        (PORT d[8] (2486:2486:2486) (2560:2560:2560))
        (PORT d[9] (2371:2371:2371) (2406:2406:2406))
        (PORT d[10] (1988:1988:1988) (2095:2095:2095))
        (PORT d[11] (2351:2351:2351) (2419:2419:2419))
        (PORT d[12] (3107:3107:3107) (3219:3219:3219))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2473:2473:2473))
        (PORT d[0] (2151:2151:2151) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1561:1561:1561))
        (PORT datab (2895:2895:2895) (2978:2978:2978))
        (PORT datac (1687:1687:1687) (1638:1638:1638))
        (PORT datad (1411:1411:1411) (1467:1467:1467))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (424:424:424))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1370:1370:1370) (1398:1398:1398))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6551:6551:6551) (7075:7075:7075))
        (PORT clk (2464:2464:2464) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5558:5558:5558) (5811:5811:5811))
        (PORT d[1] (4036:4036:4036) (4223:4223:4223))
        (PORT d[2] (4095:4095:4095) (4251:4251:4251))
        (PORT d[3] (7886:7886:7886) (8022:8022:8022))
        (PORT d[4] (4380:4380:4380) (4511:4511:4511))
        (PORT d[5] (5170:5170:5170) (5279:5279:5279))
        (PORT d[6] (6296:6296:6296) (6365:6365:6365))
        (PORT d[7] (3506:3506:3506) (3716:3716:3716))
        (PORT d[8] (6616:6616:6616) (6800:6800:6800))
        (PORT d[9] (5938:5938:5938) (6166:6166:6166))
        (PORT d[10] (5060:5060:5060) (5204:5204:5204))
        (PORT d[11] (8714:8714:8714) (8985:8985:8985))
        (PORT d[12] (6034:6034:6034) (6049:6049:6049))
        (PORT clk (2460:2460:2460) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2758:2758:2758))
        (PORT clk (2460:2460:2460) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2486:2486:2486))
        (PORT d[0] (3322:3322:3322) (3389:3389:3389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2761:2761:2761))
        (PORT d[1] (3041:3041:3041) (3157:3157:3157))
        (PORT d[2] (2757:2757:2757) (2886:2886:2886))
        (PORT d[3] (2742:2742:2742) (2870:2870:2870))
        (PORT d[4] (2660:2660:2660) (2782:2782:2782))
        (PORT d[5] (2713:2713:2713) (2824:2824:2824))
        (PORT d[6] (2717:2717:2717) (2828:2828:2828))
        (PORT d[7] (3394:3394:3394) (3515:3515:3515))
        (PORT d[8] (2490:2490:2490) (2598:2598:2598))
        (PORT d[9] (3142:3142:3142) (3322:3322:3322))
        (PORT d[10] (3136:3136:3136) (3287:3287:3287))
        (PORT d[11] (2457:2457:2457) (2565:2565:2565))
        (PORT d[12] (2419:2419:2419) (2543:2543:2543))
        (PORT clk (2417:2417:2417) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2404:2404:2404))
        (PORT d[0] (2709:2709:2709) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6666:6666:6666) (7236:7236:7236))
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4372:4372:4372) (4540:4540:4540))
        (PORT d[1] (6315:6315:6315) (6586:6586:6586))
        (PORT d[2] (4593:4593:4593) (4856:4856:4856))
        (PORT d[3] (8692:8692:8692) (8958:8958:8958))
        (PORT d[4] (3752:3752:3752) (3932:3932:3932))
        (PORT d[5] (6343:6343:6343) (6570:6570:6570))
        (PORT d[6] (11199:11199:11199) (11286:11286:11286))
        (PORT d[7] (3541:3541:3541) (3748:3748:3748))
        (PORT d[8] (5884:5884:5884) (6019:6019:6019))
        (PORT d[9] (4344:4344:4344) (4686:4686:4686))
        (PORT d[10] (4880:4880:4880) (5005:5005:5005))
        (PORT d[11] (7726:7726:7726) (7889:7889:7889))
        (PORT d[12] (4249:4249:4249) (4300:4300:4300))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2291:2291:2291))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (PORT d[0] (2891:2891:2891) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2734:2734:2734))
        (PORT d[1] (2520:2520:2520) (2640:2640:2640))
        (PORT d[2] (2439:2439:2439) (2561:2561:2561))
        (PORT d[3] (2855:2855:2855) (2931:2931:2931))
        (PORT d[4] (3046:3046:3046) (3192:3192:3192))
        (PORT d[5] (2997:2997:2997) (3094:3094:3094))
        (PORT d[6] (2512:2512:2512) (2592:2592:2592))
        (PORT d[7] (3658:3658:3658) (3743:3743:3743))
        (PORT d[8] (2737:2737:2737) (2852:2852:2852))
        (PORT d[9] (2639:2639:2639) (2728:2728:2728))
        (PORT d[10] (2691:2691:2691) (2785:2785:2785))
        (PORT d[11] (2281:2281:2281) (2352:2352:2352))
        (PORT d[12] (2392:2392:2392) (2473:2473:2473))
        (PORT clk (2440:2440:2440) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2424:2424:2424))
        (PORT d[0] (2417:2417:2417) (2399:2399:2399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1562:1562:1562))
        (PORT datab (3034:3034:3034) (2931:2931:2931))
        (PORT datac (3204:3204:3204) (3064:3064:3064))
        (PORT datad (1413:1413:1413) (1469:1469:1469))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6293:6293:6293) (6842:6842:6842))
        (PORT clk (2515:2515:2515) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4830:4830:4830) (5081:5081:5081))
        (PORT d[1] (4111:4111:4111) (4294:4294:4294))
        (PORT d[2] (3664:3664:3664) (3819:3819:3819))
        (PORT d[3] (6725:6725:6725) (6855:6855:6855))
        (PORT d[4] (3683:3683:3683) (3817:3817:3817))
        (PORT d[5] (5494:5494:5494) (5635:5635:5635))
        (PORT d[6] (5566:5566:5566) (5636:5636:5636))
        (PORT d[7] (3490:3490:3490) (3702:3702:3702))
        (PORT d[8] (5327:5327:5327) (5570:5570:5570))
        (PORT d[9] (5393:5393:5393) (5583:5583:5583))
        (PORT d[10] (3639:3639:3639) (3800:3800:3800))
        (PORT d[11] (7589:7589:7589) (7875:7875:7875))
        (PORT d[12] (5420:5420:5420) (5453:5453:5453))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2872:2872:2872))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2539:2539:2539))
        (PORT d[0] (3434:3434:3434) (3463:3463:3463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2782:2782:2782))
        (PORT d[1] (3357:3357:3357) (3470:3470:3470))
        (PORT d[2] (2749:2749:2749) (2906:2906:2906))
        (PORT d[3] (2393:2393:2393) (2532:2532:2532))
        (PORT d[4] (3342:3342:3342) (3479:3479:3479))
        (PORT d[5] (3623:3623:3623) (3730:3730:3730))
        (PORT d[6] (3060:3060:3060) (3167:3167:3167))
        (PORT d[7] (2790:2790:2790) (2932:2932:2932))
        (PORT d[8] (2355:2355:2355) (2497:2497:2497))
        (PORT d[9] (3098:3098:3098) (3237:3237:3237))
        (PORT d[10] (2797:2797:2797) (2953:2953:2953))
        (PORT d[11] (3230:3230:3230) (3370:3370:3370))
        (PORT d[12] (2670:2670:2670) (2786:2786:2786))
        (PORT clk (2468:2468:2468) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT d[0] (2336:2336:2336) (2371:2371:2371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5023:5023:5023) (5436:5436:5436))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3538:3538:3538))
        (PORT d[1] (4770:4770:4770) (4746:4746:4746))
        (PORT d[2] (3579:3579:3579) (3682:3682:3682))
        (PORT d[3] (3252:3252:3252) (3262:3262:3262))
        (PORT d[4] (2742:2742:2742) (2731:2731:2731))
        (PORT d[5] (4929:4929:4929) (5025:5025:5025))
        (PORT d[6] (4750:4750:4750) (4720:4720:4720))
        (PORT d[7] (3764:3764:3764) (3748:3748:3748))
        (PORT d[8] (3324:3324:3324) (3272:3272:3272))
        (PORT d[9] (4991:4991:4991) (5134:5134:5134))
        (PORT d[10] (4608:4608:4608) (4734:4734:4734))
        (PORT d[11] (4958:4958:4958) (4891:4891:4891))
        (PORT d[12] (7251:7251:7251) (7209:7209:7209))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2285:2285:2285))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (PORT d[0] (2902:2902:2902) (2916:2916:2916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2762:2762:2762))
        (PORT d[1] (3314:3314:3314) (3417:3417:3417))
        (PORT d[2] (2320:2320:2320) (2398:2398:2398))
        (PORT d[3] (3475:3475:3475) (3652:3652:3652))
        (PORT d[4] (2659:2659:2659) (2777:2777:2777))
        (PORT d[5] (3304:3304:3304) (3411:3411:3411))
        (PORT d[6] (2427:2427:2427) (2515:2515:2515))
        (PORT d[7] (2469:2469:2469) (2613:2613:2613))
        (PORT d[8] (2976:2976:2976) (3087:3087:3087))
        (PORT d[9] (2248:2248:2248) (2335:2335:2335))
        (PORT d[10] (2717:2717:2717) (2822:2822:2822))
        (PORT d[11] (2385:2385:2385) (2469:2469:2469))
        (PORT d[12] (3342:3342:3342) (3425:3425:3425))
        (PORT clk (2441:2441:2441) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (PORT d[0] (1961:1961:1961) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1563:1563:1563))
        (PORT datab (2562:2562:2562) (2637:2637:2637))
        (PORT datac (2772:2772:2772) (2867:2867:2867))
        (PORT datad (1416:1416:1416) (1473:1473:1473))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2004:2004:2004) (2014:2014:2014))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (377:377:377) (381:381:381))
        (PORT datad (2519:2519:2519) (2509:2509:2509))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1464:1464:1464))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1332:1332:1332) (1351:1351:1351))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2220:2220:2220))
        (PORT asdata (6414:6414:6414) (6905:6905:6905))
        (PORT ena (1948:1948:1948) (1888:1888:1888))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT datad (529:529:529) (587:587:587))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1050:1050:1050) (1039:1039:1039))
        (PORT datac (1210:1210:1210) (1166:1166:1166))
        (PORT datad (374:374:374) (379:379:379))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5180:5180:5180) (4815:4815:4815))
        (PORT sclr (2523:2523:2523) (2597:2597:2597))
        (PORT ena (2174:2174:2174) (2185:2185:2185))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector44\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1101:1101:1101))
        (PORT datab (278:278:278) (336:336:336))
        (PORT datad (246:246:246) (285:285:285))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4900:4900:4900) (5216:5216:5216))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (501:501:501) (561:561:561))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (421:421:421))
        (PORT datab (549:549:549) (606:606:606))
        (PORT datac (752:752:752) (789:789:789))
        (PORT datad (484:484:484) (536:536:536))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1122:1122:1122))
        (PORT datac (436:436:436) (490:490:490))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (392:392:392))
        (PORT datab (253:253:253) (295:295:295))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (382:382:382) (402:402:402))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|tx_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5174:5174:5174) (4808:4808:4808))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE nrst_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1919:1919:1919) (1918:1918:1918))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE nrst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4938:4938:4938) (4632:4632:4632))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE calib_ena_FPGA\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE adc_ena_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (287:287:287))
        (PORT datad (245:245:245) (274:274:274))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE adc_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5150:5150:5150) (4796:4796:4796))
        (PORT sclr (1612:1612:1612) (1679:1679:1679))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2763:2763:2763) (3017:3017:3017))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (4898:4898:4898) (4619:4619:4619))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT asdata (4333:4333:4333) (4604:4604:4604))
        (PORT clrn (5555:5555:5555) (5192:5192:5192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2758:2758:2758) (3011:3011:3011))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5210:5210:5210) (4939:4939:4939))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2160:2160:2160))
        (PORT asdata (4390:4390:4390) (4674:4674:4674))
        (PORT clrn (5846:5846:5846) (5476:5476:5476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4090:4090:4090) (4375:4375:4375))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5554:5554:5554) (5176:5176:5176))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT asdata (4144:4144:4144) (4380:4380:4380))
        (PORT clrn (5512:5512:5512) (5237:5237:5237))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2151:2151:2151))
        (PORT asdata (4442:4442:4442) (4713:4713:4713))
        (PORT clrn (5554:5554:5554) (5176:5176:5176))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT asdata (4076:4076:4076) (4323:4323:4323))
        (PORT clrn (5512:5512:5512) (5237:5237:5237))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3271:3271:3271) (3506:3506:3506))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5327:5327:5327) (5027:5027:5027))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
)
