// Seed: 3848506144
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1;
  integer id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input uwire id_0,
    input tri1  id_1
    , id_3
);
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
  initial begin : LABEL_0
    #1 id_3 = id_1;
  end
endmodule
module module_3 (
    output supply0 id_0,
    output tri0 id_1,
    input wire id_2
);
  wire id_4;
  integer id_5 (
      .id_0(1),
      .id_1(id_1 - 1'b0)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  supply1 id_6;
  wire id_7;
  wire id_8;
  assign id_6 = 1;
endmodule
