# Logical-Designed_Group7
Final Project for Verilog with FPGA
