#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Aug 30 08:59:32 2017
# Process ID: 1464
# Current directory: F:/miz701N/7020/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6644 F:\miz701N\7020\s3\S03_CH03_AXI_DMA_OV7725_HDMI\Miz_sys\Miz_sys.xpr
# Log file: F:/miz701N/7020/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/vivado.log
# Journal file: F:/miz701N/7020/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/miz701N/7020/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/miz701N/7020/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_ip_lib/AXI_OLED'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/miz701N/7020/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_ip_lib/rgb2vga_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/miz701N/7020/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_ip_lib/OV_Sensor_ML'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/miz701N/7020/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_ip_lib/HDMI_FPGA_ML'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 920.836 ; gain = 231.938
open_bd_design {F:/miz701N/7020/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:user:OV_Sensor_ML:1.0 - OV_Sensor_ML_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OV_Sensor_ML_0/CLK_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/vid_clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <F:/miz701N/7020/s3/S03_CH03_AXI_DMA_OV7725_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
