{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 19:14:04 2017 " "Info: Processing started: Fri Dec 22 19:14:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off zonghe -c zonghe " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off zonghe -c zonghe" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "zonghe EP3C5E144C8 " "Info: Automatically selected device EP3C5E144C8 for design zonghe" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Info: Device EP3C10E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "Critical Warning: No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SOUT " "Info: Pin SOUT not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { SOUT } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 208 1016 1192 224 "SOUT" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CLK } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 32 264 432 48 "CLK" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { RST } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 320 456 624 336 "RST" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DN\[9\] " "Info: Pin DN\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DN[9] } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 240 456 624 256 "DN\[9..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD " "Info: Pin LOAD not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { LOAD } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 208 456 624 224 "LOAD" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DN\[8\] " "Info: Pin DN\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DN[8] } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 240 456 624 256 "DN\[9..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DN\[7\] " "Info: Pin DN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DN[7] } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 240 456 624 256 "DN\[9..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DN\[6\] " "Info: Pin DN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DN[6] } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 240 456 624 256 "DN\[9..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DN\[5\] " "Info: Pin DN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DN[5] } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 240 456 624 256 "DN\[9..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DN\[4\] " "Info: Pin DN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DN[4] } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 240 456 624 256 "DN\[9..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DN\[3\] " "Info: Pin DN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DN[3] } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 240 456 624 256 "DN\[9..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DN\[2\] " "Info: Pin DN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DN[2] } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 240 456 624 256 "DN\[9..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DN\[1\] " "Info: Pin DN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DN[1] } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 240 456 624 256 "DN\[9..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DN\[0\] " "Info: Pin DN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DN[0] } } } { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 240 456 624 256 "DN\[9..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "zonghe.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'zonghe.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 32 264 432 48 "CLK" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node RST~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "zonghe.bdf" "" { Schematic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/zonghe.bdf" { { 320 456 624 336 "RST" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Desktop/EDA/EDA实验/EDA实验五/zonghe/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 11 1 0 " "Info: Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 11 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 7 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 14 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 19:14:07 2017 " "Info: Processing ended: Fri Dec 22 19:14:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
