/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module CombineCircuitAB(x, y, z);
  input x;
  wire x;
  input y;
  wire y;
  output z;
  wire z;
  wire _0_;
  wire _1_;
  wire _2_;
  wire \IA1.x ;
  wire \IA1.y ;
  wire \IA1.z ;
  wire \IA2.x ;
  wire \IA2.y ;
  wire \IA2.z ;
  wire z1;
  wire z2;
  assign _2_ = z1 | z2;
  assign _0_ = z1 & z2;
  assign z = _2_ ^ _0_;
  assign z2 = _1_ & x;
  assign _1_ = x ^ y;
  assign z1 = ~_1_;
  assign \IA2.z  = z2;
  assign \IA1.x  = x;
  assign \IA1.y  = y;
  assign \IA1.z  = z1;
  assign \IA2.y  = y;
  assign \IA2.x  = x;
endmodule
