Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : GPU

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../GPU/GPU.vhd" into library work
Parsing entity <GPU>.
Parsing architecture <behv> of entity <gpu>.
Parsing VHDL file "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../GMEM/GMEM.vhd" into library work
Parsing entity <GM>.
Parsing architecture <GMbehv> of entity <gm>.
Parsing VHDL file "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../leddriver.vhd" into library work
Parsing entity <leddriver>.
Parsing architecture <Behavioral> of entity <leddriver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <GPU> (architecture <behv>) from library <work>.
WARNING:HDLCompiler:1127 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../GPU/GPU.vhd" Line 102: Assignment to vga_clock ignored, since the identifier is never used

Elaborating entity <leddriver> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <GPU>.
    Related source file is "/edu/sebpa096/snake/GPU/GPU.vhd".
    Found 10-bit register for signal <pxX>.
    Found 1-bit register for signal <Hsync>.
    Found 10-bit register for signal <pxY>.
    Found 1-bit register for signal <Vsync>.
    Found 2-bit register for signal <clock_ctr>.
    Found 2-bit adder for signal <clock_ctr[1]_GND_6_o_add_1_OUT> created at line 97.
    Found 10-bit adder for signal <pxX[9]_GND_6_o_add_8_OUT> created at line 117.
    Found 10-bit adder for signal <pxY[9]_GND_6_o_add_18_OUT> created at line 138.
    Found 10-bit comparator greater for signal <pxX[9]_GND_6_o_LessThan_28_o> created at line 179
    Found 10-bit comparator greater for signal <pxY[9]_GND_6_o_LessThan_29_o> created at line 179
    Found 10-bit comparator greater for signal <PWR_6_o_pxX[9]_LessThan_31_o> created at line 180
    Found 10-bit comparator greater for signal <GND_6_o_pxY[9]_LessThan_33_o> created at line 180
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <GPU> synthesized.

Synthesizing Unit <leddriver>.
    Related source file is "/edu/sebpa096/snake/leddriver.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <segments>.
    Found 4-bit register for signal <an>.
    Found 18-bit register for signal <counter_r>.
    Found 18-bit adder for signal <counter_r[17]_GND_35_o_add_2_OUT> created at line 1241.
    Found 16x7-bit Read Only RAM for signal <v[3]_GND_35_o_wide_mux_3_OUT>
    Found 4x4-bit Read Only RAM for signal <counter_r[17]_PWR_7_o_wide_mux_4_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <v<3>> created at line 39.
    Found 1-bit 4-to-1 multiplexer for signal <v<2>> created at line 39.
    Found 1-bit 4-to-1 multiplexer for signal <v<1>> created at line 39.
    Found 1-bit 4-to-1 multiplexer for signal <v<0>> created at line 39.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <leddriver> synthesized.
RTL-Simplification CPUSTAT: 0.02 
RTL-BasicInf CPUSTAT: 0.14 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 18-bit adder                                          : 1
 2-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 2
 10-bit register                                       : 2
 18-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 4
 10-bit comparator greater                             : 4
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <GPU>.
The following registers are absorbed into counter <clock_ctr>: 1 register on signal <clock_ctr>.
The following registers are absorbed into counter <pxX>: 1 register on signal <pxX>.
The following registers are absorbed into counter <pxY>: 1 register on signal <pxY>.
Unit <GPU> synthesized (advanced).

Synthesizing (advanced) Unit <leddriver>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
INFO:Xst:3048 - The small RAM <Mram_v[3]_GND_35_o_wide_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <v>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_counter_r[17]_PWR_7_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_r>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <leddriver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Comparators                                          : 4
 10-bit comparator greater                             : 4
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <GPU> ...

Optimizing unit <leddriver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block GPU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 178
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 35
#      LUT2                        : 7
#      LUT3                        : 5
#      LUT4                        : 29
#      LUT5                        : 5
#      LUT6                        : 18
#      MUXCY                       : 35
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 53
#      FD                          : 51
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 45
#      IBUF                        : 13
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  18224     0%  
 Number of Slice LUTs:                  103  out of   9112     1%  
    Number used as Logic:               103  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    103
   Number with an unused Flip Flop:      50  out of    103    48%  
   Number with an unused LUT:             0  out of    103     0%  
   Number of fully used LUT-FF pairs:    53  out of    103    51%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    232    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 53    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.581ns (Maximum Frequency: 218.283MHz)
   Minimum input arrival time before clock: 3.668ns
   Maximum output required time after clock: 7.950ns
   Maximum combinational path delay: 6.641ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.581ns (frequency: 218.283MHz)
  Total number of paths / destination ports: 844 / 55
-------------------------------------------------------------------------
Delay:               4.581ns (Levels of Logic = 4)
  Source:            pxX_5 (FF)
  Destination:       pxY_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pxX_5 to pxY_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  pxX_5 (pxX_5)
     LUT5:I0->O            3   0.203   0.651  Mcount_pxX_val1_SW0 (N13)
     LUT6:I5->O            2   0.205   0.617  Mcount_pxX_val1 (N2)
     LUT4:I3->O           10   0.205   0.857  Mcount_pxX_val2 (Mcount_pxX_val)
     LUT4:I3->O            1   0.205   0.000  pxX_3_rstpot (pxX_3_rstpot)
     FD:D                      0.102          pxX_3
    ----------------------------------------
    Total                      4.581ns (1.367ns logic, 3.214ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 52 / 31
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       pxY_1 (FF)
  Destination Clock: clk rising

  Data Path: rst to pxY_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.079  rst_IBUF (rst_IBUF)
     LUT6:I0->O           10   0.203   0.857  Mcount_pxY_val1 (Mcount_pxY_val)
     LUT4:I3->O            1   0.205   0.000  pxY_1_rstpot (pxY_1_rstpot)
     FD:D                      0.102          pxY_1
    ----------------------------------------
    Total                      3.668ns (1.732ns logic, 1.936ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 291 / 31
-------------------------------------------------------------------------
Offset:              7.950ns (Levels of Logic = 5)
  Source:            pxY_4 (FF)
  Destination:       vgaGreen<1> (PAD)
  Source Clock:      clk rising

  Data Path: pxY_4 to vgaGreen<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.943  pxY_4 (pxY_4)
     LUT3:I0->O            1   0.205   0.580  GND_6_o_GND_6_o_OR_14_o2_SW0 (N11)
     LUT6:I5->O            2   0.205   0.845  GND_6_o_GND_6_o_OR_14_o2 (N5)
     LUT6:I3->O            8   0.205   1.167  GND_6_o_GND_6_o_OR_14_o4 (GND_6_o_GND_6_o_OR_14_o)
     LUT6:I0->O            1   0.203   0.579  Mmux_vgaGreen21 (vgaGreen_1_OBUF)
     OBUF:I->O                 2.571          vgaGreen_1_OBUF (vgaGreen<1>)
    ----------------------------------------
    Total                      7.950ns (3.836ns logic, 4.114ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Delay:               6.641ns (Levels of Logic = 4)
  Source:            tile_type<0> (PAD)
  Destination:       vgaRed<2> (PAD)

  Data Path: tile_type<0> to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.147  tile_type_0_IBUF (tile_type_0_IBUF)
     LUT5:I0->O            5   0.203   0.715  Mmux_vgaBlue221 (N1)
     LUT4:I3->O            1   0.205   0.579  Mmux_vgaBlue21 (vgaBlue_2_OBUF)
     OBUF:I->O                 2.571          vgaBlue_2_OBUF (vgaBlue<2>)
    ----------------------------------------
    Total                      6.641ns (4.201ns logic, 2.440ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.581|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.12 secs
 
--> 


Total memory usage is 461196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

