/**
 * \file IfxPort_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_Ports/V0.2.2.1.0
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_P_Registers_Cfg P address
 * \ingroup IfxSfr_P_Registers
 * 
 * \defgroup IfxSfr_P_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P00 2-P00
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P01 2-P01
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P02 2-P02
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P03 2-P03
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P04 2-P04
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P10 2-P10
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P13 2-P13
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P14 2-P14
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P15 2-P15
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P16 2-P16
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P20 2-P20
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P21 2-P21
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P22 2-P22
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P23 2-P23
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P25 2-P25
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P30 2-P30
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P31 2-P31
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P32 2-P32
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P33 2-P33
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P34 2-P34
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P35 2-P35
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P40 2-P40
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 *
 */
#ifndef IFXPORT_REG_H
#define IFXPORT_REG_H 1
/******************************************************************************/
#include "IfxPort_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_P_Registers_Cfg_BaseAddress
 * \{  */

/** \brief P object */
#define MODULE_P00 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003A000u))
#define MODULE_P01 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003A400u))
#define MODULE_P02 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003A800u))
#define MODULE_P03 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003AC00u))
#define MODULE_P04 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003B000u))
#define MODULE_P10 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003C800u))
#define MODULE_P13 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003D400u))
#define MODULE_P14 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003D800u))
#define MODULE_P15 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003DC00u))
#define MODULE_P16 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003E000u))
#define MODULE_P20 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003F000u))
#define MODULE_P21 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003F400u))
#define MODULE_P22 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003F800u))
#define MODULE_P23 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003FC00u))
#define MODULE_P25 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0040400u))
#define MODULE_P30 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0041800u))
#define MODULE_P31 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0041C00u))
#define MODULE_P32 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0042000u))
#define MODULE_P33 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0042400u))
#define MODULE_P34 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0042800u))
#define MODULE_P35 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0042C00u))
#define MODULE_P40 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0044000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P00
 * \{  */
/** \brief 0, Module Identification Register */
#define P00_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003A000u)

/** \brief 4, Reset control register A */
#define P00_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003A004u)

/** \brief 8, Reset control register B */
#define P00_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003A008u)

/** \brief C, Reset status register */
#define P00_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003A00Cu)

/** \brief 10, Port Wake Enable Register */
#define P00_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003A010u)

/** \brief 14, Port Wake Status Register */
#define P00_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003A014u)

/** \brief 18, Port Wake Enable Status Register */
#define P00_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003A018u)

/** \brief 1C, Port Wake Status Clear Register */
#define P00_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003A01Cu)

/** \brief 20, Port Output Register */
#define P00_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003A020u)

/** \brief 24, Port Input Register */
#define P00_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003A024u)

/** \brief 28, Port HWSEL status Register */
#define P00_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003A028u)

/** \brief 2C, Port 00 Pin Function Decision Control Register */
#define P00_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003A02Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P00_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A030u)

/** \brief 34, Selection Register for Module x Port Control */
#define P00_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003A034u)

/** \brief 0, Port 00 Output Modification Register */
#define P00_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003A03Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P00_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003A040u)

/** \brief 8, Port Output Modification Set Register */
#define P00_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003A044u)

/** \brief 0, Write access enable register A */
#define P00_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A090u)

/** \brief 4, Write access enable register B */
#define P00_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A094u)

/** \brief 8, Read access enable register A */
#define P00_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A098u)

/** \brief C, Read access enable register B */
#define P00_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A09Cu)

/** \brief 10, VM access enable register */
#define P00_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A0A0u)

/** \brief 14, PRS access enable register */
#define P00_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A0A4u)

/** \brief 1C, PROT Register Endinit */
#define P00_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A0ACu)

/** \brief 20, Write access enable register A */
#define P00_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A0B0u)

/** \brief 24, Write access enable register B */
#define P00_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A0B4u)

/** \brief 28, Read access enable register A */
#define P00_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A0B8u)

/** \brief 2C, Read access enable register B */
#define P00_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A0BCu)

/** \brief 30, VM access enable register */
#define P00_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A0C0u)

/** \brief 34, PRS access enable register */
#define P00_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A0C4u)

/** \brief 3C, PROT Register Endinit */
#define P00_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A0CCu)

/** \brief 40, Write access enable register A */
#define P00_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A0D0u)

/** \brief 44, Write access enable register B */
#define P00_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A0D4u)

/** \brief 48, Read access enable register A */
#define P00_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A0D8u)

/** \brief 4C, Read access enable register B */
#define P00_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A0DCu)

/** \brief 50, VM access enable register */
#define P00_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A0E0u)

/** \brief 54, PRS access enable register */
#define P00_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A0E4u)

/** \brief 5C, PROT Register Endinit */
#define P00_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A0ECu)

/** \brief 60, Write access enable register A */
#define P00_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A0F0u)

/** \brief 64, Write access enable register B */
#define P00_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A0F4u)

/** \brief 68, Read access enable register A */
#define P00_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A0F8u)

/** \brief 6C, Read access enable register B */
#define P00_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A0FCu)

/** \brief 70, VM access enable register */
#define P00_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A100u)

/** \brief 74, PRS access enable register */
#define P00_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A104u)

/** \brief 7C, PROT Register Endinit */
#define P00_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A10Cu)

/** \brief 80, Write access enable register A */
#define P00_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A110u)

/** \brief 84, Write access enable register B */
#define P00_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A114u)

/** \brief 88, Read access enable register A */
#define P00_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A118u)

/** \brief 8C, Read access enable register B */
#define P00_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A11Cu)

/** \brief 90, VM access enable register */
#define P00_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A120u)

/** \brief 94, PRS access enable register */
#define P00_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A124u)

/** \brief 9C, PROT Register Endinit */
#define P00_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A12Cu)

/** \brief A0, Write access enable register A */
#define P00_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A130u)

/** \brief A4, Write access enable register B */
#define P00_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A134u)

/** \brief A8, Read access enable register A */
#define P00_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A138u)

/** \brief AC, Read access enable register B */
#define P00_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A13Cu)

/** \brief B0, VM access enable register */
#define P00_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A140u)

/** \brief B4, PRS access enable register */
#define P00_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A144u)

/** \brief BC, PROT Register Endinit */
#define P00_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A14Cu)

/** \brief C0, Write access enable register A */
#define P00_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A150u)

/** \brief C4, Write access enable register B */
#define P00_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A154u)

/** \brief C8, Read access enable register A */
#define P00_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A158u)

/** \brief CC, Read access enable register B */
#define P00_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A15Cu)

/** \brief D0, VM access enable register */
#define P00_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A160u)

/** \brief D4, PRS access enable register */
#define P00_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A164u)

/** \brief DC, PROT Register Endinit */
#define P00_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A16Cu)

/** \brief E0, Write access enable register A */
#define P00_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A170u)

/** \brief E4, Write access enable register B */
#define P00_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A174u)

/** \brief E8, Read access enable register A */
#define P00_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A178u)

/** \brief EC, Read access enable register B */
#define P00_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A17Cu)

/** \brief F0, VM access enable register */
#define P00_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A180u)

/** \brief F4, PRS access enable register */
#define P00_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A184u)

/** \brief FC, PROT Register Endinit */
#define P00_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A18Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P00_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A300u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P00_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A304u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P00_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A308u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P00_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A30Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P00_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A310u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P00_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A314u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P00_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P00_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A31Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P00_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A320u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P00_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A324u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P00_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A328u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P00_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A32Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P00_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A330u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P00_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A334u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P00_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A338u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P00_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A33Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P00_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A340u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P00_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A344u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P00_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A348u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P00_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A34Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P00_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A350u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P00_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A354u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P00_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A358u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P00_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A35Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P00_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A360u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P00_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A364u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P00_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A368u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P00_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A36Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P00_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A370u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P00_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A374u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P00_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A378u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P00_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A37Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P00_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A380u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P00_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A384u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P00_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A388u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P00_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A38Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P00_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A390u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P00_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A394u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P00_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A398u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P00_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A39Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P00_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A3A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P00_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A3A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P00_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A3A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P00_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A3ACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P00_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A3B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P00_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A3B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P00_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A3B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P00_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A3BCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P00_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A3C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P00_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A3C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P00_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A3C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P00_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A3CCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P00_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A3D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P00_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A3D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P00_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A3D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P00_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A3DCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P00_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A3E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P00_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A3E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P00_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A3E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P00_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A3ECu)

/** \brief F0, Port GPIO Control Register for pin 15 */
#define P00_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A3F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P00_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A3F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P00_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A3F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P00_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A3FCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P01
 * \{  */
/** \brief 0, Module Identification Register */
#define P01_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003A400u)

/** \brief 4, Reset control register A */
#define P01_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003A404u)

/** \brief 8, Reset control register B */
#define P01_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003A408u)

/** \brief C, Reset status register */
#define P01_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003A40Cu)

/** \brief 10, Port Wake Enable Register */
#define P01_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003A410u)

/** \brief 14, Port Wake Status Register */
#define P01_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003A414u)

/** \brief 18, Port Wake Enable Status Register */
#define P01_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003A418u)

/** \brief 1C, Port Wake Status Clear Register */
#define P01_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003A41Cu)

/** \brief 20, Port Output Register */
#define P01_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003A420u)

/** \brief 24, Port Input Register */
#define P01_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003A424u)

/** \brief 28, Port HWSEL status Register */
#define P01_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003A428u)

/** \brief 2C, Port 01 Pin Function Decision Control Register */
#define P01_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003A42Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P01_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A430u)

/** \brief 34, Selection Register for Module x Port Control */
#define P01_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003A434u)

/** \brief 38, Pad Bandgap Trim Register */
#define P01_BGTRIM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_BGTRIM*)0xF003A438u)

/** \brief 0, Port 01 Output Modification Register */
#define P01_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003A43Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P01_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003A440u)

/** \brief 8, Port Output Modification Set Register */
#define P01_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003A444u)

/** \brief 0, Pad Test Register */
#define P01_PADTST0_PADTST /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADTST_PADTST*)0xF003A488u)

/** \brief 0, Write access enable register A */
#define P01_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A490u)

/** \brief 4, Write access enable register B */
#define P01_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A494u)

/** \brief 8, Read access enable register A */
#define P01_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A498u)

/** \brief C, Read access enable register B */
#define P01_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A49Cu)

/** \brief 10, VM access enable register */
#define P01_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A4A0u)

/** \brief 14, PRS access enable register */
#define P01_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A4A4u)

/** \brief 1C, PROT Register Endinit */
#define P01_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A4ACu)

/** \brief 20, Write access enable register A */
#define P01_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A4B0u)

/** \brief 24, Write access enable register B */
#define P01_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A4B4u)

/** \brief 28, Read access enable register A */
#define P01_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A4B8u)

/** \brief 2C, Read access enable register B */
#define P01_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A4BCu)

/** \brief 30, VM access enable register */
#define P01_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A4C0u)

/** \brief 34, PRS access enable register */
#define P01_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A4C4u)

/** \brief 3C, PROT Register Endinit */
#define P01_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A4CCu)

/** \brief 40, Write access enable register A */
#define P01_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A4D0u)

/** \brief 44, Write access enable register B */
#define P01_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A4D4u)

/** \brief 48, Read access enable register A */
#define P01_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A4D8u)

/** \brief 4C, Read access enable register B */
#define P01_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A4DCu)

/** \brief 50, VM access enable register */
#define P01_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A4E0u)

/** \brief 54, PRS access enable register */
#define P01_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A4E4u)

/** \brief 5C, PROT Register Endinit */
#define P01_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A4ECu)

/** \brief 60, Write access enable register A */
#define P01_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A4F0u)

/** \brief 64, Write access enable register B */
#define P01_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A4F4u)

/** \brief 68, Read access enable register A */
#define P01_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A4F8u)

/** \brief 6C, Read access enable register B */
#define P01_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A4FCu)

/** \brief 70, VM access enable register */
#define P01_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A500u)

/** \brief 74, PRS access enable register */
#define P01_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A504u)

/** \brief 7C, PROT Register Endinit */
#define P01_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A50Cu)

/** \brief 80, Write access enable register A */
#define P01_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A510u)

/** \brief 84, Write access enable register B */
#define P01_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A514u)

/** \brief 88, Read access enable register A */
#define P01_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A518u)

/** \brief 8C, Read access enable register B */
#define P01_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A51Cu)

/** \brief 90, VM access enable register */
#define P01_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A520u)

/** \brief 94, PRS access enable register */
#define P01_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A524u)

/** \brief 9C, PROT Register Endinit */
#define P01_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A52Cu)

/** \brief A0, Write access enable register A */
#define P01_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A530u)

/** \brief A4, Write access enable register B */
#define P01_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A534u)

/** \brief A8, Read access enable register A */
#define P01_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A538u)

/** \brief AC, Read access enable register B */
#define P01_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A53Cu)

/** \brief B0, VM access enable register */
#define P01_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A540u)

/** \brief B4, PRS access enable register */
#define P01_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A544u)

/** \brief BC, PROT Register Endinit */
#define P01_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A54Cu)

/** \brief C0, Write access enable register A */
#define P01_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A550u)

/** \brief C4, Write access enable register B */
#define P01_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A554u)

/** \brief C8, Read access enable register A */
#define P01_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A558u)

/** \brief CC, Read access enable register B */
#define P01_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A55Cu)

/** \brief D0, VM access enable register */
#define P01_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A560u)

/** \brief D4, PRS access enable register */
#define P01_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A564u)

/** \brief DC, PROT Register Endinit */
#define P01_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A56Cu)

/** \brief E0, Write access enable register A */
#define P01_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A570u)

/** \brief E4, Write access enable register B */
#define P01_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A574u)

/** \brief E8, Read access enable register A */
#define P01_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A578u)

/** \brief EC, Read access enable register B */
#define P01_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A57Cu)

/** \brief F0, VM access enable register */
#define P01_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A580u)

/** \brief F4, PRS access enable register */
#define P01_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A584u)

/** \brief FC, PROT Register Endinit */
#define P01_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A58Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P01_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A700u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P01_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A704u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P01_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A708u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P01_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A70Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P01_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A710u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P01_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A714u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P01_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A718u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P01_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A71Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P01_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A720u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P01_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A724u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P01_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A728u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P01_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A72Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P01_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A730u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P01_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A734u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P01_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A738u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P01_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A73Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P01_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A740u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P01_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A744u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P01_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A748u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P01_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A74Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P01_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A750u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P01_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A754u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P01_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A758u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P01_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A75Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P01_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A760u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P01_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A764u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P01_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A768u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P01_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A76Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P01_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A770u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P01_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A774u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P01_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A778u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P01_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A77Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P01_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A780u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P01_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A784u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P01_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A788u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P01_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A78Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P01_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A790u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P01_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A794u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P01_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A798u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P01_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A79Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P01_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A7A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P01_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A7A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P01_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A7A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P01_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A7ACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P01_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A7B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P01_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A7B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P01_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A7B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P01_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A7BCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P01_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A7C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P01_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A7C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P01_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A7C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P01_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A7CCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P01_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A7D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P01_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A7D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P01_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A7D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P01_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A7DCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P01_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A7E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P01_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A7E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P01_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A7E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P01_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A7ECu)

/** \brief F0, Port GPIO Control Register for pin 15 */
#define P01_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A7F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P01_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A7F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P01_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A7F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P01_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A7FCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P02
 * \{  */
/** \brief 0, Module Identification Register */
#define P02_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003A800u)

/** \brief 4, Reset control register A */
#define P02_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003A804u)

/** \brief 8, Reset control register B */
#define P02_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003A808u)

/** \brief C, Reset status register */
#define P02_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003A80Cu)

/** \brief 10, Port Wake Enable Register */
#define P02_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003A810u)

/** \brief 14, Port Wake Status Register */
#define P02_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003A814u)

/** \brief 18, Port Wake Enable Status Register */
#define P02_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003A818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P02_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003A81Cu)

/** \brief 20, Port Output Register */
#define P02_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003A820u)

/** \brief 24, Port Input Register */
#define P02_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003A824u)

/** \brief 28, Port HWSEL status Register */
#define P02_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003A828u)

/** \brief 2C, Port 02 Pin Function Decision Control Register */
#define P02_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003A82Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P02_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A830u)

/** \brief 34, Selection Register for Module x Port Control */
#define P02_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003A834u)

/** \brief 0, Port 02 Output Modification Register */
#define P02_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003A83Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P02_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003A840u)

/** \brief 8, Port Output Modification Set Register */
#define P02_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003A844u)

/** \brief 0, Write access enable register A */
#define P02_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A890u)

/** \brief 4, Write access enable register B */
#define P02_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A894u)

/** \brief 8, Read access enable register A */
#define P02_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A898u)

/** \brief C, Read access enable register B */
#define P02_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A89Cu)

/** \brief 10, VM access enable register */
#define P02_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A8A0u)

/** \brief 14, PRS access enable register */
#define P02_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A8A4u)

/** \brief 1C, PROT Register Endinit */
#define P02_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A8ACu)

/** \brief 20, Write access enable register A */
#define P02_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A8B0u)

/** \brief 24, Write access enable register B */
#define P02_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A8B4u)

/** \brief 28, Read access enable register A */
#define P02_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A8B8u)

/** \brief 2C, Read access enable register B */
#define P02_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A8BCu)

/** \brief 30, VM access enable register */
#define P02_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A8C0u)

/** \brief 34, PRS access enable register */
#define P02_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A8C4u)

/** \brief 3C, PROT Register Endinit */
#define P02_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A8CCu)

/** \brief 40, Write access enable register A */
#define P02_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A8D0u)

/** \brief 44, Write access enable register B */
#define P02_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A8D4u)

/** \brief 48, Read access enable register A */
#define P02_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A8D8u)

/** \brief 4C, Read access enable register B */
#define P02_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A8DCu)

/** \brief 50, VM access enable register */
#define P02_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A8E0u)

/** \brief 54, PRS access enable register */
#define P02_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A8E4u)

/** \brief 5C, PROT Register Endinit */
#define P02_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A8ECu)

/** \brief 60, Write access enable register A */
#define P02_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A8F0u)

/** \brief 64, Write access enable register B */
#define P02_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A8F4u)

/** \brief 68, Read access enable register A */
#define P02_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A8F8u)

/** \brief 6C, Read access enable register B */
#define P02_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A8FCu)

/** \brief 70, VM access enable register */
#define P02_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A900u)

/** \brief 74, PRS access enable register */
#define P02_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A904u)

/** \brief 7C, PROT Register Endinit */
#define P02_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A90Cu)

/** \brief 80, Write access enable register A */
#define P02_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A910u)

/** \brief 84, Write access enable register B */
#define P02_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A914u)

/** \brief 88, Read access enable register A */
#define P02_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A918u)

/** \brief 8C, Read access enable register B */
#define P02_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A91Cu)

/** \brief 90, VM access enable register */
#define P02_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A920u)

/** \brief 94, PRS access enable register */
#define P02_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A924u)

/** \brief 9C, PROT Register Endinit */
#define P02_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A92Cu)

/** \brief A0, Write access enable register A */
#define P02_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A930u)

/** \brief A4, Write access enable register B */
#define P02_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A934u)

/** \brief A8, Read access enable register A */
#define P02_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A938u)

/** \brief AC, Read access enable register B */
#define P02_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A93Cu)

/** \brief B0, VM access enable register */
#define P02_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A940u)

/** \brief B4, PRS access enable register */
#define P02_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A944u)

/** \brief BC, PROT Register Endinit */
#define P02_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A94Cu)

/** \brief C0, Write access enable register A */
#define P02_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A950u)

/** \brief C4, Write access enable register B */
#define P02_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A954u)

/** \brief C8, Read access enable register A */
#define P02_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A958u)

/** \brief CC, Read access enable register B */
#define P02_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A95Cu)

/** \brief D0, VM access enable register */
#define P02_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A960u)

/** \brief D4, PRS access enable register */
#define P02_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A964u)

/** \brief DC, PROT Register Endinit */
#define P02_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A96Cu)

/** \brief E0, Write access enable register A */
#define P02_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A970u)

/** \brief E4, Write access enable register B */
#define P02_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A974u)

/** \brief E8, Read access enable register A */
#define P02_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A978u)

/** \brief EC, Read access enable register B */
#define P02_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A97Cu)

/** \brief F0, VM access enable register */
#define P02_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A980u)

/** \brief F4, PRS access enable register */
#define P02_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A984u)

/** \brief FC, PROT Register Endinit */
#define P02_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A98Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P02_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB00u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P02_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB04u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P02_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB08u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P02_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB0Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P02_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB10u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P02_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB14u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P02_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P02_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB1Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P02_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB20u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P02_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB24u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P02_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P02_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB2Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P02_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB30u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P02_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB34u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P02_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P02_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB3Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P02_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB40u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P02_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB44u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P02_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P02_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB4Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P02_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB50u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P02_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB54u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P02_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P02_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB5Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P02_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB60u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P02_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB64u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P02_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P02_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB6Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P02_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB70u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P02_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB74u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P02_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P02_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB7Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P02_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB80u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P02_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB84u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P02_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P02_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB8Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P02_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB90u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P02_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB94u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P02_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P02_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB9Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P02_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003ABA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P02_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003ABA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P02_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003ABA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P02_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003ABACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P02_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003ABB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P02_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003ABB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P02_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003ABB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P02_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003ABBCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P02_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003ABC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P02_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003ABC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P02_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003ABC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P02_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003ABCCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P02_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003ABD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P02_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003ABD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P02_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003ABD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P02_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003ABDCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P02_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003ABE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P02_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003ABE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P02_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003ABE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P02_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003ABECu)

/** \brief F0, Port GPIO Control Register for pin 15 */
#define P02_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003ABF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P02_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003ABF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P02_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003ABF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P02_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003ABFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P03
 * \{  */
/** \brief 0, Module Identification Register */
#define P03_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003AC00u)

/** \brief 4, Reset control register A */
#define P03_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003AC04u)

/** \brief 8, Reset control register B */
#define P03_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003AC08u)

/** \brief C, Reset status register */
#define P03_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003AC0Cu)

/** \brief 10, Port Wake Enable Register */
#define P03_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003AC10u)

/** \brief 14, Port Wake Status Register */
#define P03_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003AC14u)

/** \brief 18, Port Wake Enable Status Register */
#define P03_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003AC18u)

/** \brief 1C, Port Wake Status Clear Register */
#define P03_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003AC1Cu)

/** \brief 20, Port Output Register */
#define P03_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003AC20u)

/** \brief 24, Port Input Register */
#define P03_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003AC24u)

/** \brief 28, Port HWSEL status Register */
#define P03_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003AC28u)

/** \brief 2C, Port 03 Pin Function Decision Control Register */
#define P03_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003AC2Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P03_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AC30u)

/** \brief 34, Selection Register for Module x Port Control */
#define P03_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003AC34u)

/** \brief 0, Port 03 Output Modification Register */
#define P03_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003AC3Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P03_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003AC40u)

/** \brief 8, Port Output Modification Set Register */
#define P03_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003AC44u)

/** \brief 0, Write access enable register A */
#define P03_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AC90u)

/** \brief 4, Write access enable register B */
#define P03_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AC94u)

/** \brief 8, Read access enable register A */
#define P03_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AC98u)

/** \brief C, Read access enable register B */
#define P03_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AC9Cu)

/** \brief 10, VM access enable register */
#define P03_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003ACA0u)

/** \brief 14, PRS access enable register */
#define P03_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003ACA4u)

/** \brief 1C, PROT Register Endinit */
#define P03_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003ACACu)

/** \brief 20, Write access enable register A */
#define P03_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003ACB0u)

/** \brief 24, Write access enable register B */
#define P03_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003ACB4u)

/** \brief 28, Read access enable register A */
#define P03_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003ACB8u)

/** \brief 2C, Read access enable register B */
#define P03_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003ACBCu)

/** \brief 30, VM access enable register */
#define P03_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003ACC0u)

/** \brief 34, PRS access enable register */
#define P03_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003ACC4u)

/** \brief 3C, PROT Register Endinit */
#define P03_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003ACCCu)

/** \brief 40, Write access enable register A */
#define P03_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003ACD0u)

/** \brief 44, Write access enable register B */
#define P03_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003ACD4u)

/** \brief 48, Read access enable register A */
#define P03_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003ACD8u)

/** \brief 4C, Read access enable register B */
#define P03_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003ACDCu)

/** \brief 50, VM access enable register */
#define P03_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003ACE0u)

/** \brief 54, PRS access enable register */
#define P03_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003ACE4u)

/** \brief 5C, PROT Register Endinit */
#define P03_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003ACECu)

/** \brief 60, Write access enable register A */
#define P03_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003ACF0u)

/** \brief 64, Write access enable register B */
#define P03_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003ACF4u)

/** \brief 68, Read access enable register A */
#define P03_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003ACF8u)

/** \brief 6C, Read access enable register B */
#define P03_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003ACFCu)

/** \brief 70, VM access enable register */
#define P03_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AD00u)

/** \brief 74, PRS access enable register */
#define P03_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AD04u)

/** \brief 7C, PROT Register Endinit */
#define P03_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AD0Cu)

/** \brief 80, Write access enable register A */
#define P03_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AD10u)

/** \brief 84, Write access enable register B */
#define P03_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AD14u)

/** \brief 88, Read access enable register A */
#define P03_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AD18u)

/** \brief 8C, Read access enable register B */
#define P03_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AD1Cu)

/** \brief 90, VM access enable register */
#define P03_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AD20u)

/** \brief 94, PRS access enable register */
#define P03_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AD24u)

/** \brief 9C, PROT Register Endinit */
#define P03_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AD2Cu)

/** \brief A0, Write access enable register A */
#define P03_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AD30u)

/** \brief A4, Write access enable register B */
#define P03_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AD34u)

/** \brief A8, Read access enable register A */
#define P03_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AD38u)

/** \brief AC, Read access enable register B */
#define P03_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AD3Cu)

/** \brief B0, VM access enable register */
#define P03_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AD40u)

/** \brief B4, PRS access enable register */
#define P03_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AD44u)

/** \brief BC, PROT Register Endinit */
#define P03_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AD4Cu)

/** \brief C0, Write access enable register A */
#define P03_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AD50u)

/** \brief C4, Write access enable register B */
#define P03_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AD54u)

/** \brief C8, Read access enable register A */
#define P03_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AD58u)

/** \brief CC, Read access enable register B */
#define P03_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AD5Cu)

/** \brief D0, VM access enable register */
#define P03_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AD60u)

/** \brief D4, PRS access enable register */
#define P03_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AD64u)

/** \brief DC, PROT Register Endinit */
#define P03_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AD6Cu)

/** \brief E0, Write access enable register A */
#define P03_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AD70u)

/** \brief E4, Write access enable register B */
#define P03_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AD74u)

/** \brief E8, Read access enable register A */
#define P03_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AD78u)

/** \brief EC, Read access enable register B */
#define P03_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AD7Cu)

/** \brief F0, VM access enable register */
#define P03_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AD80u)

/** \brief F4, PRS access enable register */
#define P03_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AD84u)

/** \brief FC, PROT Register Endinit */
#define P03_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AD8Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P03_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF00u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P03_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF04u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P03_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF08u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P03_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF0Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P03_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF10u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P03_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF14u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P03_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P03_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF1Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P03_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF20u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P03_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF24u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P03_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P03_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF2Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P03_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF30u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P03_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF34u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P03_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P03_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF3Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P03_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF40u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P03_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF44u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P03_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P03_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF4Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P03_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF50u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P03_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF54u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P03_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P03_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF5Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P03_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF60u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P03_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF64u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P03_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P03_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF6Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P03_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF70u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P03_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF74u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P03_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P03_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF7Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P03_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF80u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P03_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF84u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P03_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P03_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF8Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P03_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF90u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P03_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF94u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P03_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P03_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF9Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P03_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AFA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P03_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AFA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P03_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AFA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P03_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AFACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P03_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AFB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P03_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AFB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P03_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AFB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P03_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AFBCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P03_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AFC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P03_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AFC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P03_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AFC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P03_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AFCCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P03_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AFD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P03_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AFD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P03_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AFD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P03_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AFDCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P03_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AFE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P03_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AFE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P03_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AFE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P03_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AFECu)

/** \brief F0, Port GPIO Control Register for pin 15 */
#define P03_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AFF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P03_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AFF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P03_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AFF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P03_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AFFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P04
 * \{  */
/** \brief 0, Module Identification Register */
#define P04_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003B000u)

/** \brief 4, Reset control register A */
#define P04_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003B004u)

/** \brief 8, Reset control register B */
#define P04_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003B008u)

/** \brief C, Reset status register */
#define P04_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003B00Cu)

/** \brief 10, Port Wake Enable Register */
#define P04_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003B010u)

/** \brief 14, Port Wake Status Register */
#define P04_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003B014u)

/** \brief 18, Port Wake Enable Status Register */
#define P04_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003B018u)

/** \brief 1C, Port Wake Status Clear Register */
#define P04_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003B01Cu)

/** \brief 20, Port Output Register */
#define P04_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003B020u)

/** \brief 24, Port Input Register */
#define P04_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003B024u)

/** \brief 28, Port HWSEL status Register */
#define P04_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003B028u)

/** \brief 2C, Port 04 Pin Function Decision Control Register */
#define P04_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003B02Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P04_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003B030u)

/** \brief 34, Selection Register for Module x Port Control */
#define P04_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003B034u)

/** \brief 0, Port 04 Output Modification Register */
#define P04_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003B03Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P04_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003B040u)

/** \brief 8, Port Output Modification Set Register */
#define P04_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003B044u)

/** \brief 0, Write access enable register A */
#define P04_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003B090u)

/** \brief 4, Write access enable register B */
#define P04_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003B094u)

/** \brief 8, Read access enable register A */
#define P04_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003B098u)

/** \brief C, Read access enable register B */
#define P04_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003B09Cu)

/** \brief 10, VM access enable register */
#define P04_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003B0A0u)

/** \brief 14, PRS access enable register */
#define P04_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003B0A4u)

/** \brief 1C, PROT Register Endinit */
#define P04_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003B0ACu)

/** \brief 20, Write access enable register A */
#define P04_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003B0B0u)

/** \brief 24, Write access enable register B */
#define P04_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003B0B4u)

/** \brief 28, Read access enable register A */
#define P04_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003B0B8u)

/** \brief 2C, Read access enable register B */
#define P04_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003B0BCu)

/** \brief 30, VM access enable register */
#define P04_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003B0C0u)

/** \brief 34, PRS access enable register */
#define P04_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003B0C4u)

/** \brief 3C, PROT Register Endinit */
#define P04_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003B0CCu)

/** \brief 40, Write access enable register A */
#define P04_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003B0D0u)

/** \brief 44, Write access enable register B */
#define P04_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003B0D4u)

/** \brief 48, Read access enable register A */
#define P04_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003B0D8u)

/** \brief 4C, Read access enable register B */
#define P04_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003B0DCu)

/** \brief 50, VM access enable register */
#define P04_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003B0E0u)

/** \brief 54, PRS access enable register */
#define P04_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003B0E4u)

/** \brief 5C, PROT Register Endinit */
#define P04_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003B0ECu)

/** \brief 60, Write access enable register A */
#define P04_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003B0F0u)

/** \brief 64, Write access enable register B */
#define P04_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003B0F4u)

/** \brief 68, Read access enable register A */
#define P04_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003B0F8u)

/** \brief 6C, Read access enable register B */
#define P04_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003B0FCu)

/** \brief 70, VM access enable register */
#define P04_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003B100u)

/** \brief 74, PRS access enable register */
#define P04_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003B104u)

/** \brief 7C, PROT Register Endinit */
#define P04_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003B10Cu)

/** \brief 80, Write access enable register A */
#define P04_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003B110u)

/** \brief 84, Write access enable register B */
#define P04_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003B114u)

/** \brief 88, Read access enable register A */
#define P04_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003B118u)

/** \brief 8C, Read access enable register B */
#define P04_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003B11Cu)

/** \brief 90, VM access enable register */
#define P04_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003B120u)

/** \brief 94, PRS access enable register */
#define P04_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003B124u)

/** \brief 9C, PROT Register Endinit */
#define P04_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003B12Cu)

/** \brief A0, Write access enable register A */
#define P04_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003B130u)

/** \brief A4, Write access enable register B */
#define P04_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003B134u)

/** \brief A8, Read access enable register A */
#define P04_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003B138u)

/** \brief AC, Read access enable register B */
#define P04_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003B13Cu)

/** \brief B0, VM access enable register */
#define P04_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003B140u)

/** \brief B4, PRS access enable register */
#define P04_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003B144u)

/** \brief BC, PROT Register Endinit */
#define P04_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003B14Cu)

/** \brief C0, Write access enable register A */
#define P04_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003B150u)

/** \brief C4, Write access enable register B */
#define P04_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003B154u)

/** \brief C8, Read access enable register A */
#define P04_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003B158u)

/** \brief CC, Read access enable register B */
#define P04_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003B15Cu)

/** \brief D0, VM access enable register */
#define P04_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003B160u)

/** \brief D4, PRS access enable register */
#define P04_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003B164u)

/** \brief DC, PROT Register Endinit */
#define P04_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003B16Cu)

/** \brief E0, Write access enable register A */
#define P04_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003B170u)

/** \brief E4, Write access enable register B */
#define P04_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003B174u)

/** \brief E8, Read access enable register A */
#define P04_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003B178u)

/** \brief EC, Read access enable register B */
#define P04_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003B17Cu)

/** \brief F0, VM access enable register */
#define P04_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003B180u)

/** \brief F4, PRS access enable register */
#define P04_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003B184u)

/** \brief FC, PROT Register Endinit */
#define P04_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003B18Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P04_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003B300u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P04_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003B304u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P04_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003B308u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P04_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003B30Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P04_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003B310u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P04_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003B314u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P04_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003B318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P04_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003B31Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P04_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003B320u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P04_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003B324u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P04_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003B328u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P04_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003B32Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P04_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003B330u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P04_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003B334u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P04_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003B338u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P04_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003B33Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P04_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003B340u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P04_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003B344u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P04_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003B348u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P04_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003B34Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P04_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003B350u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P04_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003B354u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P04_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003B358u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P04_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003B35Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P04_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003B360u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P04_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003B364u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P04_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003B368u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P04_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003B36Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P04_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003B370u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P04_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003B374u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P04_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003B378u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P04_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003B37Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P04_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003B380u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P04_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003B384u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P04_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003B388u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P04_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003B38Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P04_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003B390u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P04_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003B394u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P04_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003B398u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P04_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003B39Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P10
 * \{  */
/** \brief 0, Module Identification Register */
#define P10_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003C800u)

/** \brief 4, Reset control register A */
#define P10_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003C804u)

/** \brief 8, Reset control register B */
#define P10_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003C808u)

/** \brief C, Reset status register */
#define P10_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003C80Cu)

/** \brief 10, Port Wake Enable Register */
#define P10_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003C810u)

/** \brief 14, Port Wake Status Register */
#define P10_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003C814u)

/** \brief 18, Port Wake Enable Status Register */
#define P10_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003C818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P10_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003C81Cu)

/** \brief 20, Port Output Register */
#define P10_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003C820u)

/** \brief 24, Port Input Register */
#define P10_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003C824u)

/** \brief 28, Port HWSEL status Register */
#define P10_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003C828u)

/** \brief 2C, Port 10 Pin Function Decision Control Register */
#define P10_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003C82Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P10_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C830u)

/** \brief 34, Selection Register for Module x Port Control */
#define P10_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003C834u)

/** \brief 0, Port 10 Output Modification Register */
#define P10_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003C83Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P10_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003C840u)

/** \brief 8, Port Output Modification Set Register */
#define P10_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003C844u)

/** \brief 0, Write access enable register A */
#define P10_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C890u)

/** \brief 4, Write access enable register B */
#define P10_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C894u)

/** \brief 8, Read access enable register A */
#define P10_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C898u)

/** \brief C, Read access enable register B */
#define P10_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C89Cu)

/** \brief 10, VM access enable register */
#define P10_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C8A0u)

/** \brief 14, PRS access enable register */
#define P10_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C8A4u)

/** \brief 1C, PROT Register Endinit */
#define P10_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C8ACu)

/** \brief 20, Write access enable register A */
#define P10_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C8B0u)

/** \brief 24, Write access enable register B */
#define P10_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C8B4u)

/** \brief 28, Read access enable register A */
#define P10_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C8B8u)

/** \brief 2C, Read access enable register B */
#define P10_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C8BCu)

/** \brief 30, VM access enable register */
#define P10_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C8C0u)

/** \brief 34, PRS access enable register */
#define P10_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C8C4u)

/** \brief 3C, PROT Register Endinit */
#define P10_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C8CCu)

/** \brief 40, Write access enable register A */
#define P10_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C8D0u)

/** \brief 44, Write access enable register B */
#define P10_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C8D4u)

/** \brief 48, Read access enable register A */
#define P10_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C8D8u)

/** \brief 4C, Read access enable register B */
#define P10_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C8DCu)

/** \brief 50, VM access enable register */
#define P10_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C8E0u)

/** \brief 54, PRS access enable register */
#define P10_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C8E4u)

/** \brief 5C, PROT Register Endinit */
#define P10_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C8ECu)

/** \brief 60, Write access enable register A */
#define P10_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C8F0u)

/** \brief 64, Write access enable register B */
#define P10_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C8F4u)

/** \brief 68, Read access enable register A */
#define P10_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C8F8u)

/** \brief 6C, Read access enable register B */
#define P10_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C8FCu)

/** \brief 70, VM access enable register */
#define P10_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C900u)

/** \brief 74, PRS access enable register */
#define P10_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C904u)

/** \brief 7C, PROT Register Endinit */
#define P10_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C90Cu)

/** \brief 80, Write access enable register A */
#define P10_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C910u)

/** \brief 84, Write access enable register B */
#define P10_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C914u)

/** \brief 88, Read access enable register A */
#define P10_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C918u)

/** \brief 8C, Read access enable register B */
#define P10_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C91Cu)

/** \brief 90, VM access enable register */
#define P10_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C920u)

/** \brief 94, PRS access enable register */
#define P10_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C924u)

/** \brief 9C, PROT Register Endinit */
#define P10_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C92Cu)

/** \brief A0, Write access enable register A */
#define P10_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C930u)

/** \brief A4, Write access enable register B */
#define P10_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C934u)

/** \brief A8, Read access enable register A */
#define P10_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C938u)

/** \brief AC, Read access enable register B */
#define P10_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C93Cu)

/** \brief B0, VM access enable register */
#define P10_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C940u)

/** \brief B4, PRS access enable register */
#define P10_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C944u)

/** \brief BC, PROT Register Endinit */
#define P10_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C94Cu)

/** \brief C0, Write access enable register A */
#define P10_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C950u)

/** \brief C4, Write access enable register B */
#define P10_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C954u)

/** \brief C8, Read access enable register A */
#define P10_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C958u)

/** \brief CC, Read access enable register B */
#define P10_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C95Cu)

/** \brief D0, VM access enable register */
#define P10_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C960u)

/** \brief D4, PRS access enable register */
#define P10_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C964u)

/** \brief DC, PROT Register Endinit */
#define P10_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C96Cu)

/** \brief E0, Write access enable register A */
#define P10_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C970u)

/** \brief E4, Write access enable register B */
#define P10_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C974u)

/** \brief E8, Read access enable register A */
#define P10_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C978u)

/** \brief EC, Read access enable register B */
#define P10_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C97Cu)

/** \brief F0, VM access enable register */
#define P10_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C980u)

/** \brief F4, PRS access enable register */
#define P10_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C984u)

/** \brief FC, PROT Register Endinit */
#define P10_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C98Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P10_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB00u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P10_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB04u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P10_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB08u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P10_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB0Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P10_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB10u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P10_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB14u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P10_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P10_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB1Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P10_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB20u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P10_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB24u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P10_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P10_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB2Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P10_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB30u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P10_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB34u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P10_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P10_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB3Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P10_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB40u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P10_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB44u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P10_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P10_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB4Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P10_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB50u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P10_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB54u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P10_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P10_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB5Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P10_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB60u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P10_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB64u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P10_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P10_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB6Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P10_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB70u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P10_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB74u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P10_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P10_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB7Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P10_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB80u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P10_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB84u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P10_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P10_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB8Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P10_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB90u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P10_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB94u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P10_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P10_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB9Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P10_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CBA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P10_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CBA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P10_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CBA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P10_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CBACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P10_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CBB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P10_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CBB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P10_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CBB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P10_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CBBCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P10_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CBC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P10_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CBC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P10_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CBC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P10_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CBCCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P10_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CBD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P10_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CBD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P10_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CBD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P10_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CBDCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P10_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CBE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P10_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CBE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P10_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CBE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P10_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CBECu)

/** \brief F0, Port GPIO Control Register for pin 15 */
#define P10_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CBF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P10_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CBF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P10_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CBF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P10_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CBFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P13
 * \{  */
/** \brief 0, Module Identification Register */
#define P13_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003D400u)

/** \brief 4, Reset control register A */
#define P13_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003D404u)

/** \brief 8, Reset control register B */
#define P13_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003D408u)

/** \brief C, Reset status register */
#define P13_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003D40Cu)

/** \brief 10, Port Wake Enable Register */
#define P13_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003D410u)

/** \brief 14, Port Wake Status Register */
#define P13_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003D414u)

/** \brief 18, Port Wake Enable Status Register */
#define P13_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003D418u)

/** \brief 1C, Port Wake Status Clear Register */
#define P13_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003D41Cu)

/** \brief 20, Port Output Register */
#define P13_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003D420u)

/** \brief 24, Port Input Register */
#define P13_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003D424u)

/** \brief 28, Port HWSEL status Register */
#define P13_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003D428u)

/** \brief 2C, Port 13 Pin Function Decision Control Register */
#define P13_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003D42Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P13_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D430u)

/** \brief 34, Selection Register for Module x Port Control */
#define P13_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003D434u)

/** \brief 38, Pad Bandgap Trim Register */
#define P13_BGTRIM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_BGTRIM*)0xF003D438u)

/** \brief 0, Port 13 Output Modification Register */
#define P13_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003D43Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P13_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003D440u)

/** \brief 8, Port Output Modification Set Register */
#define P13_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003D444u)

/** \brief 0, Port 13 LVDS Pad Status Register 0 */
#define P13_LPCR0_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003D448u)
/** Alias (User Manual Name) for P13_LPCR0_LPSR */
#define P13_LPSR0 (P13_LPCR0_LPSR)

/** \brief 4, Port 13 LVDS Pad Control Register 0 */
#define P13_LPCR0_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003D44Cu)
/** Alias (User Manual Name) for P13_LPCR0_LPCR */
#define P13_LPCR0 (P13_LPCR0_LPCR)

/** \brief 8, Port 13 LVDS Pad Status Register 1 */
#define P13_LPCR1_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003D450u)
/** Alias (User Manual Name) for P13_LPCR1_LPSR */
#define P13_LPSR1 (P13_LPCR1_LPSR)

/** \brief C, Port 13 LVDS Pad Control Register 1 */
#define P13_LPCR1_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003D454u)
/** Alias (User Manual Name) for P13_LPCR1_LPCR */
#define P13_LPCR1 (P13_LPCR1_LPCR)

/** \brief 10, Port 13 LVDS Pad Status Register 2 */
#define P13_LPCR2_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003D458u)
/** Alias (User Manual Name) for P13_LPCR2_LPSR */
#define P13_LPSR2 (P13_LPCR2_LPSR)

/** \brief 14, Port 13 LVDS Pad Control Register 2 */
#define P13_LPCR2_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003D45Cu)
/** Alias (User Manual Name) for P13_LPCR2_LPCR */
#define P13_LPCR2 (P13_LPCR2_LPCR)

/** \brief 18, Port 13 LVDS Pad Status Register 3 */
#define P13_LPCR3_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003D460u)
/** Alias (User Manual Name) for P13_LPCR3_LPSR */
#define P13_LPSR3 (P13_LPCR3_LPSR)

/** \brief 1C, Port 13 LVDS Pad Control Register 3 */
#define P13_LPCR3_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003D464u)
/** Alias (User Manual Name) for P13_LPCR3_LPCR */
#define P13_LPCR3 (P13_LPCR3_LPCR)

/** \brief 0, Pad Test Register */
#define P13_PADTST0_PADTST /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADTST_PADTST*)0xF003D488u)

/** \brief 0, Write access enable register A */
#define P13_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D490u)

/** \brief 4, Write access enable register B */
#define P13_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D494u)

/** \brief 8, Read access enable register A */
#define P13_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D498u)

/** \brief C, Read access enable register B */
#define P13_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D49Cu)

/** \brief 10, VM access enable register */
#define P13_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D4A0u)

/** \brief 14, PRS access enable register */
#define P13_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D4A4u)

/** \brief 1C, PROT Register Endinit */
#define P13_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D4ACu)

/** \brief 20, Write access enable register A */
#define P13_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D4B0u)

/** \brief 24, Write access enable register B */
#define P13_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D4B4u)

/** \brief 28, Read access enable register A */
#define P13_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D4B8u)

/** \brief 2C, Read access enable register B */
#define P13_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D4BCu)

/** \brief 30, VM access enable register */
#define P13_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D4C0u)

/** \brief 34, PRS access enable register */
#define P13_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D4C4u)

/** \brief 3C, PROT Register Endinit */
#define P13_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D4CCu)

/** \brief 40, Write access enable register A */
#define P13_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D4D0u)

/** \brief 44, Write access enable register B */
#define P13_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D4D4u)

/** \brief 48, Read access enable register A */
#define P13_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D4D8u)

/** \brief 4C, Read access enable register B */
#define P13_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D4DCu)

/** \brief 50, VM access enable register */
#define P13_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D4E0u)

/** \brief 54, PRS access enable register */
#define P13_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D4E4u)

/** \brief 5C, PROT Register Endinit */
#define P13_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D4ECu)

/** \brief 60, Write access enable register A */
#define P13_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D4F0u)

/** \brief 64, Write access enable register B */
#define P13_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D4F4u)

/** \brief 68, Read access enable register A */
#define P13_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D4F8u)

/** \brief 6C, Read access enable register B */
#define P13_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D4FCu)

/** \brief 70, VM access enable register */
#define P13_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D500u)

/** \brief 74, PRS access enable register */
#define P13_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D504u)

/** \brief 7C, PROT Register Endinit */
#define P13_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D50Cu)

/** \brief 80, Write access enable register A */
#define P13_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D510u)

/** \brief 84, Write access enable register B */
#define P13_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D514u)

/** \brief 88, Read access enable register A */
#define P13_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D518u)

/** \brief 8C, Read access enable register B */
#define P13_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D51Cu)

/** \brief 90, VM access enable register */
#define P13_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D520u)

/** \brief 94, PRS access enable register */
#define P13_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D524u)

/** \brief 9C, PROT Register Endinit */
#define P13_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D52Cu)

/** \brief A0, Write access enable register A */
#define P13_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D530u)

/** \brief A4, Write access enable register B */
#define P13_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D534u)

/** \brief A8, Read access enable register A */
#define P13_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D538u)

/** \brief AC, Read access enable register B */
#define P13_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D53Cu)

/** \brief B0, VM access enable register */
#define P13_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D540u)

/** \brief B4, PRS access enable register */
#define P13_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D544u)

/** \brief BC, PROT Register Endinit */
#define P13_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D54Cu)

/** \brief C0, Write access enable register A */
#define P13_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D550u)

/** \brief C4, Write access enable register B */
#define P13_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D554u)

/** \brief C8, Read access enable register A */
#define P13_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D558u)

/** \brief CC, Read access enable register B */
#define P13_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D55Cu)

/** \brief D0, VM access enable register */
#define P13_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D560u)

/** \brief D4, PRS access enable register */
#define P13_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D564u)

/** \brief DC, PROT Register Endinit */
#define P13_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D56Cu)

/** \brief E0, Write access enable register A */
#define P13_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D570u)

/** \brief E4, Write access enable register B */
#define P13_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D574u)

/** \brief E8, Read access enable register A */
#define P13_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D578u)

/** \brief EC, Read access enable register B */
#define P13_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D57Cu)

/** \brief F0, VM access enable register */
#define P13_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D580u)

/** \brief F4, PRS access enable register */
#define P13_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D584u)

/** \brief FC, PROT Register Endinit */
#define P13_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D58Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P13_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D700u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P13_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D704u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P13_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D708u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P13_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D70Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P13_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D710u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P13_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D714u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P13_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D718u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P13_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D71Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P13_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D720u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P13_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D724u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P13_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D728u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P13_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D72Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P13_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D730u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P13_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D734u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P13_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D738u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P13_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D73Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P13_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D740u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P13_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D744u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P13_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D748u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P13_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D74Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P13_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D750u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P13_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D754u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P13_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D758u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P13_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D75Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P13_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D760u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P13_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D764u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P13_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D768u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P13_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D76Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P13_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D770u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P13_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D774u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P13_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D778u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P13_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D77Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P13_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D780u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P13_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D784u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P13_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D788u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P13_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D78Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P13_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D790u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P13_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D794u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P13_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D798u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P13_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D79Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P13_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D7A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P13_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D7A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P13_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D7A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P13_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D7ACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P13_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D7B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P13_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D7B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P13_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D7B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P13_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D7BCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P13_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D7C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P13_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D7C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P13_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D7C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P13_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D7CCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P13_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D7D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P13_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D7D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P13_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D7D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P13_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D7DCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P13_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D7E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P13_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D7E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P13_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D7E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P13_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D7ECu)

/** \brief F0, Port GPIO Control Register for pin 15 */
#define P13_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D7F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P13_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D7F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P13_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D7F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P13_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D7FCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P14
 * \{  */
/** \brief 0, Module Identification Register */
#define P14_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003D800u)

/** \brief 4, Reset control register A */
#define P14_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003D804u)

/** \brief 8, Reset control register B */
#define P14_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003D808u)

/** \brief C, Reset status register */
#define P14_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003D80Cu)

/** \brief 10, Port Wake Enable Register */
#define P14_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003D810u)

/** \brief 14, Port Wake Status Register */
#define P14_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003D814u)

/** \brief 18, Port Wake Enable Status Register */
#define P14_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003D818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P14_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003D81Cu)

/** \brief 20, Port Output Register */
#define P14_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003D820u)

/** \brief 24, Port Input Register */
#define P14_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003D824u)

/** \brief 28, Port HWSEL status Register */
#define P14_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003D828u)

/** \brief 2C, Port 14 Pin Function Decision Control Register */
#define P14_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003D82Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P14_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D830u)

/** \brief 34, Selection Register for Module x Port Control */
#define P14_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003D834u)

/** \brief 38, Pad Bandgap Trim Register */
#define P14_BGTRIM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_BGTRIM*)0xF003D838u)

/** \brief 0, Port 14 Output Modification Register */
#define P14_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003D83Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P14_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003D840u)

/** \brief 8, Port Output Modification Set Register */
#define P14_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003D844u)

/** \brief 28, Port 14 LVDS Pad Status Register 5 */
#define P14_LPCR5_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003D870u)
/** Alias (User Manual Name) for P14_LPCR5_LPSR */
#define P14_LPSR5 (P14_LPCR5_LPSR)

/** \brief 2C, Port 14 LVDS Pad Control Register 5 */
#define P14_LPCR5_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003D874u)
/** Alias (User Manual Name) for P14_LPCR5_LPCR */
#define P14_LPCR5 (P14_LPCR5_LPCR)

/** \brief 0, Pad Test Register */
#define P14_PADTST0_PADTST /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADTST_PADTST*)0xF003D888u)

/** \brief 0, Write access enable register A */
#define P14_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D890u)

/** \brief 4, Write access enable register B */
#define P14_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D894u)

/** \brief 8, Read access enable register A */
#define P14_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D898u)

/** \brief C, Read access enable register B */
#define P14_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D89Cu)

/** \brief 10, VM access enable register */
#define P14_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D8A0u)

/** \brief 14, PRS access enable register */
#define P14_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D8A4u)

/** \brief 1C, PROT Register Endinit */
#define P14_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D8ACu)

/** \brief 20, Write access enable register A */
#define P14_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D8B0u)

/** \brief 24, Write access enable register B */
#define P14_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D8B4u)

/** \brief 28, Read access enable register A */
#define P14_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D8B8u)

/** \brief 2C, Read access enable register B */
#define P14_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D8BCu)

/** \brief 30, VM access enable register */
#define P14_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D8C0u)

/** \brief 34, PRS access enable register */
#define P14_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D8C4u)

/** \brief 3C, PROT Register Endinit */
#define P14_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D8CCu)

/** \brief 40, Write access enable register A */
#define P14_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D8D0u)

/** \brief 44, Write access enable register B */
#define P14_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D8D4u)

/** \brief 48, Read access enable register A */
#define P14_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D8D8u)

/** \brief 4C, Read access enable register B */
#define P14_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D8DCu)

/** \brief 50, VM access enable register */
#define P14_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D8E0u)

/** \brief 54, PRS access enable register */
#define P14_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D8E4u)

/** \brief 5C, PROT Register Endinit */
#define P14_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D8ECu)

/** \brief 60, Write access enable register A */
#define P14_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D8F0u)

/** \brief 64, Write access enable register B */
#define P14_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D8F4u)

/** \brief 68, Read access enable register A */
#define P14_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D8F8u)

/** \brief 6C, Read access enable register B */
#define P14_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D8FCu)

/** \brief 70, VM access enable register */
#define P14_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D900u)

/** \brief 74, PRS access enable register */
#define P14_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D904u)

/** \brief 7C, PROT Register Endinit */
#define P14_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D90Cu)

/** \brief 80, Write access enable register A */
#define P14_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D910u)

/** \brief 84, Write access enable register B */
#define P14_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D914u)

/** \brief 88, Read access enable register A */
#define P14_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D918u)

/** \brief 8C, Read access enable register B */
#define P14_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D91Cu)

/** \brief 90, VM access enable register */
#define P14_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D920u)

/** \brief 94, PRS access enable register */
#define P14_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D924u)

/** \brief 9C, PROT Register Endinit */
#define P14_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D92Cu)

/** \brief A0, Write access enable register A */
#define P14_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D930u)

/** \brief A4, Write access enable register B */
#define P14_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D934u)

/** \brief A8, Read access enable register A */
#define P14_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D938u)

/** \brief AC, Read access enable register B */
#define P14_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D93Cu)

/** \brief B0, VM access enable register */
#define P14_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D940u)

/** \brief B4, PRS access enable register */
#define P14_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D944u)

/** \brief BC, PROT Register Endinit */
#define P14_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D94Cu)

/** \brief C0, Write access enable register A */
#define P14_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D950u)

/** \brief C4, Write access enable register B */
#define P14_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D954u)

/** \brief C8, Read access enable register A */
#define P14_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D958u)

/** \brief CC, Read access enable register B */
#define P14_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D95Cu)

/** \brief D0, VM access enable register */
#define P14_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D960u)

/** \brief D4, PRS access enable register */
#define P14_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D964u)

/** \brief DC, PROT Register Endinit */
#define P14_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D96Cu)

/** \brief E0, Write access enable register A */
#define P14_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D970u)

/** \brief E4, Write access enable register B */
#define P14_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D974u)

/** \brief E8, Read access enable register A */
#define P14_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D978u)

/** \brief EC, Read access enable register B */
#define P14_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D97Cu)

/** \brief F0, VM access enable register */
#define P14_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D980u)

/** \brief F4, PRS access enable register */
#define P14_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D984u)

/** \brief FC, PROT Register Endinit */
#define P14_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D98Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P14_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB00u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P14_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB04u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P14_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB08u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P14_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB0Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P14_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB10u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P14_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB14u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P14_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P14_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB1Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P14_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB20u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P14_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB24u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P14_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P14_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB2Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P14_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB30u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P14_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB34u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P14_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P14_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB3Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P14_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB40u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P14_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB44u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P14_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P14_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB4Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P14_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB50u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P14_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB54u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P14_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P14_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB5Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P14_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB60u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P14_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB64u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P14_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P14_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB6Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P14_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB70u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P14_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB74u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P14_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P14_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB7Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P14_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB80u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P14_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB84u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P14_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P14_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB8Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P14_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB90u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P14_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB94u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P14_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P14_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB9Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P14_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DBA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P14_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DBA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P14_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DBA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P14_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DBACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P14_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DBB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P14_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DBB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P14_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DBB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P14_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DBBCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P14_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DBC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P14_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DBC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P14_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DBC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P14_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DBCCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P14_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DBD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P14_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DBD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P14_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DBD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P14_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DBDCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P14_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DBE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P14_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DBE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P14_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DBE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P14_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DBECu)

/** \brief F0, Port GPIO Control Register for pin 15 */
#define P14_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DBF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P14_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DBF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P14_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DBF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P14_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DBFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P15
 * \{  */
/** \brief 0, Module Identification Register */
#define P15_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003DC00u)

/** \brief 4, Reset control register A */
#define P15_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003DC04u)

/** \brief 8, Reset control register B */
#define P15_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003DC08u)

/** \brief C, Reset status register */
#define P15_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003DC0Cu)

/** \brief 10, Port Wake Enable Register */
#define P15_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003DC10u)

/** \brief 14, Port Wake Status Register */
#define P15_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003DC14u)

/** \brief 18, Port Wake Enable Status Register */
#define P15_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003DC18u)

/** \brief 1C, Port Wake Status Clear Register */
#define P15_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003DC1Cu)

/** \brief 20, Port Output Register */
#define P15_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003DC20u)

/** \brief 24, Port Input Register */
#define P15_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003DC24u)

/** \brief 28, Port HWSEL status Register */
#define P15_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003DC28u)

/** \brief 2C, Port 15 Pin Function Decision Control Register */
#define P15_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003DC2Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P15_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DC30u)

/** \brief 34, Selection Register for Module x Port Control */
#define P15_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003DC34u)

/** \brief 0, Port 15 Output Modification Register */
#define P15_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003DC3Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P15_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003DC40u)

/** \brief 8, Port Output Modification Set Register */
#define P15_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003DC44u)

/** \brief 28, Port 15 LVDS Pad Status Register 5 */
#define P15_LPCR5_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003DC70u)
/** Alias (User Manual Name) for P15_LPCR5_LPSR */
#define P15_LPSR5 (P15_LPCR5_LPSR)

/** \brief 2C, Port 15 LVDS Pad Control Register 5 */
#define P15_LPCR5_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003DC74u)
/** Alias (User Manual Name) for P15_LPCR5_LPCR */
#define P15_LPCR5 (P15_LPCR5_LPCR)

/** \brief 30, Port 15 LVDS Pad Status Register 6 */
#define P15_LPCR6_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003DC78u)
/** Alias (User Manual Name) for P15_LPCR6_LPSR */
#define P15_LPSR6 (P15_LPCR6_LPSR)

/** \brief 34, Port 15 LVDS Pad Control Register 6 */
#define P15_LPCR6_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003DC7Cu)
/** Alias (User Manual Name) for P15_LPCR6_LPCR */
#define P15_LPCR6 (P15_LPCR6_LPCR)

/** \brief 0, Write access enable register A */
#define P15_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DC90u)

/** \brief 4, Write access enable register B */
#define P15_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DC94u)

/** \brief 8, Read access enable register A */
#define P15_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DC98u)

/** \brief C, Read access enable register B */
#define P15_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DC9Cu)

/** \brief 10, VM access enable register */
#define P15_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DCA0u)

/** \brief 14, PRS access enable register */
#define P15_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DCA4u)

/** \brief 1C, PROT Register Endinit */
#define P15_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DCACu)

/** \brief 20, Write access enable register A */
#define P15_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DCB0u)

/** \brief 24, Write access enable register B */
#define P15_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DCB4u)

/** \brief 28, Read access enable register A */
#define P15_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DCB8u)

/** \brief 2C, Read access enable register B */
#define P15_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DCBCu)

/** \brief 30, VM access enable register */
#define P15_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DCC0u)

/** \brief 34, PRS access enable register */
#define P15_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DCC4u)

/** \brief 3C, PROT Register Endinit */
#define P15_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DCCCu)

/** \brief 40, Write access enable register A */
#define P15_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DCD0u)

/** \brief 44, Write access enable register B */
#define P15_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DCD4u)

/** \brief 48, Read access enable register A */
#define P15_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DCD8u)

/** \brief 4C, Read access enable register B */
#define P15_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DCDCu)

/** \brief 50, VM access enable register */
#define P15_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DCE0u)

/** \brief 54, PRS access enable register */
#define P15_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DCE4u)

/** \brief 5C, PROT Register Endinit */
#define P15_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DCECu)

/** \brief 60, Write access enable register A */
#define P15_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DCF0u)

/** \brief 64, Write access enable register B */
#define P15_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DCF4u)

/** \brief 68, Read access enable register A */
#define P15_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DCF8u)

/** \brief 6C, Read access enable register B */
#define P15_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DCFCu)

/** \brief 70, VM access enable register */
#define P15_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DD00u)

/** \brief 74, PRS access enable register */
#define P15_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DD04u)

/** \brief 7C, PROT Register Endinit */
#define P15_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DD0Cu)

/** \brief 80, Write access enable register A */
#define P15_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DD10u)

/** \brief 84, Write access enable register B */
#define P15_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DD14u)

/** \brief 88, Read access enable register A */
#define P15_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DD18u)

/** \brief 8C, Read access enable register B */
#define P15_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DD1Cu)

/** \brief 90, VM access enable register */
#define P15_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DD20u)

/** \brief 94, PRS access enable register */
#define P15_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DD24u)

/** \brief 9C, PROT Register Endinit */
#define P15_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DD2Cu)

/** \brief A0, Write access enable register A */
#define P15_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DD30u)

/** \brief A4, Write access enable register B */
#define P15_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DD34u)

/** \brief A8, Read access enable register A */
#define P15_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DD38u)

/** \brief AC, Read access enable register B */
#define P15_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DD3Cu)

/** \brief B0, VM access enable register */
#define P15_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DD40u)

/** \brief B4, PRS access enable register */
#define P15_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DD44u)

/** \brief BC, PROT Register Endinit */
#define P15_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DD4Cu)

/** \brief C0, Write access enable register A */
#define P15_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DD50u)

/** \brief C4, Write access enable register B */
#define P15_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DD54u)

/** \brief C8, Read access enable register A */
#define P15_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DD58u)

/** \brief CC, Read access enable register B */
#define P15_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DD5Cu)

/** \brief D0, VM access enable register */
#define P15_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DD60u)

/** \brief D4, PRS access enable register */
#define P15_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DD64u)

/** \brief DC, PROT Register Endinit */
#define P15_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DD6Cu)

/** \brief E0, Write access enable register A */
#define P15_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DD70u)

/** \brief E4, Write access enable register B */
#define P15_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DD74u)

/** \brief E8, Read access enable register A */
#define P15_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DD78u)

/** \brief EC, Read access enable register B */
#define P15_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DD7Cu)

/** \brief F0, VM access enable register */
#define P15_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DD80u)

/** \brief F4, PRS access enable register */
#define P15_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DD84u)

/** \brief FC, PROT Register Endinit */
#define P15_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DD8Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P15_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF00u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P15_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF04u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P15_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF08u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P15_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF0Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P15_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF10u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P15_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF14u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P15_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P15_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF1Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P15_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF20u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P15_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF24u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P15_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P15_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF2Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P15_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF30u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P15_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF34u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P15_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P15_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF3Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P15_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF40u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P15_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF44u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P15_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P15_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF4Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P15_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF50u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P15_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF54u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P15_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P15_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF5Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P15_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF60u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P15_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF64u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P15_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P15_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF6Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P15_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF70u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P15_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF74u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P15_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P15_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF7Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P15_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF80u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P15_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF84u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P15_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P15_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF8Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P15_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF90u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P15_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF94u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P15_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P15_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF9Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P15_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DFA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P15_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DFA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P15_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DFA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P15_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DFACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P15_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DFB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P15_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DFB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P15_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DFB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P15_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DFBCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P15_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DFC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P15_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DFC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P15_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DFC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P15_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DFCCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P15_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DFD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P15_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DFD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P15_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DFD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P15_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DFDCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P15_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DFE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P15_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DFE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P15_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DFE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P15_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DFECu)

/** \brief F0, Port GPIO Control Register for pin 15 */
#define P15_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DFF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P15_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DFF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P15_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DFF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P15_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DFFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P16
 * \{  */
/** \brief 0, Module Identification Register */
#define P16_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003E000u)

/** \brief 4, Reset control register A */
#define P16_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003E004u)

/** \brief 8, Reset control register B */
#define P16_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003E008u)

/** \brief C, Reset status register */
#define P16_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003E00Cu)

/** \brief 20, Port Output Register */
#define P16_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003E020u)

/** \brief 24, Port Input Register */
#define P16_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003E024u)

/** \brief 28, Port HWSEL status Register */
#define P16_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003E028u)

/** \brief 2C, Port 16 Pin Function Decision Control Register */
#define P16_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003E02Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P16_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E030u)

/** \brief 34, Selection Register for Module x Port Control */
#define P16_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003E034u)

/** \brief 0, Port 16 Output Modification Register */
#define P16_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003E03Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P16_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003E040u)

/** \brief 8, Port Output Modification Set Register */
#define P16_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003E044u)

/** \brief 0, Write access enable register A */
#define P16_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E090u)

/** \brief 4, Write access enable register B */
#define P16_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E094u)

/** \brief 8, Read access enable register A */
#define P16_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E098u)

/** \brief C, Read access enable register B */
#define P16_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E09Cu)

/** \brief 10, VM access enable register */
#define P16_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E0A0u)

/** \brief 14, PRS access enable register */
#define P16_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E0A4u)

/** \brief 1C, PROT Register Endinit */
#define P16_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E0ACu)

/** \brief 20, Write access enable register A */
#define P16_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E0B0u)

/** \brief 24, Write access enable register B */
#define P16_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E0B4u)

/** \brief 28, Read access enable register A */
#define P16_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E0B8u)

/** \brief 2C, Read access enable register B */
#define P16_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E0BCu)

/** \brief 30, VM access enable register */
#define P16_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E0C0u)

/** \brief 34, PRS access enable register */
#define P16_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E0C4u)

/** \brief 3C, PROT Register Endinit */
#define P16_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E0CCu)

/** \brief 40, Write access enable register A */
#define P16_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E0D0u)

/** \brief 44, Write access enable register B */
#define P16_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E0D4u)

/** \brief 48, Read access enable register A */
#define P16_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E0D8u)

/** \brief 4C, Read access enable register B */
#define P16_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E0DCu)

/** \brief 50, VM access enable register */
#define P16_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E0E0u)

/** \brief 54, PRS access enable register */
#define P16_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E0E4u)

/** \brief 5C, PROT Register Endinit */
#define P16_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E0ECu)

/** \brief 60, Write access enable register A */
#define P16_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E0F0u)

/** \brief 64, Write access enable register B */
#define P16_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E0F4u)

/** \brief 68, Read access enable register A */
#define P16_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E0F8u)

/** \brief 6C, Read access enable register B */
#define P16_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E0FCu)

/** \brief 70, VM access enable register */
#define P16_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E100u)

/** \brief 74, PRS access enable register */
#define P16_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E104u)

/** \brief 7C, PROT Register Endinit */
#define P16_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E10Cu)

/** \brief 80, Write access enable register A */
#define P16_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E110u)

/** \brief 84, Write access enable register B */
#define P16_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E114u)

/** \brief 88, Read access enable register A */
#define P16_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E118u)

/** \brief 8C, Read access enable register B */
#define P16_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E11Cu)

/** \brief 90, VM access enable register */
#define P16_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E120u)

/** \brief 94, PRS access enable register */
#define P16_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E124u)

/** \brief 9C, PROT Register Endinit */
#define P16_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E12Cu)

/** \brief A0, Write access enable register A */
#define P16_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E130u)

/** \brief A4, Write access enable register B */
#define P16_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E134u)

/** \brief A8, Read access enable register A */
#define P16_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E138u)

/** \brief AC, Read access enable register B */
#define P16_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E13Cu)

/** \brief B0, VM access enable register */
#define P16_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E140u)

/** \brief B4, PRS access enable register */
#define P16_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E144u)

/** \brief BC, PROT Register Endinit */
#define P16_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E14Cu)

/** \brief C0, Write access enable register A */
#define P16_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E150u)

/** \brief C4, Write access enable register B */
#define P16_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E154u)

/** \brief C8, Read access enable register A */
#define P16_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E158u)

/** \brief CC, Read access enable register B */
#define P16_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E15Cu)

/** \brief D0, VM access enable register */
#define P16_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E160u)

/** \brief D4, PRS access enable register */
#define P16_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E164u)

/** \brief DC, PROT Register Endinit */
#define P16_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E16Cu)

/** \brief E0, Write access enable register A */
#define P16_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E170u)

/** \brief E4, Write access enable register B */
#define P16_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E174u)

/** \brief E8, Read access enable register A */
#define P16_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E178u)

/** \brief EC, Read access enable register B */
#define P16_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E17Cu)

/** \brief F0, VM access enable register */
#define P16_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E180u)

/** \brief F4, PRS access enable register */
#define P16_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E184u)

/** \brief FC, PROT Register Endinit */
#define P16_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E18Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P16_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E300u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P16_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E304u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P16_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E308u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P16_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E30Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P16_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E310u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P16_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E314u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P16_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P16_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E31Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P16_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E320u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P16_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E324u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P16_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E328u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P16_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E32Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P16_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E330u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P16_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E334u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P16_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E338u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P16_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E33Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P16_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E340u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P16_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E344u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P16_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E348u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P16_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E34Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P16_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E350u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P16_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E354u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P16_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E358u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P16_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E35Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P16_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E360u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P16_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E364u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P16_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E368u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P16_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E36Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P16_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E370u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P16_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E374u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P16_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E378u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P16_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E37Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P16_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E380u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P16_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E384u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P16_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E388u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P16_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E38Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P16_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E390u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P16_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E394u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P16_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E398u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P16_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E39Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P16_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E3A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P16_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E3A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P16_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E3A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P16_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E3ACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P16_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E3B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P16_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E3B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P16_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E3B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P16_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E3BCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P16_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E3C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P16_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E3C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P16_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E3C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P16_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E3CCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P16_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E3D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P16_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E3D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P16_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E3D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P16_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E3DCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P16_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E3E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P16_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E3E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P16_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E3E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P16_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E3ECu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P20
 * \{  */
/** \brief 0, Module Identification Register */
#define P20_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003F000u)

/** \brief 4, Reset control register A */
#define P20_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003F004u)

/** \brief 8, Reset control register B */
#define P20_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003F008u)

/** \brief C, Reset status register */
#define P20_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003F00Cu)

/** \brief 10, Port Wake Enable Register */
#define P20_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003F010u)

/** \brief 14, Port Wake Status Register */
#define P20_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003F014u)

/** \brief 18, Port Wake Enable Status Register */
#define P20_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003F018u)

/** \brief 1C, Port Wake Status Clear Register */
#define P20_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003F01Cu)

/** \brief 20, Port Output Register */
#define P20_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003F020u)

/** \brief 24, Port Input Register */
#define P20_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003F024u)

/** \brief 28, Port HWSEL status Register */
#define P20_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003F028u)

/** \brief 2C, Port 20 Pin Function Decision Control Register */
#define P20_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003F02Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P20_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F030u)

/** \brief 34, Selection Register for Module x Port Control */
#define P20_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003F034u)

/** \brief 0, Port 20 Output Modification Register */
#define P20_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003F03Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P20_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003F040u)

/** \brief 8, Port Output Modification Set Register */
#define P20_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003F044u)

/** \brief 0, Write access enable register A */
#define P20_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F090u)

/** \brief 4, Write access enable register B */
#define P20_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F094u)

/** \brief 8, Read access enable register A */
#define P20_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F098u)

/** \brief C, Read access enable register B */
#define P20_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F09Cu)

/** \brief 10, VM access enable register */
#define P20_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F0A0u)

/** \brief 14, PRS access enable register */
#define P20_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F0A4u)

/** \brief 1C, PROT Register Endinit */
#define P20_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F0ACu)

/** \brief 20, Write access enable register A */
#define P20_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F0B0u)

/** \brief 24, Write access enable register B */
#define P20_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F0B4u)

/** \brief 28, Read access enable register A */
#define P20_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F0B8u)

/** \brief 2C, Read access enable register B */
#define P20_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F0BCu)

/** \brief 30, VM access enable register */
#define P20_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F0C0u)

/** \brief 34, PRS access enable register */
#define P20_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F0C4u)

/** \brief 3C, PROT Register Endinit */
#define P20_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F0CCu)

/** \brief 40, Write access enable register A */
#define P20_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F0D0u)

/** \brief 44, Write access enable register B */
#define P20_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F0D4u)

/** \brief 48, Read access enable register A */
#define P20_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F0D8u)

/** \brief 4C, Read access enable register B */
#define P20_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F0DCu)

/** \brief 50, VM access enable register */
#define P20_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F0E0u)

/** \brief 54, PRS access enable register */
#define P20_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F0E4u)

/** \brief 5C, PROT Register Endinit */
#define P20_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F0ECu)

/** \brief 60, Write access enable register A */
#define P20_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F0F0u)

/** \brief 64, Write access enable register B */
#define P20_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F0F4u)

/** \brief 68, Read access enable register A */
#define P20_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F0F8u)

/** \brief 6C, Read access enable register B */
#define P20_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F0FCu)

/** \brief 70, VM access enable register */
#define P20_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F100u)

/** \brief 74, PRS access enable register */
#define P20_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F104u)

/** \brief 7C, PROT Register Endinit */
#define P20_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F10Cu)

/** \brief 80, Write access enable register A */
#define P20_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F110u)

/** \brief 84, Write access enable register B */
#define P20_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F114u)

/** \brief 88, Read access enable register A */
#define P20_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F118u)

/** \brief 8C, Read access enable register B */
#define P20_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F11Cu)

/** \brief 90, VM access enable register */
#define P20_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F120u)

/** \brief 94, PRS access enable register */
#define P20_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F124u)

/** \brief 9C, PROT Register Endinit */
#define P20_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F12Cu)

/** \brief A0, Write access enable register A */
#define P20_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F130u)

/** \brief A4, Write access enable register B */
#define P20_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F134u)

/** \brief A8, Read access enable register A */
#define P20_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F138u)

/** \brief AC, Read access enable register B */
#define P20_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F13Cu)

/** \brief B0, VM access enable register */
#define P20_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F140u)

/** \brief B4, PRS access enable register */
#define P20_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F144u)

/** \brief BC, PROT Register Endinit */
#define P20_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F14Cu)

/** \brief C0, Write access enable register A */
#define P20_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F150u)

/** \brief C4, Write access enable register B */
#define P20_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F154u)

/** \brief C8, Read access enable register A */
#define P20_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F158u)

/** \brief CC, Read access enable register B */
#define P20_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F15Cu)

/** \brief D0, VM access enable register */
#define P20_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F160u)

/** \brief D4, PRS access enable register */
#define P20_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F164u)

/** \brief DC, PROT Register Endinit */
#define P20_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F16Cu)

/** \brief E0, Write access enable register A */
#define P20_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F170u)

/** \brief E4, Write access enable register B */
#define P20_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F174u)

/** \brief E8, Read access enable register A */
#define P20_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F178u)

/** \brief EC, Read access enable register B */
#define P20_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F17Cu)

/** \brief F0, VM access enable register */
#define P20_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F180u)

/** \brief F4, PRS access enable register */
#define P20_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F184u)

/** \brief FC, PROT Register Endinit */
#define P20_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F18Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P20_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F300u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P20_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F304u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P20_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F308u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P20_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F30Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P20_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F310u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P20_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F314u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P20_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P20_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F31Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P20_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F320u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P20_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F324u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P20_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F328u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P20_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F32Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P20_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F330u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P20_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F334u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P20_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F338u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P20_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F33Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P20_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F340u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P20_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F344u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P20_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F348u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P20_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F34Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P20_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F350u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P20_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F354u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P20_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F358u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P20_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F35Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P20_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F360u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P20_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F364u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P20_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F368u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P20_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F36Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P20_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F370u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P20_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F374u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P20_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F378u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P20_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F37Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P20_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F380u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P20_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F384u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P20_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F388u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P20_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F38Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P20_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F390u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P20_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F394u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P20_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F398u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P20_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F39Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P20_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F3A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P20_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F3A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P20_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F3A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P20_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F3ACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P20_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F3B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P20_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F3B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P20_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F3B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P20_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F3BCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P20_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F3C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P20_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F3C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P20_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F3C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P20_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F3CCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P20_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F3D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P20_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F3D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P20_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F3D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P20_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F3DCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P20_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F3E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P20_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F3E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P20_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F3E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P20_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F3ECu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P21
 * \{  */
/** \brief 0, Module Identification Register */
#define P21_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003F400u)

/** \brief 4, Reset control register A */
#define P21_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003F404u)

/** \brief 8, Reset control register B */
#define P21_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003F408u)

/** \brief C, Reset status register */
#define P21_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003F40Cu)

/** \brief 10, Port Wake Enable Register */
#define P21_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003F410u)

/** \brief 14, Port Wake Status Register */
#define P21_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003F414u)

/** \brief 18, Port Wake Enable Status Register */
#define P21_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003F418u)

/** \brief 1C, Port Wake Status Clear Register */
#define P21_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003F41Cu)

/** \brief 20, Port Output Register */
#define P21_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003F420u)

/** \brief 24, Port Input Register */
#define P21_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003F424u)

/** \brief 28, Port HWSEL status Register */
#define P21_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003F428u)

/** \brief 2C, Port 21 Pin Function Decision Control Register */
#define P21_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003F42Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P21_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F430u)

/** \brief 34, Selection Register for Module x Port Control */
#define P21_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003F434u)

/** \brief 38, Pad Bandgap Trim Register */
#define P21_BGTRIM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_BGTRIM*)0xF003F438u)

/** \brief 0, Port 21 Output Modification Register */
#define P21_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003F43Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P21_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003F440u)

/** \brief 8, Port Output Modification Set Register */
#define P21_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003F444u)

/** \brief 0, Port 21 LVDS Pad Status Register 0 */
#define P21_LPCR0_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003F448u)
/** Alias (User Manual Name) for P21_LPCR0_LPSR */
#define P21_LPSR0 (P21_LPCR0_LPSR)

/** \brief 4, Port 21 LVDS Pad Control Register 0 */
#define P21_LPCR0_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003F44Cu)
/** Alias (User Manual Name) for P21_LPCR0_LPCR */
#define P21_LPCR0 (P21_LPCR0_LPCR)

/** \brief 8, Port 21 LVDS Pad Status Register 1 */
#define P21_LPCR1_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003F450u)
/** Alias (User Manual Name) for P21_LPCR1_LPSR */
#define P21_LPSR1 (P21_LPCR1_LPSR)

/** \brief C, Port 21 LVDS Pad Control Register 1 */
#define P21_LPCR1_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003F454u)
/** Alias (User Manual Name) for P21_LPCR1_LPCR */
#define P21_LPCR1 (P21_LPCR1_LPCR)

/** \brief 10, Port 21 LVDS Pad Status Register 2 */
#define P21_LPCR2_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003F458u)
/** Alias (User Manual Name) for P21_LPCR2_LPSR */
#define P21_LPSR2 (P21_LPCR2_LPSR)

/** \brief 14, Port 21 LVDS Pad Control Register 2 */
#define P21_LPCR2_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003F45Cu)
/** Alias (User Manual Name) for P21_LPCR2_LPCR */
#define P21_LPCR2 (P21_LPCR2_LPCR)

/** \brief 0, Pad Test Register */
#define P21_PADTST0_PADTST /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADTST_PADTST*)0xF003F488u)

/** \brief 0, Write access enable register A */
#define P21_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F490u)

/** \brief 4, Write access enable register B */
#define P21_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F494u)

/** \brief 8, Read access enable register A */
#define P21_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F498u)

/** \brief C, Read access enable register B */
#define P21_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F49Cu)

/** \brief 10, VM access enable register */
#define P21_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F4A0u)

/** \brief 14, PRS access enable register */
#define P21_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F4A4u)

/** \brief 1C, PROT Register Endinit */
#define P21_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F4ACu)

/** \brief 20, Write access enable register A */
#define P21_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F4B0u)

/** \brief 24, Write access enable register B */
#define P21_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F4B4u)

/** \brief 28, Read access enable register A */
#define P21_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F4B8u)

/** \brief 2C, Read access enable register B */
#define P21_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F4BCu)

/** \brief 30, VM access enable register */
#define P21_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F4C0u)

/** \brief 34, PRS access enable register */
#define P21_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F4C4u)

/** \brief 3C, PROT Register Endinit */
#define P21_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F4CCu)

/** \brief 40, Write access enable register A */
#define P21_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F4D0u)

/** \brief 44, Write access enable register B */
#define P21_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F4D4u)

/** \brief 48, Read access enable register A */
#define P21_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F4D8u)

/** \brief 4C, Read access enable register B */
#define P21_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F4DCu)

/** \brief 50, VM access enable register */
#define P21_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F4E0u)

/** \brief 54, PRS access enable register */
#define P21_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F4E4u)

/** \brief 5C, PROT Register Endinit */
#define P21_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F4ECu)

/** \brief 60, Write access enable register A */
#define P21_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F4F0u)

/** \brief 64, Write access enable register B */
#define P21_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F4F4u)

/** \brief 68, Read access enable register A */
#define P21_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F4F8u)

/** \brief 6C, Read access enable register B */
#define P21_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F4FCu)

/** \brief 70, VM access enable register */
#define P21_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F500u)

/** \brief 74, PRS access enable register */
#define P21_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F504u)

/** \brief 7C, PROT Register Endinit */
#define P21_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F50Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P21_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F700u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P21_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F704u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P21_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F708u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P21_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F70Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P21_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F710u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P21_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F714u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P21_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F718u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P21_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F71Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P21_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F720u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P21_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F724u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P21_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F728u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P21_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F72Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P21_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F730u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P21_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F734u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P21_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F738u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P21_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F73Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P21_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F740u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P21_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F744u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P21_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F748u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P21_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F74Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P21_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F750u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P21_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F754u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P21_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F758u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P21_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F75Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P21_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F760u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P21_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F764u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P21_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F768u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P21_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F76Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P21_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F770u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P21_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F774u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P21_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F778u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P21_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F77Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P22
 * \{  */
/** \brief 0, Module Identification Register */
#define P22_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003F800u)

/** \brief 4, Reset control register A */
#define P22_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003F804u)

/** \brief 8, Reset control register B */
#define P22_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003F808u)

/** \brief C, Reset status register */
#define P22_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003F80Cu)

/** \brief 10, Port Wake Enable Register */
#define P22_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003F810u)

/** \brief 14, Port Wake Status Register */
#define P22_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003F814u)

/** \brief 18, Port Wake Enable Status Register */
#define P22_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003F818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P22_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003F81Cu)

/** \brief 20, Port Output Register */
#define P22_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003F820u)

/** \brief 24, Port Input Register */
#define P22_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003F824u)

/** \brief 28, Port HWSEL status Register */
#define P22_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003F828u)

/** \brief 2C, Port 22 Pin Function Decision Control Register */
#define P22_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003F82Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P22_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F830u)

/** \brief 34, Selection Register for Module x Port Control */
#define P22_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003F834u)

/** \brief 38, Pad Bandgap Trim Register */
#define P22_BGTRIM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_BGTRIM*)0xF003F838u)

/** \brief 0, Port 22 Output Modification Register */
#define P22_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003F83Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P22_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003F840u)

/** \brief 8, Port Output Modification Set Register */
#define P22_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003F844u)

/** \brief 0, Port 22 LVDS Pad Status Register 0 */
#define P22_LPCR0_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003F848u)
/** Alias (User Manual Name) for P22_LPCR0_LPSR */
#define P22_LPSR0 (P22_LPCR0_LPSR)

/** \brief 4, Port 22 LVDS Pad Control Register 0 */
#define P22_LPCR0_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003F84Cu)
/** Alias (User Manual Name) for P22_LPCR0_LPCR */
#define P22_LPCR0 (P22_LPCR0_LPCR)

/** \brief 8, Port 22 LVDS Pad Status Register 1 */
#define P22_LPCR1_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003F850u)
/** Alias (User Manual Name) for P22_LPCR1_LPSR */
#define P22_LPSR1 (P22_LPCR1_LPSR)

/** \brief C, Port 22 LVDS Pad Control Register 1 */
#define P22_LPCR1_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003F854u)
/** Alias (User Manual Name) for P22_LPCR1_LPCR */
#define P22_LPCR1 (P22_LPCR1_LPCR)

/** \brief 0, Pad Test Register */
#define P22_PADTST0_PADTST /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADTST_PADTST*)0xF003F888u)

/** \brief 0, Write access enable register A */
#define P22_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F890u)

/** \brief 4, Write access enable register B */
#define P22_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F894u)

/** \brief 8, Read access enable register A */
#define P22_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F898u)

/** \brief C, Read access enable register B */
#define P22_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F89Cu)

/** \brief 10, VM access enable register */
#define P22_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F8A0u)

/** \brief 14, PRS access enable register */
#define P22_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F8A4u)

/** \brief 1C, PROT Register Endinit */
#define P22_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F8ACu)

/** \brief 20, Write access enable register A */
#define P22_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F8B0u)

/** \brief 24, Write access enable register B */
#define P22_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F8B4u)

/** \brief 28, Read access enable register A */
#define P22_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F8B8u)

/** \brief 2C, Read access enable register B */
#define P22_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F8BCu)

/** \brief 30, VM access enable register */
#define P22_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F8C0u)

/** \brief 34, PRS access enable register */
#define P22_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F8C4u)

/** \brief 3C, PROT Register Endinit */
#define P22_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F8CCu)

/** \brief 40, Write access enable register A */
#define P22_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F8D0u)

/** \brief 44, Write access enable register B */
#define P22_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F8D4u)

/** \brief 48, Read access enable register A */
#define P22_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F8D8u)

/** \brief 4C, Read access enable register B */
#define P22_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F8DCu)

/** \brief 50, VM access enable register */
#define P22_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F8E0u)

/** \brief 54, PRS access enable register */
#define P22_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F8E4u)

/** \brief 5C, PROT Register Endinit */
#define P22_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F8ECu)

/** \brief 60, Write access enable register A */
#define P22_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F8F0u)

/** \brief 64, Write access enable register B */
#define P22_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F8F4u)

/** \brief 68, Read access enable register A */
#define P22_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F8F8u)

/** \brief 6C, Read access enable register B */
#define P22_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F8FCu)

/** \brief 70, VM access enable register */
#define P22_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F900u)

/** \brief 74, PRS access enable register */
#define P22_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F904u)

/** \brief 7C, PROT Register Endinit */
#define P22_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F90Cu)

/** \brief 80, Write access enable register A */
#define P22_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F910u)

/** \brief 84, Write access enable register B */
#define P22_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F914u)

/** \brief 88, Read access enable register A */
#define P22_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F918u)

/** \brief 8C, Read access enable register B */
#define P22_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F91Cu)

/** \brief 90, VM access enable register */
#define P22_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F920u)

/** \brief 94, PRS access enable register */
#define P22_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F924u)

/** \brief 9C, PROT Register Endinit */
#define P22_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F92Cu)

/** \brief A0, Write access enable register A */
#define P22_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F930u)

/** \brief A4, Write access enable register B */
#define P22_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F934u)

/** \brief A8, Read access enable register A */
#define P22_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F938u)

/** \brief AC, Read access enable register B */
#define P22_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F93Cu)

/** \brief B0, VM access enable register */
#define P22_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F940u)

/** \brief B4, PRS access enable register */
#define P22_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F944u)

/** \brief BC, PROT Register Endinit */
#define P22_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F94Cu)

/** \brief C0, Write access enable register A */
#define P22_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F950u)

/** \brief C4, Write access enable register B */
#define P22_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F954u)

/** \brief C8, Read access enable register A */
#define P22_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F958u)

/** \brief CC, Read access enable register B */
#define P22_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F95Cu)

/** \brief D0, VM access enable register */
#define P22_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F960u)

/** \brief D4, PRS access enable register */
#define P22_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F964u)

/** \brief DC, PROT Register Endinit */
#define P22_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F96Cu)

/** \brief E0, Write access enable register A */
#define P22_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F970u)

/** \brief E4, Write access enable register B */
#define P22_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F974u)

/** \brief E8, Read access enable register A */
#define P22_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F978u)

/** \brief EC, Read access enable register B */
#define P22_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F97Cu)

/** \brief F0, VM access enable register */
#define P22_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F980u)

/** \brief F4, PRS access enable register */
#define P22_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F984u)

/** \brief FC, PROT Register Endinit */
#define P22_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F98Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P22_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB00u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P22_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB04u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P22_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB08u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P22_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB0Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P22_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB10u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P22_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB14u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P22_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P22_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB1Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P22_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB20u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P22_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB24u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P22_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P22_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB2Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P22_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB30u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P22_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB34u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P22_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P22_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB3Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P22_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB40u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P22_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB44u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P22_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P22_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB4Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P22_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB50u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P22_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB54u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P22_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P22_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB5Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P22_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB60u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P22_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB64u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P22_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P22_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB6Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P22_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB70u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P22_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB74u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P22_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P22_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB7Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P22_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB80u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P22_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB84u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P22_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P22_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB8Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P22_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB90u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P22_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB94u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P22_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P22_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB9Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P22_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FBA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P22_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FBA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P22_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FBA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P22_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FBACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P22_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FBB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P22_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FBB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P22_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FBB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P22_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FBBCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P23
 * \{  */
/** \brief 0, Module Identification Register */
#define P23_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003FC00u)

/** \brief 4, Reset control register A */
#define P23_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF003FC04u)

/** \brief 8, Reset control register B */
#define P23_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF003FC08u)

/** \brief C, Reset status register */
#define P23_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF003FC0Cu)

/** \brief 10, Port Wake Enable Register */
#define P23_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003FC10u)

/** \brief 14, Port Wake Status Register */
#define P23_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003FC14u)

/** \brief 18, Port Wake Enable Status Register */
#define P23_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003FC18u)

/** \brief 1C, Port Wake Status Clear Register */
#define P23_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003FC1Cu)

/** \brief 20, Port Output Register */
#define P23_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003FC20u)

/** \brief 24, Port Input Register */
#define P23_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003FC24u)

/** \brief 28, Port HWSEL status Register */
#define P23_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003FC28u)

/** \brief 2C, Port 23 Pin Function Decision Control Register */
#define P23_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003FC2Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P23_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FC30u)

/** \brief 34, Selection Register for Module x Port Control */
#define P23_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003FC34u)

/** \brief 0, Port 23 Output Modification Register */
#define P23_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003FC3Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P23_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003FC40u)

/** \brief 8, Port Output Modification Set Register */
#define P23_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003FC44u)

/** \brief 0, Write access enable register A */
#define P23_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FC90u)

/** \brief 4, Write access enable register B */
#define P23_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FC94u)

/** \brief 8, Read access enable register A */
#define P23_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FC98u)

/** \brief C, Read access enable register B */
#define P23_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FC9Cu)

/** \brief 10, VM access enable register */
#define P23_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FCA0u)

/** \brief 14, PRS access enable register */
#define P23_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FCA4u)

/** \brief 1C, PROT Register Endinit */
#define P23_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FCACu)

/** \brief 20, Write access enable register A */
#define P23_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FCB0u)

/** \brief 24, Write access enable register B */
#define P23_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FCB4u)

/** \brief 28, Read access enable register A */
#define P23_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FCB8u)

/** \brief 2C, Read access enable register B */
#define P23_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FCBCu)

/** \brief 30, VM access enable register */
#define P23_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FCC0u)

/** \brief 34, PRS access enable register */
#define P23_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FCC4u)

/** \brief 3C, PROT Register Endinit */
#define P23_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FCCCu)

/** \brief 40, Write access enable register A */
#define P23_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FCD0u)

/** \brief 44, Write access enable register B */
#define P23_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FCD4u)

/** \brief 48, Read access enable register A */
#define P23_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FCD8u)

/** \brief 4C, Read access enable register B */
#define P23_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FCDCu)

/** \brief 50, VM access enable register */
#define P23_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FCE0u)

/** \brief 54, PRS access enable register */
#define P23_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FCE4u)

/** \brief 5C, PROT Register Endinit */
#define P23_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FCECu)

/** \brief 60, Write access enable register A */
#define P23_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FCF0u)

/** \brief 64, Write access enable register B */
#define P23_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FCF4u)

/** \brief 68, Read access enable register A */
#define P23_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FCF8u)

/** \brief 6C, Read access enable register B */
#define P23_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FCFCu)

/** \brief 70, VM access enable register */
#define P23_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FD00u)

/** \brief 74, PRS access enable register */
#define P23_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FD04u)

/** \brief 7C, PROT Register Endinit */
#define P23_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FD0Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P23_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF00u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P23_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF04u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P23_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF08u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P23_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF0Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P23_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF10u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P23_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF14u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P23_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P23_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF1Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P23_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF20u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P23_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF24u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P23_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P23_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF2Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P23_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF30u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P23_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF34u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P23_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P23_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF3Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P23_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF40u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P23_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF44u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P23_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P23_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF4Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P23_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF50u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P23_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF54u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P23_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P23_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF5Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P23_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF60u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P23_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF64u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P23_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P23_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF6Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P23_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF70u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P23_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF74u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P23_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P23_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF7Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P25
 * \{  */
/** \brief 0, Module Identification Register */
#define P25_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0040400u)

/** \brief 4, Reset control register A */
#define P25_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF0040404u)

/** \brief 8, Reset control register B */
#define P25_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF0040408u)

/** \brief C, Reset status register */
#define P25_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF004040Cu)

/** \brief 10, Port Wake Enable Register */
#define P25_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0040410u)

/** \brief 14, Port Wake Status Register */
#define P25_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0040414u)

/** \brief 18, Port Wake Enable Status Register */
#define P25_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0040418u)

/** \brief 1C, Port Wake Status Clear Register */
#define P25_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004041Cu)

/** \brief 20, Port Output Register */
#define P25_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0040420u)

/** \brief 24, Port Input Register */
#define P25_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0040424u)

/** \brief 28, Port HWSEL status Register */
#define P25_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0040428u)

/** \brief 2C, Port 25 Pin Function Decision Control Register */
#define P25_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004042Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P25_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0040430u)

/** \brief 34, Selection Register for Module x Port Control */
#define P25_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0040434u)

/** \brief 0, Port 25 Output Modification Register */
#define P25_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF004043Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P25_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF0040440u)

/** \brief 8, Port Output Modification Set Register */
#define P25_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0040444u)

/** \brief 0, Write access enable register A */
#define P25_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040490u)

/** \brief 4, Write access enable register B */
#define P25_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040494u)

/** \brief 8, Read access enable register A */
#define P25_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040498u)

/** \brief C, Read access enable register B */
#define P25_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004049Cu)

/** \brief 10, VM access enable register */
#define P25_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00404A0u)

/** \brief 14, PRS access enable register */
#define P25_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00404A4u)

/** \brief 1C, PROT Register Endinit */
#define P25_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00404ACu)

/** \brief 20, Write access enable register A */
#define P25_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00404B0u)

/** \brief 24, Write access enable register B */
#define P25_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00404B4u)

/** \brief 28, Read access enable register A */
#define P25_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00404B8u)

/** \brief 2C, Read access enable register B */
#define P25_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00404BCu)

/** \brief 30, VM access enable register */
#define P25_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00404C0u)

/** \brief 34, PRS access enable register */
#define P25_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00404C4u)

/** \brief 3C, PROT Register Endinit */
#define P25_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00404CCu)

/** \brief 40, Write access enable register A */
#define P25_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00404D0u)

/** \brief 44, Write access enable register B */
#define P25_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00404D4u)

/** \brief 48, Read access enable register A */
#define P25_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00404D8u)

/** \brief 4C, Read access enable register B */
#define P25_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00404DCu)

/** \brief 50, VM access enable register */
#define P25_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00404E0u)

/** \brief 54, PRS access enable register */
#define P25_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00404E4u)

/** \brief 5C, PROT Register Endinit */
#define P25_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00404ECu)

/** \brief 60, Write access enable register A */
#define P25_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00404F0u)

/** \brief 64, Write access enable register B */
#define P25_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00404F4u)

/** \brief 68, Read access enable register A */
#define P25_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00404F8u)

/** \brief 6C, Read access enable register B */
#define P25_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00404FCu)

/** \brief 70, VM access enable register */
#define P25_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040500u)

/** \brief 74, PRS access enable register */
#define P25_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040504u)

/** \brief 7C, PROT Register Endinit */
#define P25_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004050Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P25_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040700u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P25_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040704u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P25_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040708u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P25_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004070Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P25_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040710u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P25_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040714u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P25_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040718u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P25_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004071Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P30
 * \{  */
/** \brief 0, Module Identification Register */
#define P30_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0041800u)

/** \brief 4, Reset control register A */
#define P30_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF0041804u)

/** \brief 8, Reset control register B */
#define P30_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF0041808u)

/** \brief C, Reset status register */
#define P30_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF004180Cu)

/** \brief 10, Port Wake Enable Register */
#define P30_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0041810u)

/** \brief 14, Port Wake Status Register */
#define P30_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0041814u)

/** \brief 18, Port Wake Enable Status Register */
#define P30_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0041818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P30_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004181Cu)

/** \brief 20, Port Output Register */
#define P30_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0041820u)

/** \brief 24, Port Input Register */
#define P30_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0041824u)

/** \brief 28, Port HWSEL status Register */
#define P30_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0041828u)

/** \brief 2C, Port 30 Pin Function Decision Control Register */
#define P30_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004182Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P30_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041830u)

/** \brief 34, Selection Register for Module x Port Control */
#define P30_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0041834u)

/** \brief 38, Pad Bandgap Trim Register */
#define P30_BGTRIM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_BGTRIM*)0xF0041838u)

/** \brief 0, Port 30 Output Modification Register */
#define P30_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF004183Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P30_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF0041840u)

/** \brief 8, Port Output Modification Set Register */
#define P30_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0041844u)

/** \brief 0, Pad Test Register */
#define P30_PADTST0_PADTST /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADTST_PADTST*)0xF0041888u)

/** \brief 0, Write access enable register A */
#define P30_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041890u)

/** \brief 4, Write access enable register B */
#define P30_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041894u)

/** \brief 8, Read access enable register A */
#define P30_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041898u)

/** \brief C, Read access enable register B */
#define P30_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004189Cu)

/** \brief 10, VM access enable register */
#define P30_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00418A0u)

/** \brief 14, PRS access enable register */
#define P30_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00418A4u)

/** \brief 1C, PROT Register Endinit */
#define P30_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00418ACu)

/** \brief 20, Write access enable register A */
#define P30_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00418B0u)

/** \brief 24, Write access enable register B */
#define P30_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00418B4u)

/** \brief 28, Read access enable register A */
#define P30_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00418B8u)

/** \brief 2C, Read access enable register B */
#define P30_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00418BCu)

/** \brief 30, VM access enable register */
#define P30_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00418C0u)

/** \brief 34, PRS access enable register */
#define P30_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00418C4u)

/** \brief 3C, PROT Register Endinit */
#define P30_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00418CCu)

/** \brief 40, Write access enable register A */
#define P30_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00418D0u)

/** \brief 44, Write access enable register B */
#define P30_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00418D4u)

/** \brief 48, Read access enable register A */
#define P30_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00418D8u)

/** \brief 4C, Read access enable register B */
#define P30_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00418DCu)

/** \brief 50, VM access enable register */
#define P30_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00418E0u)

/** \brief 54, PRS access enable register */
#define P30_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00418E4u)

/** \brief 5C, PROT Register Endinit */
#define P30_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00418ECu)

/** \brief 60, Write access enable register A */
#define P30_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00418F0u)

/** \brief 64, Write access enable register B */
#define P30_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00418F4u)

/** \brief 68, Read access enable register A */
#define P30_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00418F8u)

/** \brief 6C, Read access enable register B */
#define P30_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00418FCu)

/** \brief 70, VM access enable register */
#define P30_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041900u)

/** \brief 74, PRS access enable register */
#define P30_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041904u)

/** \brief 7C, PROT Register Endinit */
#define P30_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004190Cu)

/** \brief 80, Write access enable register A */
#define P30_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041910u)

/** \brief 84, Write access enable register B */
#define P30_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041914u)

/** \brief 88, Read access enable register A */
#define P30_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041918u)

/** \brief 8C, Read access enable register B */
#define P30_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004191Cu)

/** \brief 90, VM access enable register */
#define P30_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041920u)

/** \brief 94, PRS access enable register */
#define P30_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041924u)

/** \brief 9C, PROT Register Endinit */
#define P30_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004192Cu)

/** \brief A0, Write access enable register A */
#define P30_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041930u)

/** \brief A4, Write access enable register B */
#define P30_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041934u)

/** \brief A8, Read access enable register A */
#define P30_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041938u)

/** \brief AC, Read access enable register B */
#define P30_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004193Cu)

/** \brief B0, VM access enable register */
#define P30_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041940u)

/** \brief B4, PRS access enable register */
#define P30_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041944u)

/** \brief BC, PROT Register Endinit */
#define P30_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004194Cu)

/** \brief C0, Write access enable register A */
#define P30_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041950u)

/** \brief C4, Write access enable register B */
#define P30_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041954u)

/** \brief C8, Read access enable register A */
#define P30_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041958u)

/** \brief CC, Read access enable register B */
#define P30_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004195Cu)

/** \brief D0, VM access enable register */
#define P30_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041960u)

/** \brief D4, PRS access enable register */
#define P30_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041964u)

/** \brief DC, PROT Register Endinit */
#define P30_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004196Cu)

/** \brief E0, Write access enable register A */
#define P30_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041970u)

/** \brief E4, Write access enable register B */
#define P30_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041974u)

/** \brief E8, Read access enable register A */
#define P30_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041978u)

/** \brief EC, Read access enable register B */
#define P30_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004197Cu)

/** \brief F0, VM access enable register */
#define P30_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041980u)

/** \brief F4, PRS access enable register */
#define P30_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041984u)

/** \brief FC, PROT Register Endinit */
#define P30_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004198Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P30_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B00u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P30_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B04u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P30_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B08u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P30_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B0Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P30_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B10u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P30_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B14u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P30_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P30_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B1Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P30_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B20u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P30_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B24u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P30_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P30_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B2Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P30_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B30u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P30_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B34u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P30_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P30_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B3Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P30_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B40u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P30_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B44u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P30_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P30_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B4Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P30_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B50u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P30_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B54u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P30_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P30_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B5Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P30_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B60u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P30_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B64u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P30_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P30_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B6Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P30_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B70u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P30_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B74u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P30_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P30_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B7Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P30_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B80u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P30_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B84u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P30_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P30_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B8Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P30_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B90u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P30_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B94u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P30_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P30_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B9Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P30_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041BA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P30_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041BA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P30_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041BA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P30_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041BACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P30_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041BB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P30_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041BB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P30_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041BB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P30_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041BBCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P30_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041BC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P30_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041BC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P30_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041BC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P30_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041BCCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P30_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041BD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P30_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041BD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P30_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041BD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P30_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041BDCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P30_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041BE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P30_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041BE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P30_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041BE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P30_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041BECu)

/** \brief F0, Port GPIO Control Register for pin 15 */
#define P30_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041BF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P30_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041BF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P30_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041BF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P30_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041BFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P31
 * \{  */
/** \brief 0, Module Identification Register */
#define P31_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0041C00u)

/** \brief 4, Reset control register A */
#define P31_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF0041C04u)

/** \brief 8, Reset control register B */
#define P31_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF0041C08u)

/** \brief C, Reset status register */
#define P31_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF0041C0Cu)

/** \brief 10, Port Wake Enable Register */
#define P31_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0041C10u)

/** \brief 14, Port Wake Status Register */
#define P31_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0041C14u)

/** \brief 18, Port Wake Enable Status Register */
#define P31_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0041C18u)

/** \brief 1C, Port Wake Status Clear Register */
#define P31_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF0041C1Cu)

/** \brief 20, Port Output Register */
#define P31_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0041C20u)

/** \brief 24, Port Input Register */
#define P31_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0041C24u)

/** \brief 28, Port HWSEL status Register */
#define P31_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0041C28u)

/** \brief 2C, Port 31 Pin Function Decision Control Register */
#define P31_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF0041C2Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P31_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041C30u)

/** \brief 34, Selection Register for Module x Port Control */
#define P31_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0041C34u)

/** \brief 0, Port 31 Output Modification Register */
#define P31_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF0041C3Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P31_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF0041C40u)

/** \brief 8, Port Output Modification Set Register */
#define P31_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0041C44u)

/** \brief 0, Write access enable register A */
#define P31_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041C90u)

/** \brief 4, Write access enable register B */
#define P31_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041C94u)

/** \brief 8, Read access enable register A */
#define P31_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041C98u)

/** \brief C, Read access enable register B */
#define P31_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041C9Cu)

/** \brief 10, VM access enable register */
#define P31_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041CA0u)

/** \brief 14, PRS access enable register */
#define P31_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041CA4u)

/** \brief 1C, PROT Register Endinit */
#define P31_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041CACu)

/** \brief 20, Write access enable register A */
#define P31_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041CB0u)

/** \brief 24, Write access enable register B */
#define P31_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041CB4u)

/** \brief 28, Read access enable register A */
#define P31_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041CB8u)

/** \brief 2C, Read access enable register B */
#define P31_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041CBCu)

/** \brief 30, VM access enable register */
#define P31_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041CC0u)

/** \brief 34, PRS access enable register */
#define P31_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041CC4u)

/** \brief 3C, PROT Register Endinit */
#define P31_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041CCCu)

/** \brief 40, Write access enable register A */
#define P31_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041CD0u)

/** \brief 44, Write access enable register B */
#define P31_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041CD4u)

/** \brief 48, Read access enable register A */
#define P31_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041CD8u)

/** \brief 4C, Read access enable register B */
#define P31_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041CDCu)

/** \brief 50, VM access enable register */
#define P31_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041CE0u)

/** \brief 54, PRS access enable register */
#define P31_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041CE4u)

/** \brief 5C, PROT Register Endinit */
#define P31_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041CECu)

/** \brief 60, Write access enable register A */
#define P31_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041CF0u)

/** \brief 64, Write access enable register B */
#define P31_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041CF4u)

/** \brief 68, Read access enable register A */
#define P31_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041CF8u)

/** \brief 6C, Read access enable register B */
#define P31_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041CFCu)

/** \brief 70, VM access enable register */
#define P31_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041D00u)

/** \brief 74, PRS access enable register */
#define P31_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041D04u)

/** \brief 7C, PROT Register Endinit */
#define P31_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041D0Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P31_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F00u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P31_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F04u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P31_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F08u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P31_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F0Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P31_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F10u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P31_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F14u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P31_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P31_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F1Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P31_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F20u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P31_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F24u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P31_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P31_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F2Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P31_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F30u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P31_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F34u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P31_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P31_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F3Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P31_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F40u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P31_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F44u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P31_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P31_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F4Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P31_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F50u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P31_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F54u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P31_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P31_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F5Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P31_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F60u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P31_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F64u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P31_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P31_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F6Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P31_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F70u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P31_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F74u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P31_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P31_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F7Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P32
 * \{  */
/** \brief 0, Module Identification Register */
#define P32_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0042000u)

/** \brief 4, Reset control register A */
#define P32_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF0042004u)

/** \brief 8, Reset control register B */
#define P32_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF0042008u)

/** \brief C, Reset status register */
#define P32_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF004200Cu)

/** \brief 10, Port Wake Enable Register */
#define P32_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0042010u)

/** \brief 14, Port Wake Status Register */
#define P32_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0042014u)

/** \brief 18, Port Wake Enable Status Register */
#define P32_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0042018u)

/** \brief 1C, Port Wake Status Clear Register */
#define P32_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004201Cu)

/** \brief 20, Port Output Register */
#define P32_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0042020u)

/** \brief 24, Port Input Register */
#define P32_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0042024u)

/** \brief 28, Port HWSEL status Register */
#define P32_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0042028u)

/** \brief 2C, Port 32 Pin Function Decision Control Register */
#define P32_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004202Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P32_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042030u)

/** \brief 34, Selection Register for Module x Port Control */
#define P32_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0042034u)

/** \brief 0, Port 32 Output Modification Register */
#define P32_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF004203Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P32_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF0042040u)

/** \brief 8, Port Output Modification Set Register */
#define P32_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0042044u)

/** \brief 0, Write access enable register A */
#define P32_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042090u)

/** \brief 4, Write access enable register B */
#define P32_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042094u)

/** \brief 8, Read access enable register A */
#define P32_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042098u)

/** \brief C, Read access enable register B */
#define P32_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004209Cu)

/** \brief 10, VM access enable register */
#define P32_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00420A0u)

/** \brief 14, PRS access enable register */
#define P32_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00420A4u)

/** \brief 1C, PROT Register Endinit */
#define P32_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00420ACu)

/** \brief 20, Write access enable register A */
#define P32_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00420B0u)

/** \brief 24, Write access enable register B */
#define P32_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00420B4u)

/** \brief 28, Read access enable register A */
#define P32_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00420B8u)

/** \brief 2C, Read access enable register B */
#define P32_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00420BCu)

/** \brief 30, VM access enable register */
#define P32_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00420C0u)

/** \brief 34, PRS access enable register */
#define P32_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00420C4u)

/** \brief 3C, PROT Register Endinit */
#define P32_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00420CCu)

/** \brief 40, Write access enable register A */
#define P32_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00420D0u)

/** \brief 44, Write access enable register B */
#define P32_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00420D4u)

/** \brief 48, Read access enable register A */
#define P32_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00420D8u)

/** \brief 4C, Read access enable register B */
#define P32_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00420DCu)

/** \brief 50, VM access enable register */
#define P32_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00420E0u)

/** \brief 54, PRS access enable register */
#define P32_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00420E4u)

/** \brief 5C, PROT Register Endinit */
#define P32_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00420ECu)

/** \brief 60, Write access enable register A */
#define P32_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00420F0u)

/** \brief 64, Write access enable register B */
#define P32_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00420F4u)

/** \brief 68, Read access enable register A */
#define P32_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00420F8u)

/** \brief 6C, Read access enable register B */
#define P32_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00420FCu)

/** \brief 70, VM access enable register */
#define P32_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042100u)

/** \brief 74, PRS access enable register */
#define P32_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042104u)

/** \brief 7C, PROT Register Endinit */
#define P32_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004210Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P32_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042300u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P32_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042304u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P32_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042308u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P32_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004230Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P32_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042310u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P32_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042314u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P32_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P32_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004231Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P32_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042320u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P32_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042324u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P32_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042328u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P32_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004232Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P32_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042330u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P32_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042334u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P32_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042338u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P32_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004233Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P32_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042340u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P32_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042344u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P32_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042348u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P32_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004234Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P32_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042350u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P32_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042354u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P32_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042358u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P32_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004235Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P32_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042360u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P32_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042364u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P32_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042368u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P32_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004236Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P32_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042370u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P32_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042374u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P32_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042378u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P32_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004237Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P33
 * \{  */
/** \brief 0, Module Identification Register */
#define P33_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0042400u)

/** \brief 4, Reset control register A */
#define P33_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF0042404u)

/** \brief 8, Reset control register B */
#define P33_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF0042408u)

/** \brief C, Reset status register */
#define P33_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF004240Cu)

/** \brief 10, Port Wake Enable Register */
#define P33_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0042410u)

/** \brief 14, Port Wake Status Register */
#define P33_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0042414u)

/** \brief 18, Port Wake Enable Status Register */
#define P33_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0042418u)

/** \brief 1C, Port Wake Status Clear Register */
#define P33_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004241Cu)

/** \brief 20, Port Output Register */
#define P33_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0042420u)

/** \brief 24, Port Input Register */
#define P33_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0042424u)

/** \brief 28, Port HWSEL status Register */
#define P33_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0042428u)

/** \brief 2C, Port 33 Pin Function Decision Control Register */
#define P33_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004242Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P33_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042430u)

/** \brief 34, Selection Register for Module x Port Control */
#define P33_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0042434u)

/** \brief 0, Port 33 Output Modification Register */
#define P33_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF004243Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P33_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF0042440u)

/** \brief 8, Port Output Modification Set Register */
#define P33_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0042444u)

/** \brief 0, Write access enable register A */
#define P33_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042490u)

/** \brief 4, Write access enable register B */
#define P33_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042494u)

/** \brief 8, Read access enable register A */
#define P33_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042498u)

/** \brief C, Read access enable register B */
#define P33_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004249Cu)

/** \brief 10, VM access enable register */
#define P33_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00424A0u)

/** \brief 14, PRS access enable register */
#define P33_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00424A4u)

/** \brief 1C, PROT Register Endinit */
#define P33_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00424ACu)

/** \brief 20, Write access enable register A */
#define P33_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00424B0u)

/** \brief 24, Write access enable register B */
#define P33_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00424B4u)

/** \brief 28, Read access enable register A */
#define P33_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00424B8u)

/** \brief 2C, Read access enable register B */
#define P33_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00424BCu)

/** \brief 30, VM access enable register */
#define P33_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00424C0u)

/** \brief 34, PRS access enable register */
#define P33_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00424C4u)

/** \brief 3C, PROT Register Endinit */
#define P33_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00424CCu)

/** \brief 40, Write access enable register A */
#define P33_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00424D0u)

/** \brief 44, Write access enable register B */
#define P33_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00424D4u)

/** \brief 48, Read access enable register A */
#define P33_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00424D8u)

/** \brief 4C, Read access enable register B */
#define P33_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00424DCu)

/** \brief 50, VM access enable register */
#define P33_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00424E0u)

/** \brief 54, PRS access enable register */
#define P33_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00424E4u)

/** \brief 5C, PROT Register Endinit */
#define P33_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00424ECu)

/** \brief 60, Write access enable register A */
#define P33_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00424F0u)

/** \brief 64, Write access enable register B */
#define P33_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00424F4u)

/** \brief 68, Read access enable register A */
#define P33_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00424F8u)

/** \brief 6C, Read access enable register B */
#define P33_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00424FCu)

/** \brief 70, VM access enable register */
#define P33_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042500u)

/** \brief 74, PRS access enable register */
#define P33_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042504u)

/** \brief 7C, PROT Register Endinit */
#define P33_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004250Cu)

/** \brief 80, Write access enable register A */
#define P33_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042510u)

/** \brief 84, Write access enable register B */
#define P33_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042514u)

/** \brief 88, Read access enable register A */
#define P33_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042518u)

/** \brief 8C, Read access enable register B */
#define P33_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004251Cu)

/** \brief 90, VM access enable register */
#define P33_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042520u)

/** \brief 94, PRS access enable register */
#define P33_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042524u)

/** \brief 9C, PROT Register Endinit */
#define P33_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004252Cu)

/** \brief A0, Write access enable register A */
#define P33_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042530u)

/** \brief A4, Write access enable register B */
#define P33_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042534u)

/** \brief A8, Read access enable register A */
#define P33_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042538u)

/** \brief AC, Read access enable register B */
#define P33_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004253Cu)

/** \brief B0, VM access enable register */
#define P33_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042540u)

/** \brief B4, PRS access enable register */
#define P33_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042544u)

/** \brief BC, PROT Register Endinit */
#define P33_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004254Cu)

/** \brief C0, Write access enable register A */
#define P33_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042550u)

/** \brief C4, Write access enable register B */
#define P33_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042554u)

/** \brief C8, Read access enable register A */
#define P33_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042558u)

/** \brief CC, Read access enable register B */
#define P33_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004255Cu)

/** \brief D0, VM access enable register */
#define P33_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042560u)

/** \brief D4, PRS access enable register */
#define P33_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042564u)

/** \brief DC, PROT Register Endinit */
#define P33_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004256Cu)

/** \brief E0, Write access enable register A */
#define P33_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042570u)

/** \brief E4, Write access enable register B */
#define P33_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042574u)

/** \brief E8, Read access enable register A */
#define P33_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042578u)

/** \brief EC, Read access enable register B */
#define P33_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004257Cu)

/** \brief F0, VM access enable register */
#define P33_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042580u)

/** \brief F4, PRS access enable register */
#define P33_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042584u)

/** \brief FC, PROT Register Endinit */
#define P33_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004258Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P33_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042700u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P33_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042704u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P33_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042708u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P33_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004270Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P33_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042710u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P33_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042714u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P33_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042718u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P33_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004271Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P33_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042720u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P33_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042724u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P33_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042728u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P33_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004272Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P33_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042730u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P33_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042734u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P33_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042738u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P33_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004273Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P33_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042740u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P33_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042744u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P33_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042748u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P33_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004274Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P33_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042750u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P33_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042754u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P33_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042758u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P33_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004275Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P33_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042760u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P33_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042764u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P33_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042768u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P33_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004276Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P33_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042770u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P33_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042774u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P33_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042778u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P33_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004277Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P33_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042780u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P33_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042784u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P33_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042788u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P33_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004278Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P33_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042790u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P33_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042794u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P33_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042798u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P33_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004279Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P33_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00427A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P33_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00427A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P33_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00427A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P33_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00427ACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P33_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00427B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P33_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00427B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P33_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00427B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P33_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00427BCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P33_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00427C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P33_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00427C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P33_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00427C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P33_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00427CCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P33_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00427D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P33_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00427D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P33_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00427D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P33_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00427DCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P33_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00427E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P33_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00427E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P33_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00427E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P33_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00427ECu)

/** \brief F0, Port GPIO Control Register for pin 15 */
#define P33_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00427F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P33_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00427F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P33_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00427F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P33_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00427FCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P34
 * \{  */
/** \brief 0, Module Identification Register */
#define P34_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0042800u)

/** \brief 4, Reset control register A */
#define P34_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF0042804u)

/** \brief 8, Reset control register B */
#define P34_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF0042808u)

/** \brief C, Reset status register */
#define P34_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF004280Cu)

/** \brief 10, Port Wake Enable Register */
#define P34_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0042810u)

/** \brief 14, Port Wake Status Register */
#define P34_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0042814u)

/** \brief 18, Port Wake Enable Status Register */
#define P34_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0042818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P34_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004281Cu)

/** \brief 20, Port Output Register */
#define P34_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0042820u)

/** \brief 24, Port Input Register */
#define P34_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0042824u)

/** \brief 28, Port HWSEL status Register */
#define P34_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0042828u)

/** \brief 2C, Port 34 Pin Function Decision Control Register */
#define P34_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004282Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P34_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042830u)

/** \brief 34, Selection Register for Module x Port Control */
#define P34_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0042834u)

/** \brief 0, Port 34 Output Modification Register */
#define P34_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF004283Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P34_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF0042840u)

/** \brief 8, Port Output Modification Set Register */
#define P34_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0042844u)

/** \brief 0, Write access enable register A */
#define P34_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042890u)

/** \brief 4, Write access enable register B */
#define P34_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042894u)

/** \brief 8, Read access enable register A */
#define P34_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042898u)

/** \brief C, Read access enable register B */
#define P34_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004289Cu)

/** \brief 10, VM access enable register */
#define P34_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00428A0u)

/** \brief 14, PRS access enable register */
#define P34_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00428A4u)

/** \brief 1C, PROT Register Endinit */
#define P34_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00428ACu)

/** \brief 20, Write access enable register A */
#define P34_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00428B0u)

/** \brief 24, Write access enable register B */
#define P34_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00428B4u)

/** \brief 28, Read access enable register A */
#define P34_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00428B8u)

/** \brief 2C, Read access enable register B */
#define P34_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00428BCu)

/** \brief 30, VM access enable register */
#define P34_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00428C0u)

/** \brief 34, PRS access enable register */
#define P34_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00428C4u)

/** \brief 3C, PROT Register Endinit */
#define P34_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00428CCu)

/** \brief 40, Write access enable register A */
#define P34_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00428D0u)

/** \brief 44, Write access enable register B */
#define P34_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00428D4u)

/** \brief 48, Read access enable register A */
#define P34_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00428D8u)

/** \brief 4C, Read access enable register B */
#define P34_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00428DCu)

/** \brief 50, VM access enable register */
#define P34_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00428E0u)

/** \brief 54, PRS access enable register */
#define P34_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00428E4u)

/** \brief 5C, PROT Register Endinit */
#define P34_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00428ECu)

/** \brief 60, Write access enable register A */
#define P34_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00428F0u)

/** \brief 64, Write access enable register B */
#define P34_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00428F4u)

/** \brief 68, Read access enable register A */
#define P34_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00428F8u)

/** \brief 6C, Read access enable register B */
#define P34_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00428FCu)

/** \brief 70, VM access enable register */
#define P34_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042900u)

/** \brief 74, PRS access enable register */
#define P34_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042904u)

/** \brief 7C, PROT Register Endinit */
#define P34_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004290Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P34_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042B00u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P34_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042B04u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P34_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042B08u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P34_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042B0Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P34_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042B10u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P34_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042B14u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P34_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042B18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P34_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042B1Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P34_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042B20u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P34_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042B24u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P34_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042B28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P34_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042B2Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P34_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042B30u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P34_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042B34u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P34_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042B38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P34_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042B3Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P34_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042B40u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P34_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042B44u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P34_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042B48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P34_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042B4Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P34_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042B50u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P34_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042B54u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P34_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042B58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P34_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042B5Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P35
 * \{  */
/** \brief 0, Module Identification Register */
#define P35_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0042C00u)

/** \brief 4, Reset control register A */
#define P35_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF0042C04u)

/** \brief 8, Reset control register B */
#define P35_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF0042C08u)

/** \brief C, Reset status register */
#define P35_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF0042C0Cu)

/** \brief 10, Port Wake Enable Register */
#define P35_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0042C10u)

/** \brief 14, Port Wake Status Register */
#define P35_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0042C14u)

/** \brief 18, Port Wake Enable Status Register */
#define P35_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0042C18u)

/** \brief 1C, Port Wake Status Clear Register */
#define P35_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF0042C1Cu)

/** \brief 20, Port Output Register */
#define P35_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0042C20u)

/** \brief 24, Port Input Register */
#define P35_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0042C24u)

/** \brief 28, Port HWSEL status Register */
#define P35_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0042C28u)

/** \brief 2C, Port 35 Pin Function Decision Control Register */
#define P35_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF0042C2Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P35_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042C30u)

/** \brief 34, Selection Register for Module x Port Control */
#define P35_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0042C34u)

/** \brief 0, Port 35 Output Modification Register */
#define P35_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF0042C3Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P35_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF0042C40u)

/** \brief 8, Port Output Modification Set Register */
#define P35_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0042C44u)

/** \brief 0, Write access enable register A */
#define P35_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042C90u)

/** \brief 4, Write access enable register B */
#define P35_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042C94u)

/** \brief 8, Read access enable register A */
#define P35_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042C98u)

/** \brief C, Read access enable register B */
#define P35_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0042C9Cu)

/** \brief 10, VM access enable register */
#define P35_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042CA0u)

/** \brief 14, PRS access enable register */
#define P35_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042CA4u)

/** \brief 1C, PROT Register Endinit */
#define P35_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042CACu)

/** \brief 20, Write access enable register A */
#define P35_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042CB0u)

/** \brief 24, Write access enable register B */
#define P35_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042CB4u)

/** \brief 28, Read access enable register A */
#define P35_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042CB8u)

/** \brief 2C, Read access enable register B */
#define P35_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0042CBCu)

/** \brief 30, VM access enable register */
#define P35_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042CC0u)

/** \brief 34, PRS access enable register */
#define P35_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042CC4u)

/** \brief 3C, PROT Register Endinit */
#define P35_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042CCCu)

/** \brief 40, Write access enable register A */
#define P35_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042CD0u)

/** \brief 44, Write access enable register B */
#define P35_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042CD4u)

/** \brief 48, Read access enable register A */
#define P35_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042CD8u)

/** \brief 4C, Read access enable register B */
#define P35_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0042CDCu)

/** \brief 50, VM access enable register */
#define P35_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042CE0u)

/** \brief 54, PRS access enable register */
#define P35_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042CE4u)

/** \brief 5C, PROT Register Endinit */
#define P35_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042CECu)

/** \brief 60, Write access enable register A */
#define P35_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042CF0u)

/** \brief 64, Write access enable register B */
#define P35_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042CF4u)

/** \brief 68, Read access enable register A */
#define P35_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042CF8u)

/** \brief 6C, Read access enable register B */
#define P35_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0042CFCu)

/** \brief 70, VM access enable register */
#define P35_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042D00u)

/** \brief 74, PRS access enable register */
#define P35_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042D04u)

/** \brief 7C, PROT Register Endinit */
#define P35_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042D0Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P35_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042F00u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P35_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042F04u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P35_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042F08u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P35_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042F0Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P35_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042F10u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P35_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042F14u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P35_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042F18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P35_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042F1Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P35_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042F20u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P35_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042F24u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P35_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042F28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P35_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042F2Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P35_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042F30u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P35_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042F34u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P35_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042F38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P35_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042F3Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P35_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042F40u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P35_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042F44u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P35_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042F48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P35_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042F4Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P35_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042F50u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P35_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042F54u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P35_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042F58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P35_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042F5Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P40
 * \{  */
/** \brief 0, Module Identification Register */
#define P40_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0044000u)

/** \brief 4, Reset control register A */
#define P40_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLA*)0xF0044004u)

/** \brief 8, Reset control register B */
#define P40_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_CTRLB*)0xF0044008u)

/** \brief C, Reset status register */
#define P40_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_RST_STAT*)0xF004400Cu)

/** \brief 20, Port Output Register */
#define P40_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0044020u)

/** \brief 24, Port Input Register */
#define P40_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0044024u)

/** \brief 28, Port HWSEL status Register */
#define P40_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0044028u)

/** \brief 2C, Port 40 Pin Function Decision Control Register */
#define P40_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004402Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P40_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0044030u)

/** \brief 34, Selection Register for Module x Port Control */
#define P40_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0044034u)

/** \brief 0, Port 40 Output Modification Register */
#define P40_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF004403Cu)

/** \brief 4, Port Output Modification Clear Register */
#define P40_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF0044040u)

/** \brief 8, Port Output Modification Set Register */
#define P40_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0044044u)

/** \brief 0, Write access enable register A */
#define P40_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044090u)

/** \brief 4, Write access enable register B */
#define P40_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044094u)

/** \brief 8, Read access enable register A */
#define P40_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044098u)

/** \brief C, Read access enable register B */
#define P40_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004409Cu)

/** \brief 10, VM access enable register */
#define P40_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00440A0u)

/** \brief 14, PRS access enable register */
#define P40_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00440A4u)

/** \brief 1C, PROT Register Endinit */
#define P40_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00440ACu)

/** \brief 20, Write access enable register A */
#define P40_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00440B0u)

/** \brief 24, Write access enable register B */
#define P40_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00440B4u)

/** \brief 28, Read access enable register A */
#define P40_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00440B8u)

/** \brief 2C, Read access enable register B */
#define P40_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00440BCu)

/** \brief 30, VM access enable register */
#define P40_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00440C0u)

/** \brief 34, PRS access enable register */
#define P40_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00440C4u)

/** \brief 3C, PROT Register Endinit */
#define P40_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00440CCu)

/** \brief 40, Write access enable register A */
#define P40_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00440D0u)

/** \brief 44, Write access enable register B */
#define P40_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00440D4u)

/** \brief 48, Read access enable register A */
#define P40_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00440D8u)

/** \brief 4C, Read access enable register B */
#define P40_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00440DCu)

/** \brief 50, VM access enable register */
#define P40_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00440E0u)

/** \brief 54, PRS access enable register */
#define P40_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00440E4u)

/** \brief 5C, PROT Register Endinit */
#define P40_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00440ECu)

/** \brief 60, Write access enable register A */
#define P40_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00440F0u)

/** \brief 64, Write access enable register B */
#define P40_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00440F4u)

/** \brief 68, Read access enable register A */
#define P40_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00440F8u)

/** \brief 6C, Read access enable register B */
#define P40_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00440FCu)

/** \brief 70, VM access enable register */
#define P40_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044100u)

/** \brief 74, PRS access enable register */
#define P40_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044104u)

/** \brief 7C, PROT Register Endinit */
#define P40_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004410Cu)

/** \brief 80, Write access enable register A */
#define P40_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044110u)

/** \brief 84, Write access enable register B */
#define P40_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044114u)

/** \brief 88, Read access enable register A */
#define P40_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044118u)

/** \brief 8C, Read access enable register B */
#define P40_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004411Cu)

/** \brief 90, VM access enable register */
#define P40_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044120u)

/** \brief 94, PRS access enable register */
#define P40_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044124u)

/** \brief 9C, PROT Register Endinit */
#define P40_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004412Cu)

/** \brief A0, Write access enable register A */
#define P40_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044130u)

/** \brief A4, Write access enable register B */
#define P40_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044134u)

/** \brief A8, Read access enable register A */
#define P40_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044138u)

/** \brief AC, Read access enable register B */
#define P40_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004413Cu)

/** \brief B0, VM access enable register */
#define P40_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044140u)

/** \brief B4, PRS access enable register */
#define P40_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044144u)

/** \brief BC, PROT Register Endinit */
#define P40_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004414Cu)

/** \brief C0, Write access enable register A */
#define P40_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044150u)

/** \brief C4, Write access enable register B */
#define P40_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044154u)

/** \brief C8, Read access enable register A */
#define P40_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044158u)

/** \brief CC, Read access enable register B */
#define P40_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004415Cu)

/** \brief D0, VM access enable register */
#define P40_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044160u)

/** \brief D4, PRS access enable register */
#define P40_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044164u)

/** \brief DC, PROT Register Endinit */
#define P40_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004416Cu)

/** \brief E0, Write access enable register A */
#define P40_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044170u)

/** \brief E4, Write access enable register B */
#define P40_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044174u)

/** \brief E8, Read access enable register A */
#define P40_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044178u)

/** \brief EC, Read access enable register B */
#define P40_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004417Cu)

/** \brief F0, VM access enable register */
#define P40_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044180u)

/** \brief F4, PRS access enable register */
#define P40_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044184u)

/** \brief FC, PROT Register Endinit */
#define P40_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004418Cu)

/** \brief 0, Port GPIO Control Register for pin 0 */
#define P40_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044300u)

/** \brief 4, Port Pad configuration Control Register for pad0 */
#define P40_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044304u)

/** \brief 8, Port Pad Access Control Register for pad0 */
#define P40_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044308u)

/** \brief C, Port Pad Safety and Security Control Register for pad0 */
#define P40_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004430Cu)

/** \brief 10, Port GPIO Control Register for pin 1 */
#define P40_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044310u)

/** \brief 14, Port Pad configuration Control Register for pad1 */
#define P40_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044314u)

/** \brief 18, Port Pad Access Control Register for pad1 */
#define P40_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad1 */
#define P40_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004431Cu)

/** \brief 20, Port GPIO Control Register for pin 2 */
#define P40_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044320u)

/** \brief 24, Port Pad configuration Control Register for pad2 */
#define P40_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044324u)

/** \brief 28, Port Pad Access Control Register for pad2 */
#define P40_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044328u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad2 */
#define P40_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004432Cu)

/** \brief 30, Port GPIO Control Register for pin 3 */
#define P40_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044330u)

/** \brief 34, Port Pad configuration Control Register for pad3 */
#define P40_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044334u)

/** \brief 38, Port Pad Access Control Register for pad3 */
#define P40_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044338u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad3 */
#define P40_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004433Cu)

/** \brief 40, Port GPIO Control Register for pin 4 */
#define P40_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044340u)

/** \brief 44, Port Pad configuration Control Register for pad4 */
#define P40_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044344u)

/** \brief 48, Port Pad Access Control Register for pad4 */
#define P40_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044348u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad4 */
#define P40_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004434Cu)

/** \brief 50, Port GPIO Control Register for pin 5 */
#define P40_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044350u)

/** \brief 54, Port Pad configuration Control Register for pad5 */
#define P40_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044354u)

/** \brief 58, Port Pad Access Control Register for pad5 */
#define P40_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044358u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad5 */
#define P40_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004435Cu)

/** \brief 60, Port GPIO Control Register for pin 6 */
#define P40_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044360u)

/** \brief 64, Port Pad configuration Control Register for pad6 */
#define P40_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044364u)

/** \brief 68, Port Pad Access Control Register for pad6 */
#define P40_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044368u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad6 */
#define P40_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004436Cu)

/** \brief 70, Port GPIO Control Register for pin 7 */
#define P40_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044370u)

/** \brief 74, Port Pad configuration Control Register for pad7 */
#define P40_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044374u)

/** \brief 78, Port Pad Access Control Register for pad7 */
#define P40_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044378u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad7 */
#define P40_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004437Cu)

/** \brief 80, Port GPIO Control Register for pin 8 */
#define P40_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044380u)

/** \brief 84, Port Pad configuration Control Register for pad8 */
#define P40_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044384u)

/** \brief 88, Port Pad Access Control Register for pad8 */
#define P40_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044388u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad8 */
#define P40_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004438Cu)

/** \brief 90, Port GPIO Control Register for pin 9 */
#define P40_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044390u)

/** \brief 94, Port Pad configuration Control Register for pad9 */
#define P40_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044394u)

/** \brief 98, Port Pad Access Control Register for pad9 */
#define P40_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044398u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad9 */
#define P40_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004439Cu)

/** \brief A0, Port GPIO Control Register for pin 10 */
#define P40_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00443A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P40_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00443A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P40_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00443A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P40_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00443ACu)

/** \brief B0, Port GPIO Control Register for pin 11 */
#define P40_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00443B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P40_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00443B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P40_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00443B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P40_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00443BCu)

/** \brief C0, Port GPIO Control Register for pin 12 */
#define P40_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00443C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P40_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00443C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P40_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00443C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P40_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00443CCu)

/** \brief D0, Port GPIO Control Register for pin 13 */
#define P40_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00443D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P40_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00443D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P40_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00443D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P40_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00443DCu)

/** \brief E0, Port GPIO Control Register for pin 14 */
#define P40_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00443E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P40_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00443E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P40_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00443E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P40_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00443ECu)

/** \brief F0, Port GPIO Control Register for pin 15 */
#define P40_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00443F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P40_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00443F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P40_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00443F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P40_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00443FCu)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXPORT_REG_H */
