
---------- Begin Simulation Statistics ----------
final_tick                                   70010000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39845                       # Simulator instruction rate (inst/s)
host_mem_usage                                4362976                       # Number of bytes of host memory used
host_op_rate                                    87308                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.55                       # Real time elapsed on the host
host_tick_rate                              126739216                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       22005                       # Number of instructions simulated
sim_ops                                         48226                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000070                       # Number of seconds simulated
sim_ticks                                    70010000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6251                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               887                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              5759                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2653                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6251                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3598                       # Number of indirect misses.
system.cpu.branchPred.lookups                    6771                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     331                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          817                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     21860                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    14768                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1089                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3628                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1583                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18610                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22005                       # Number of instructions committed
system.cpu.commit.committedOps                  48226                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        75592                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.637978                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.677292                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        61832     81.80%     81.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3922      5.19%     86.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1348      1.78%     88.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3013      3.99%     92.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1670      2.21%     94.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          224      0.30%     95.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1895      2.51%     97.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          105      0.14%     97.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1583      2.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        75592                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1985                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  156                       # Number of function calls committed.
system.cpu.commit.int_insts                     46640                       # Number of committed integer instructions.
system.cpu.commit.loads                          7632                       # Number of loads committed
system.cpu.commit.membars                           5                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          107      0.22%      0.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            33828     70.14%     70.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.01%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.06%     70.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             12      0.02%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.78%     71.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              76      0.16%     71.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             116      0.24%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            232      0.48%     72.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.39%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7574     15.71%     88.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           5216     10.82%     99.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           58      0.12%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          413      0.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             48226                       # Class of committed instruction
system.cpu.commit.refs                          13261                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22005                       # Number of Instructions Simulated
system.cpu.committedOps                         48226                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.363145                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.363145                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 29218                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  71392                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    37180                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     10605                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1097                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   988                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9115                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            70                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        6292                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            22                       # TLB misses on write requests
system.cpu.fetch.Branches                        6771                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6997                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         35703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   642                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          34826                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  218                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1308                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2194                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.048357                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              40750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2984                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.248720                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              79088                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.941938                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.370463                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    66617     84.23%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      309      0.39%     84.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1411      1.78%     86.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1303      1.65%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      308      0.39%     88.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1270      1.61%     90.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1410      1.78%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      266      0.34%     92.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     6194      7.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                79088                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3896                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1541                       # number of floating regfile writes
system.cpu.idleCycles                           60933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1272                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4598                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.432992                       # Inst execution rate
system.cpu.iew.exec_refs                        15502                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       6291                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2848                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9848                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 46                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                62                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 7024                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               66836                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9211                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1321                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 60628                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7459                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1097                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7544                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            22                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6298                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2216                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1395                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1227                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             45                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     57959                       # num instructions consuming a value
system.cpu.iew.wb_count                         59467                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.760641                       # average fanout of values written-back
system.cpu.iew.wb_producers                     44086                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.424701                       # insts written-back per cycle
system.cpu.iew.wb_sent                          59857                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    81458                       # number of integer regfile reads
system.cpu.int_regfile_writes                   46905                       # number of integer regfile writes
system.cpu.ipc                               0.157155                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.157155                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               506      0.82%      0.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 44528     71.88%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.01%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    38      0.06%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  13      0.02%     72.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.61%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   84      0.14%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  116      0.19%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 232      0.37%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.30%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9369     15.12%     89.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5978      9.65%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              82      0.13%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            431      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  61949                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2069                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                4115                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2016                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2147                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         375                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006053                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     319     85.07%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      2.40%     87.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.27%     87.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.27%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     88.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     25      6.67%     94.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     8      2.13%     96.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.53%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               10      2.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  59749                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             199374                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        57451                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             83308                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      66731                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     61949                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 105                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               128                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             87                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        23630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         79088                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.783292                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.615173                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               59923     75.77%     75.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3801      4.81%     80.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3472      4.39%     84.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3108      3.93%     88.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4880      6.17%     95.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1955      2.47%     97.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1299      1.64%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 409      0.52%     99.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 241      0.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           79088                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.442426                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        7221                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           272                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              3417                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               76                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9848                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                7024                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   28627                       # number of misc regfile reads
system.cpu.numCycles                           140021                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   12117                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 51356                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    119                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    37633                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    74                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                163956                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  69541                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               74022                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     11091                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  14034                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1097                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 14361                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    22666                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              3970                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            97403                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2789                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 46                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4237                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             44                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       140845                       # The number of ROB reads
system.cpu.rob.rob_writes                      137204                       # The number of ROB writes
system.cpu.timesIdled                             714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4081                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     70010000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1533                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          594                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1023                       # Transaction distribution
system.membus.trans_dist::CleanEvict              406                       # Transaction distribution
system.membus.trans_dist::ReadExReq               523                       # Transaction distribution
system.membus.trans_dist::ReadExResp              523                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1040                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           494                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         3035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       131968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       131968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       103104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  235072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2058                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000486                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022043                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2057     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2058                       # Request fanout histogram
system.membus.reqLayer2.occupancy            10687500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              15.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5456999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5323499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     70010000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          66496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          65088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             131584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        66496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          594                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                594                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         949807170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         929695758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1879502928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    949807170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        949807170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      543008142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            543008142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      543008142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        949807170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        929695758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2422511070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000028490250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           74                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           74                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4249                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1123                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1617                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1617                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    556                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   398                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              130                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32215750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                60359500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21462.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40212.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1124                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1082                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1617                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.071130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   215.048504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.682059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          137     28.66%     28.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          123     25.73%     54.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           59     12.34%     66.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           30      6.28%     73.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      3.97%     76.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      3.97%     80.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      2.93%     83.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.46%     85.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           70     14.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          478                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           74                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.216216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.492482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.621653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15             9     12.16%     12.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            32     43.24%     55.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            23     31.08%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             7      9.46%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             2      2.70%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      1.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            74                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           74                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.175676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.163382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.669453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               68     91.89%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.70%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      2.70%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.35%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            74                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  96064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   35584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   76608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  131648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               103488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1372.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1094.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1880.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1478.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      70005000                       # Total gap between requests
system.mem_ctrls.avgGap                      19054.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        41408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        76608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 780688473.075274944305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 591458363.090986967087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1094243679.474360704422                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1617                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33362000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26997500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1725915750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32078.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26546.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1067356.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1635060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               842490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5947620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3288600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         31410990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           432480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           48474360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        692.391944                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       868500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     67061500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1877820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               971520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4769520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2959740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         31124850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           673440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           47294010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        675.532210                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1372250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     66557750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        70010000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     70010000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5738                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5738                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5738                       # number of overall hits
system.cpu.icache.overall_hits::total            5738                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1259                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1259                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1259                       # number of overall misses
system.cpu.icache.overall_misses::total          1259                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     79082000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79082000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     79082000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79082000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6997                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6997                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.179934                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.179934                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.179934                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.179934                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62813.343924                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62813.343924                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62813.343924                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62813.343924                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          353                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   117.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1023                       # number of writebacks
system.cpu.icache.writebacks::total              1023                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          219                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          219                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          219                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          219                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1040                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1040                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1040                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1040                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65965000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65965000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65965000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65965000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.148635                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.148635                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.148635                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.148635                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63427.884615                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63427.884615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63427.884615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63427.884615                       # average overall mshr miss latency
system.cpu.icache.replacements                   1023                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5738                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5738                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1259                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1259                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     79082000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79082000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.179934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.179934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62813.343924                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62813.343924                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          219                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          219                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65965000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65965000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.148635                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.148635                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63427.884615                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63427.884615                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     70010000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.833967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6777                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1039                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.522618                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.833967                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8036                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8036                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     70010000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     70010000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     70010000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     70010000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     70010000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     70010000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     70010000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         6917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         6917                       # number of overall hits
system.cpu.dcache.overall_hits::total            6917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1455                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1455                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1455                       # number of overall misses
system.cpu.dcache.overall_misses::total          1455                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     82564999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     82564999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     82564999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     82564999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         8372                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         8372                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         8372                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         8372                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.173794                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.173794                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.173794                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.173794                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56745.703780                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56745.703780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56745.703780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56745.703780                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1582                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.551724                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          594                       # number of writebacks
system.cpu.dcache.writebacks::total               594                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          438                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          438                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          438                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          438                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1017                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     56944499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     56944499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     56944499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     56944499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121476                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121476                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121476                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121476                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55992.624385                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55992.624385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55992.624385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55992.624385                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1000                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     58846000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     58846000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.339409                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.339409                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63207.303974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63207.303974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33818500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33818500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.180095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.180095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68458.502024                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68458.502024                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23718999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23718999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.093089                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.093089                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45265.265267                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45265.265267                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          523                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          523                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23125999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23125999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.092912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.092912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44217.971319                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44217.971319                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_miss_latency::.cpu.data        12000                       # number of CleanInvalidReq miss cycles
system.cpu.dcache.CleanInvalidReq_miss_latency::total        12000                       # number of CleanInvalidReq miss cycles
system.cpu.dcache.CleanInvalidReq_avg_miss_latency::.cpu.data          inf                       # average CleanInvalidReq miss latency
system.cpu.dcache.CleanInvalidReq_avg_miss_latency::total          inf                       # average CleanInvalidReq miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data            1                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total            1                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data        11000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total        11000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data        11000                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total        11000                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     70010000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.687573                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7935                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1017                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.802360                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.687573                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980473                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980473                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              9390                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             9390                       # Number of data accesses

---------- End Simulation Statistics   ----------
