ENTITY Test IS PORT(
	k, d, l, c: IN STD_LOGIC;
	b: OUT STD_LOGIC
);
END Test;

architecture arch OF Test IS
BEGIN
b <= (k and d) or (l and c) nor (l xor k) nand (c nor d);
END arch;
	