Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 23 16:59:25 2022
| Host         : Hirva running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file image_top_bram_control_sets_placed.rpt
| Design       : image_top_bram
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           33 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              65 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              94 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | completed_i_1_n_0                 |                                              |                1 |              1 |
|  clk_IBUF_BUFG | i_RST_L                           |                                              |                1 |              2 |
|  clk_IBUF_BUFG |                                   | transmit/FSM_sequential_r_SM_Main[1]_i_2_n_0 |                1 |              3 |
|  clk_IBUF_BUFG | i_pixel_data[39]_i_1_n_0          |                                              |                3 |              4 |
|  clk_IBUF_BUFG | i_pixel_data[47]_i_1_n_0          |                                              |                1 |              4 |
|  clk_IBUF_BUFG | i_pixel_data[63]_i_1_n_0          |                                              |                1 |              4 |
|  clk_IBUF_BUFG | i_pixel_data[7]_i_1_n_0           |                                              |                1 |              4 |
|  clk_IBUF_BUFG | i_pixel_data[55]_i_1_n_0          |                                              |                1 |              4 |
|  clk_IBUF_BUFG | i_pixel_data[71]_i_1_n_0          |                                              |                1 |              4 |
|  clk_IBUF_BUFG | i_pixel_data[23]_i_1_n_0          |                                              |                1 |              4 |
|  clk_IBUF_BUFG | i_pixel_data[31]_i_1_n_0          |                                              |                1 |              5 |
|  clk_IBUF_BUFG | i_pixel_data[15]_i_1_n_0          |                                              |                1 |              5 |
|  clk_IBUF_BUFG | i_pixel_data_valid_reg_n_0        |                                              |                2 |              8 |
|  clk_IBUF_BUFG | transmit/r_TX_Data[7]_i_1_n_0     |                                              |                2 |              8 |
|  clk_IBUF_BUFG | conv/o_convolved_data_valid_reg_1 |                                              |                2 |              8 |
|  clk_IBUF_BUFG | i_RST_L                           | transmit/r_Clock_Count[13]_i_1_n_0           |                4 |             13 |
|  clk_IBUF_BUFG | add0                              | add[15]_i_1_n_0                              |               11 |             16 |
|  clk_IBUF_BUFG | CEA2                              | count[31]_i_1_n_0                            |                8 |             30 |
|  clk_IBUF_BUFG | conv/o_convolved_data_valid_reg_1 | add[15]_i_1_n_0                              |                9 |             35 |
|  clk_IBUF_BUFG |                                   |                                              |               33 |             78 |
+----------------+-----------------------------------+----------------------------------------------+------------------+----------------+


