Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[10:58:08.275889] Configured Lic search path (21.01-s002): 5280@14.139.1.126

Version: 21.18-s082_1, built Tue Jul 18 00:38:41 PDT 2023
Options: 
Date:    Thu Feb 20 10:58:08 2025
Host:    c2slab.cet.ac.in (x86_64 w/Linux 4.18.0-513.24.1.el8_9.x86_64) (4cores*8cpus*1physical cpu*Intel(R) Xeon(R) CPU E5-1620 v3 @ 3.50GHz 10240KB) (32514192KB)
PID:     82198
OS:      Red Hat Enterprise Linux release 8.9 (Ootpa)


[10:58:09.466937] Periodic Lic check successful
[10:58:09.466946] Feature usage summary:
[10:58:09.466946] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (11 seconds elapsed).

WARNING: This version of the tool is 582 days old.
@genus:root: 1> source ./Scripts/run.tcl
Sourcing './Scripts/run.tcl' (Thu Feb 20 10:58:53 IST 2025)...
#@ Begin verbose source ./Scripts/run.tcl
@file(run.tcl) 4: set DESIGN fifo_top
@file(run.tcl) 5: set GEN_EFF medium
@file(run.tcl) 6: set MAP_OPT_EFF high
@file(run.tcl) 7: set clockname write_clk
@file(run.tcl) 8: set clockname read_clk
@file(run.tcl) 10: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(run.tcl) 11: set _OUTPUTS_PATH output_files
@file(run.tcl) 12: set _REPORTS_PATH report_files
@file(run.tcl) 14: set_db / .init_lib_search_path { /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff}
  Setting attribute of root '/': 'init_lib_search_path' =  /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff
@file(run.tcl) 15: set_db / .script_search_path { /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/Scripts} 
  Setting attribute of root '/': 'script_search_path' =  /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/Scripts
@file(run.tcl) 16: set_db / .init_hdl_search_path { /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source}
  Setting attribute of root '/': 'init_hdl_search_path' =  /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source
@file(run.tcl) 17: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(run.tcl) 26: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(run.tcl) 32: set_db / .library { /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib}

Threads Configured:8
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 15)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab4' (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 88858)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab2' (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 128076)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab1' (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 211354)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 96)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 847)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 951)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 1187)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 1424)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 1661)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 1897)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 2134)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 2371)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 2607)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 2844)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 3088)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 3325)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 3561)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 3798)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 4035)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 4271)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 4508)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 4745)
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-40'.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'PAD' for the cell 'pc3d00'. (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib, Line 15200)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab4' (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 88865)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab2' (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 128091)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab1' (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 211382)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'PAD' for the cell 'pc3d00'. (File /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib, Line 15290)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing clock pin in the sequential cell. [LBR-525]: 6
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  An unsupported construct was detected in this library. [LBR-40]: 190
  ********************************************
 
            Reading file '/run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib'
            Reading file '/run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18cio150_max'.
        : This is a common source of delay calculation confusion and should be avoided.
            Reading file '/run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18fs120_scl_ff'.
            Reading file '/run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18cio150_min'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tsl18fs120_scl_ss.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.200000, 1.620000, 125.000000) in library 'tsl18cio150_max.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, -40.000000) in library 'tsl18fs120_scl_ff.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.800000, 1.980000, -40.000000) in library 'tsl18cio150_min.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'pc3d00/PAD' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'pc3d00/PAD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb2/SO' has no function.
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        : This library has a valid test_cell function, but its regular cell function is either missing or not completely understood (for example, cell has a state_table construct). Consult your library vendor about why this cell is either missing or has an incorrectly specified cell non-test function. Comparing this cell to the other cells that do not display this Warning, can be helpful to debug the issue.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb1/SO' has no function.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb4/SO' has no function.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht4'
        : Specify the pin name which is an input pin and exist in the cell.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht1'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht2'
Warning : Found libraries with and without pg_pin construct. [LBR-12]
        : Libraries with and without pg_pin construct have been loaded.
        : This can lead to issues later in the flow.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb2/SO' has no function.
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb1/SO' has no function.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb4/SO' has no function.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht4'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht1'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht2'
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aor211d1 and tsl18fs120_scl_ff/aor211d1).  Deleting (tsl18fs120_scl_ff/aor211d1).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/invtd2 and tsl18fs120_scl_ff/invtd2).  Deleting (tsl18fs120_scl_ff/invtd2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/xn02d2 and tsl18fs120_scl_ff/xn02d2).  Deleting (tsl18fs120_scl_ff/xn02d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/oai221d1 and tsl18fs120_scl_ff/oai221d1).  Deleting (tsl18fs120_scl_ff/oai221d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/nd13d2 and tsl18fs120_scl_ff/nd13d2).  Deleting (tsl18fs120_scl_ff/nd13d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/oai322d2 and tsl18fs120_scl_ff/oai322d2).  Deleting (tsl18fs120_scl_ff/oai322d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/dfnrq2 and tsl18fs120_scl_ff/dfnrq2).  Deleting (tsl18fs120_scl_ff/dfnrq2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aor22d2 and tsl18fs120_scl_ff/aor22d2).  Deleting (tsl18fs120_scl_ff/aor22d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/sdpfb1 and tsl18fs120_scl_ff/sdpfb1).  Deleting (tsl18fs120_scl_ff/sdpfb1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aoim311d1 and tsl18fs120_scl_ff/aoim311d1).  Deleting (tsl18fs120_scl_ff/aoim311d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/oai311d2 and tsl18fs120_scl_ff/oai311d2).  Deleting (tsl18fs120_scl_ff/oai311d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/senrb4 and tsl18fs120_scl_ff/senrb4).  Deleting (tsl18fs120_scl_ff/senrb4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/inv0d2 and tsl18fs120_scl_ff/inv0d2).  Deleting (tsl18fs120_scl_ff/inv0d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/xr02d1 and tsl18fs120_scl_ff/xr02d1).  Deleting (tsl18fs120_scl_ff/xr02d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aoim211d4 and tsl18fs120_scl_ff/aoim211d4).  Deleting (tsl18fs120_scl_ff/aoim211d4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/nr04d1 and tsl18fs120_scl_ff/nr04d1).  Deleting (tsl18fs120_scl_ff/nr04d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/oaim21d2 and tsl18fs120_scl_ff/oaim21d2).  Deleting (tsl18fs120_scl_ff/oaim21d2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/dl04d1 and tsl18fs120_scl_ff/dl04d1).  Deleting (tsl18fs120_scl_ff/dl04d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/aon211d1 and tsl18fs120_scl_ff/aon211d1).  Deleting (tsl18fs120_scl_ff/aon211d1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (tsl18fs120_scl_ss/sdbrb2 and tsl18fs120_scl_ff/sdbrb2).  Deleting (tsl18fs120_scl_ff/sdbrb2).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-22'.
  Setting attribute of root '/': 'library' =  /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib
@file(run.tcl) 34: read_libs -max_libs { /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib} \
-min_libs { /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib}
Freeing libraries in memory ( /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_max.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib)

            Reading file '/run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib'
            Reading file '/run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tsl18fs120_scl_ss' and 'tsl18cio150_min'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tsl18fs120_scl_ss.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.800000, 1.980000, -40.000000) in library 'tsl18cio150_min.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'pc3d00/PAD' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb2/SO' has no function.
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb1/SO' has no function.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        Cell 'adiode' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slbhb4/SO' has no function.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
        Cell 'cload1' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht4'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn2/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnln1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn4/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht1'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'slnhn1/SO' has no function.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht2'
@file(run.tcl) 43: puts "load RTL"
load RTL
@file(run.tcl) 44: set FILE_LIST  {fifo_pad.v}
@file(run.tcl) 45: read_hdl $FILE_LIST
            Reading Verilog file '/run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source/fifo_pad.v'
@file(run.tcl) 47: puts "elobrate design"
elobrate design
@file(run.tcl) 48: elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'ZN' in libcell 'xn02d2' is 'neg_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'ZN' in libcell 'xn02d2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'xn02d2'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'ZN' in libcell 'xn02d2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'ZN' in libcell 'xn02d2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'xn02d2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'Z' in libcell 'xr02d1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A2' and 'Z' in libcell 'xr02d1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'xr02d1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'Z' in libcell 'xr02d1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A1' and 'Z' in libcell 'xr02d1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'xr02d1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SD' and 'Q' in libcell 'slbhb2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slbhb2'.
        : The library cell is sequential and it has a combinational arc involving at least one pin that is only used in scan mode.  You can enable such arcs by setting root-level attribute "ignore_scan_combinational_arcs" to false, but that will deem the cell unusable.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SC' and 'Q' in libcell 'slbhb2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_QN_n61' between pins 'SD' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n63' between pins 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n94' between pins 'SC' and 'QN' in libcell 'slbhb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slchq4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slchq4'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_QN_n61' between pins 'SD' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n63' between pins 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_QN_n94' between pins 'SC' and 'QN' in libcell 'slnlb2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnlq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n92' between pins 'SC' and 'Q' in libcell 'slnlq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'mi02d4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'su01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'su01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'su01d1'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SD_Q_n90' between pins 'SD' and 'Q' in libcell 'slnhq2'.
Info    : Automatically disabling a scan-only combinational arc. [LBR-77]
        : The arc is named 'SC_Q_n61' between pins 'SC' and 'Q' in libcell 'slnhq2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SC' and 'Q' in libcell 'slnhq2'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-77'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'xr03d2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ad01d1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ad01d1'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : Lib_pin 'bh01d1/I' has no incoming arcs.
        : Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo_top' from file '/run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source/fifo_pad.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'reset_sync' from file '/run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source/fifo_pad.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'fifo_full' from file '/run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source/fifo_pad.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'fifo_empty' from file '/run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source/fifo_pad.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cdc_synchronizer' from file '/run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source/fifo_pad.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dff' from file '/run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source/fifo_pad.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'fifo_memory' from file '/run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source/fifo_pad.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'fifo_memory' in file '/run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source/fifo_pad.v' on line 191.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: fifo_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: fifo_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         1.00 | 
---------------------------------------------------------
        Applying wireload models.
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run.tcl) 49: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(run.tcl) 50: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:14 (Feb20) |  299.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:42) |  00:00:08(00:00:42) | 100.0(100.0) |   10:58:56 (Feb20) |  523.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 51: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'fifo_top'

No empty modules in design 'fifo_top'

  Done Checking the design.
@file(run.tcl) 56: read_sdc ./Constraints/fifo_constraints.sdc
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'wr_vir_clk_i'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'rd_vir_clk_i'.
            Reading file '/run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/Constraints/fifo_constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "all_registers"            - successful      8 , failed      0 (runtime  0.00)
 "create_clock"             - successful      4 , failed      0 (runtime  0.01)
 "get_clocks"               - successful     28 , failed      0 (runtime  0.00)
 "get_ports"                - successful     80 , failed      0 (runtime  0.01)
 "group_path"               - successful      4 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      8 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      8 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      4 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      8 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful     20 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful     24 , failed      0 (runtime  0.01)
 "set_load"                 - successful     10 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful     20 , failed      0 (runtime  0.01)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
      Compressed 12 timing exceptions down to 9.
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(run.tcl) 57: path_adjust -from [all_inputs] -to [all_outputs] -delay -1300 -name PA_I2O 
@file(run.tcl) 58: path_adjust -from [all_inputs] -to [all_register] -delay -1500 -name PA_I2C
@file(run.tcl) 59: path_adjust -from [all_register] -to [all_outputs] -delay -1500 -name PA_C2O
@file(run.tcl) 60: path_adjust -from [all_register] -to [all_register] -delay -1500 -name PA_C2C
@file(run.tcl) 61: report_timing -lint -verbose 
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Feb 20 2025  10:58:56 am
  Module:                 fifo_top
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_min 1.0
  Operating conditions:   tsl18cio150_min (best_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:fifo_top/PA_I2O
exception:fifo_top/fifo_constraints.sdc_line_203
exception:fifo_top/rd_vir_clk_i
exception:fifo_top/read_clk
exception:fifo_top/wr_vir_clk_i
exception:fifo_top/write_clk
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:fifo_top/rd_rst_pad
port:fifo_top/wr_rst_pad
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 6
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           2
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          8
@file(run.tcl) 63: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 13
@file(run.tcl) 64: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
    puts "Creating directory ${_OUTPUTS_PATH}"
    }
Creating directory output_files
@file(run.tcl) 69:     if {![file exists ${_REPORTS_PATH}]} {
file mkdir ${_REPORTS_PATH}
 puts "Creating directory ${_REPORTS_PATH}"
 }
Creating directory report_files
@file(run.tcl) 74: set_db lp_power_analysis_effort high
Info    : Resetting power analysis results. [PA-7]
        : Power analysis effort level changed from 'medium' to 'high'.
        : All computed switching activities are removed.
  Setting attribute of root '/': 'lp_power_analysis_effort' = high
@file(run.tcl) 80: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(run.tcl) 81: syn_generic
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 114.8 ps std_slew: 18.5 ps std_load: 5.2 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: fifo_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo_top' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 1.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:57 (Feb20) |  523.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: fifo_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'empty_r_reg' and 'empty_reg' in 'fifo_empty' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rd_addr_bin_r_reg[4]' and 'rd_addr_grey_reg[4]' in 'fifo_empty' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'full_r_reg' and 'full_reg' in 'fifo_full' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'wr_addr_bin_r_reg[4]' and 'wr_addr_grey_reg[4]' in 'fifo_full' have been merged.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 4 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'e/empty_reg', 'e/rd_addr_grey_reg[4]', 'f/full_reg', 
'f/wr_addr_grey_reg[4]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: fifo_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         1.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         1.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 1 bmuxes found, 0 are converted to onehot form, and 1 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'fifo_top'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo_top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 10 
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_5...
        Done timing increment_unsigned_5.
      Timing increment_unsigned_9...
        Done timing increment_unsigned_9.
      Timing increment_unsigned_13...
        Done timing increment_unsigned_13.
      Timing increment_unsigned_17...
        Done timing increment_unsigned_17.
      Timing increment_unsigned_21...
        Done timing increment_unsigned_21.
      Timing increment_unsigned_25...
        Done timing increment_unsigned_25.
      Timing increment_unsigned_29...
        Done timing increment_unsigned_29.
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in fifo_empty: area: 295181376 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_2_0_c1 in fifo_empty: area: 210843840 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_2_0_c2 in fifo_empty: area: 210843840 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_2_0_c3 in fifo_empty: area: 210843840 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_2_0_c4 in fifo_empty: area: 210843840 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_2_0_c5 in fifo_empty: area: 210843840 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_2_0_c6 in fifo_empty: area: 210843840 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_2_0_c7 in fifo_empty: area: 210843840 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_2_0_c7 in fifo_empty: area: 210843840 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 210843840.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        295181376          210843840          210843840          210843840          210843840          210843840          210843840          210843840  
##>            WNS        +21017.90          +21017.90          +21017.90          +21017.90          +21017.90          +21017.90          +21017.90          +21017.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              295181376 (       )    21017.90 (        )          0 (        )                    0 (       )              
##> rewrite                        START              548193984 ( +85.71)    21002.60 (  -15.30)          0 (       0)                    0 (  +0.00)              (a,ar) Expr0_from --> Expr0_to
##>                                  END              948797280 ( +73.08)    21002.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              295181376 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              295181376 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              295181376 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              295181376 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              295181376 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 ( -10.71)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              263554800 ( -10.71)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              263554800 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              210843840 ( -20.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              210843840 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              210843840 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              210843840 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              210843840 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              210843840 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              210843840 (  +0.00)    21017.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_3_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 10 
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing increment_unsigned_35...
        Done timing increment_unsigned_35.
      Timing increment_unsigned_39...
        Done timing increment_unsigned_39.
      Timing increment_unsigned_43...
        Done timing increment_unsigned_43.
      Timing increment_unsigned_47...
        Done timing increment_unsigned_47.
      Timing increment_unsigned_51...
        Done timing increment_unsigned_51.
      Timing increment_unsigned_55...
        Done timing increment_unsigned_55.
      Timing increment_unsigned_59...
        Done timing increment_unsigned_59.
CDN_DP_region_3_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_3_0_c0 in fifo_full: area: 295181376 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_3_0_c1 in fifo_full: area: 210843840 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_3_0_c2 in fifo_full: area: 210843840 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_3_0_c3 in fifo_full: area: 210843840 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_3_0_c4 in fifo_full: area: 210843840 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_3_0_c5 in fifo_full: area: 210843840 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_3_0_c6 in fifo_full: area: 210843840 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_3_0_c7 in fifo_full: area: 210843840 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_3_0_c7 in fifo_full: area: 210843840 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 210843840.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_3_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        295181376          210843840          210843840          210843840          210843840          210843840          210843840          210843840  
##>            WNS        +11195.50          +11302.60          +11302.60          +11302.60          +11302.60          +11302.60          +11302.60          +11302.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_3_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              295181376 (       )    11195.50 (        )          0 (        )                    0 (       )              
##> rewrite                        START              548193984 ( +85.71)    11106.90 (  -88.60)          0 (       0)                    0 (  +0.00)              (a,ar) Expr1_from --> Expr1_to
##>                                  END              948797280 ( +73.08)    11106.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              295181376 (  +0.00)    11195.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              295181376 (  +0.00)    11195.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              295181376 (  +0.00)    11195.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              295181376 (  +0.00)    11195.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              295181376 (  +0.00)    11195.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 ( -10.71)    11266.90 (  +71.40)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              263554800 ( -10.71)    11266.90 (  +71.40)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              263554800 (  +0.00)    11266.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              210843840 ( -20.00)    11302.60 (  +35.70)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              210843840 (  +0.00)    11302.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              210843840 (  +0.00)    11302.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              210843840 (  +0.00)    11302.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              210843840 (  +0.00)    11302.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              210843840 (  +0.00)    11302.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              210843840 (  +0.00)    11302.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_3_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_3_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Preparing netlist for verification ...
              Done preparing netlist for verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo_top'.
      Removing temporary intermediate hierarchies under fifo_top
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: fifo_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         1.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'fifo_memory'.
              Post blast muxes in design 'fifo_memory'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.036s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        36.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                     Message Text                                                                      |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250 |Info    |    1 |Processing multi-dimensional arrays.                                                                                                                   |
| CWD-19   |Info    |   22 |An implementation was inferred.                                                                                                                        |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                                                                                                                             |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                                                                                                                        |
| DPOPT-3  |Info    |    2 |Implementing datapath configurations.                                                                                                                  |
| DPOPT-4  |Info    |    2 |Done implementing datapath configurations.                                                                                                             |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                          |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                                    |
| ELAB-2   |Info    |    6 |Elaborating Subdesign.                                                                                                                                 |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                                               |
| GLO-32   |Info    |    1 |Deleting sequential instances not driving any primary outputs.                                                                                         |
|          |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs        |
|          |        |      | anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message      |
|          |        |      | attribute 'truncate' to false to see the complete list.                                                                                               |
| GLO-42   |Info    |    4 |Equivalent sequential instances have been merged.                                                                                                      |
|          |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the              |
|          |        |      | 'optimize_merge_seq' instance attribute to 'false'.                                                                                                   |
| LBR-9    |Warning |   12 |Library cell has no output pins defined.                                                                                                               |
|          |        |      |Add the missing output pin(s)                                                                                                                          |
|          |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any     |
|          |        |      | defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the    |
|          |        |      | libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute          |
|          |        |      | 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for  |
|          |        |      | the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                                               |
|          |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                    |
| LBR-12   |Warning |    1 |Found libraries with and without pg_pin construct.                                                                                                     |
|          |        |      |This can lead to issues later in the flow.                                                                                                             |
| LBR-22   |Warning |  627 |Multiply-defined library cell.                                                                                                                         |
|          |        |      |Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.        |
| LBR-38   |Warning |    4 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and             |
|          |        |      | nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ.                                                     |
|          |        |      |This is a common source of delay calculation confusion and should be avoided.                                                                          |
| LBR-40   |Info    |  190 |An unsupported construct was detected in this library.                                                                                                 |
|          |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                      |
| LBR-41   |Info    |   30 |An output library pin lacks a function attribute.                                                                                                      |
|          |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                                        |
|          |        |      | (because one of its outputs does not have a valid function.                                                                                           |
| LBR-66   |Warning |   27 |Library cell only has usable test_cell function.                                                                                                       |
|          |        |      |This library has a valid test_cell function, but its regular cell function is either missing or not completely understood                              |
|          |        |      | (for example, cell has a state_table construct)                                                                                                       |
|          |        |      | . Consult your library vendor about why this cell is either missing or has an incorrectly specified cell non-test function. Comparing this cell to    |
|          |        |      | the other cells that do not display this Warning, can be helpful to debug the issue.                                                                  |
| LBR-77   |Info    |  117 |Automatically disabling a scan-only combinational arc.                                                                                                 |
|          |        |      |The library cell is sequential and it has a combinational arc involving at least one pin that is only used in scan mode.  You can enable such arcs by  |
|          |        |      | setting root-level attribute 'ignore_scan_combinational_arcs' to false, but that will deem the cell unusable.                                         |
| LBR-146  |Warning |    9 |The specified pin is invalid.                                                                                                                          |
|          |        |      |Specify the pin name which is an input pin and exist in the cell.                                                                                      |
| LBR-155  |Info    |  171 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                               |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                        |
| LBR-158  |Warning |    1 |Libcell will be treated as a timing model.                                                                                                             |
|          |        |      |Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.                                                                  |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                             |
| LBR-162  |Info    |  142 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                                                                               |
| LBR-412  |Info    |    6 |Created nominal operating condition.                                                                                                                   |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                       |
|          |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                           |
| LBR-518  |Info    |    2 |Missing a function attribute in the output pin definition.                                                                                             |
| LBR-525  |Warning |    6 |Missing clock pin in the sequential cell.                                                                                                              |
|          |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of   |
|          |        |      | the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.                                                                    |
| LBR-785  |Info    |  627 |Stored shadowed libcells.                                                                                                                              |
|          |        |      |Before deleting duplicate libcells, their names are stored.                                                                                            |
| PA-7     |Info    |    1 |Resetting power analysis results.                                                                                                                      |
|          |        |      |All computed switching activities are removed.                                                                                                         |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                           |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                          |
| TIM-167  |Info    |    2 |An external clock is being defined.                                                                                                                    |
|          |        |      |An external clock does not directly drive any points within the design, but is only used as a reference for external delays.                           |
| TIM-1000 |Info    |    1 |Multimode clock gating check is disabled.                                                                                                              |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 153 sequential usable cells
      Mapping 'fifo_top'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) fifo_top...
          Done structuring (delay-based) fifo_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
          Structuring (delay-based) reset_sync...
          Done structuring (delay-based) reset_sync
        Mapping component reset_sync...
          Structuring (delay-based) logic partition in dff...
          Done structuring (delay-based) logic partition in dff
        Mapping logic partition in dff...
          Structuring (delay-based) logic partition in dff_42...
          Done structuring (delay-based) logic partition in dff_42
        Mapping logic partition in dff_42...
          Structuring (delay-based) logic partition in fifo_full...
            Starting partial collapsing (xors only) cb_oseq_56
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq_56
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in fifo_full
        Mapping logic partition in fifo_full...
          Structuring (delay-based) reset_sync_43...
          Done structuring (delay-based) reset_sync_43
        Mapping component reset_sync_43...
          Structuring (delay-based) logic partition in dff_41...
          Done structuring (delay-based) logic partition in dff_41
        Mapping logic partition in dff_41...
          Structuring (delay-based) logic partition in dff_40...
          Done structuring (delay-based) logic partition in dff_40
        Mapping logic partition in dff_40...
          Structuring (delay-based) logic partition in fifo_memory...
            Starting partial collapsing  cb_oseq_58
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in fifo_memory
        Mapping logic partition in fifo_memory...
          Structuring (delay-based) logic partition in fifo_empty...
            Starting partial collapsing (xors only) cb_oseq_68
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq_68
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in fifo_empty
        Mapping logic partition in fifo_empty...
          Structuring (delay-based) logic partition in dff_40...
          Done structuring (delay-based) logic partition in dff_40
        Mapping logic partition in dff_40...
          Structuring (delay-based) logic partition in fifo_empty...
          Done structuring (delay-based) logic partition in fifo_empty
        Mapping logic partition in fifo_empty...
          Structuring (delay-based) logic partition in fifo_full...
          Done structuring (delay-based) logic partition in fifo_full
        Mapping logic partition in fifo_full...
          Structuring (delay-based) logic partition in fifo_empty...
          Done structuring (delay-based) logic partition in fifo_empty
        Mapping logic partition in fifo_empty...
          Structuring (delay-based) logic partition in dff...
          Done structuring (delay-based) logic partition in dff
        Mapping logic partition in dff...
          Structuring (delay-based) logic partition in dff_41...
          Done structuring (delay-based) logic partition in dff_41
        Mapping logic partition in dff_41...
          Structuring (delay-based) logic partition in dff_42...
          Done structuring (delay-based) logic partition in dff_42
        Mapping logic partition in dff_42...
          Structuring (delay-based) cb_seq_57...
          Done structuring (delay-based) cb_seq_57
        Mapping component cb_seq_57...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'R2O' target slack:   667 ps
Target path end-point (Port: fifo_top/rd_data_pad[0])

             Pin                          Type          Fanout  Load  Arrival   
                                                                (fF)    (ps)    
--------------------------------------------------------------------------------
(clock read_clk)                <<<  launch                                 0 R 
                                     latency                                    
e
  cb_seqi
    rd_addr_bin_r_reg[2]/clk                                                    
    rd_addr_bin_r_reg[2]/q      (u)  unmapped_d_flop         7   37.1           
  cb_seqi/rd_addr_bin[2] 
e/rd_addr_bin[2] 
m/rd_addr[2] 
  cb_oseqi/rd_addr[2] 
    g17/in_1                                                                    
    g17/z                       (u)  unmapped_nand2          4   20.4           
    g1629/in_1                                                                  
    g1629/z                     (u)  unmapped_or2            8   40.8           
    g1608/in_0                                                                  
    g1608/z                     (u)  unmapped_complex2       1    5.1           
    g1470/in_1                                                                  
    g1470/z                     (u)  unmapped_nand2          1    5.3           
    g1374/in_1                                                                  
    g1374/z                     (u)  unmapped_or2            1    5.3           
    g1340/in_1                                                                  
    g1340/z                     (u)  unmapped_or2            1    5.3           
    g1329/in_1                                                                  
    g1329/z                     (u)  unmapped_or2            1  184.5           
  cb_oseqi/rd_data[0] 
m/rd_data[0] 
pc3o05_8/I                                                                      
pc3o05_8/PAD                    (P)  pc3o05                  1 5000.0           
rd_data_pad[0]                  <<<  interconnect                               
                                     out port                                   
(fifo_constraints.sdc_line_142)      ext delay                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rd_vir_clk_i)                 capture                            30000 R 
                                     adjustments                                
--------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2O' path adjust   -1500ps
Cost Group   : 'R2O' (path_group 'fifo_constraints.sdc_line_201')
Start-point  : e/cb_seqi/rd_addr_bin_r_reg[2]/clk
End-point    : rd_data_pad[0]

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 19877ps.
 
Cost Group 'R2R' target slack:   178 ps
Target path end-point (Pin: f/full_r_reg/d)

       Pin                   Type          Fanout  Load Arrival   
                                                   (fF)   (ps)    
------------------------------------------------------------------
(clock write_clk)  <<<  launch                                0 R 
                        latency                                   
f
  cb_seqi
    full_r_reg/clk                                                
    full_r_reg/q   (u)  unmapped_d_flop         3 194.7           
  cb_seqi/full 
  cb_oseqi/cb_seqi_full 
    g159/in_1                                                     
    g159/z         (u)  unmapped_complex2       3  15.3           
    g155/in_1                                                     
    g155/z         (u)  unmapped_complex2       3  15.3           
    g151/in_0                                                     
    g151/z         (u)  unmapped_complex2       4  20.4           
    g146/in_1                                                     
    g146/z         (u)  unmapped_complex2       1   5.1           
    g139/in_0                                                     
    g139/z         (u)  unmapped_complex2       2  10.2           
    g131/in_0                                                     
    g131/z         (u)  unmapped_or2            1   5.1           
    g132/in_1                                                     
    g132/z         (u)  unmapped_nand2          5  26.5           
    g122/in_0                                                     
    g122/z         (u)  unmapped_complex2       1   5.3           
    g123/in_1                                                     
    g123/z         (u)  unmapped_nand2          3  15.3           
    g112/in_0                                                     
    g112/z         (u)  unmapped_complex2       1   5.1           
    g113/in_1                                                     
    g113/z         (u)  unmapped_nand2          1   5.3           
    g110/in_0                                                     
    g110/z         (u)  unmapped_nand2          1   5.1           
    g109/in_1                                                     
    g109/z         (u)  unmapped_complex2       1   5.1           
    g160/in_1                                                     
    g160/z         (u)  unmapped_nor2           1   5.3           
  cb_oseqi/cb_seqi_g49_z 
  cb_seqi/g49_z 
    full_r_reg/d   <<<  unmapped_d_flop                           
    full_r_reg/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock write_clk)       capture                           15000 R 
                        latency                                   
                        uncertainty                               
                        adjustments                               
------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2C' path adjust   -1500ps
Cost Group   : 'R2R' (path_group 'fifo_constraints.sdc_line_202')
Start-point  : f/cb_seqi/full_r_reg/clk
End-point    : f/cb_seqi/full_r_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 10360ps.
 
Cost Group 'I2R' target slack:   177 ps
Target path end-point (Pin: m/mem_reg[15][7]/d)

             Pin                             Type         Fanout  Load  Arrival   
                                                                  (fF)    (ps)    
----------------------------------------------------------------------------------
(clock wr_vir_clk_i)              <<<    launch                               0 R 
(fifo_constraints.sdc_line_108)          ext delay                                
wr_data_pad[7]                           in port               1 2828.0           
pc3d01_7/PAD                                                                      
pc3d01_7/CIN                    (u) (P)  pc3d01               16   81.6           
m/wr_data[7] 
  cb_seqi/wr_data[7] 
    g497/data1                                                                    
    g497/z                        (u)    unmapped_bmux3        1    5.1           
    mem_reg[15][7]/d              <<<    unmapped_d_flop                          
    mem_reg[15][7]/clk                   setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock write_clk)                        capture                          15000 R 
                                         latency                                  
                                         uncertainty                              
                                         adjustments                              
----------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2C' path adjust   -1500ps
Cost Group   : 'I2R' (path_group 'fifo_constraints.sdc_line_200')
Start-point  : wr_data_pad[7]
End-point    : m/cb_seqi/mem_reg[15][7]/d

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5438ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   172        100.0
Excluded from State Retention     172        100.0
    - Will not convert            172        100.0
      - Preserved                   0          0.0
      - Power intent excluded     172        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 3.1094599999999986
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:57 (Feb20) |  523.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:03(00:00:03) | 100.0(100.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:57 (Feb20) |  523.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:03(00:00:03) | 100.0(100.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -       357     52109       523
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       619     55155       523
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo_top' to generic gates.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(run.tcl) 82: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(run.tcl) 83: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:14 (Feb20) |  299.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:42) |  00:00:08(00:00:42) |  64.4( 91.3) |   10:58:56 (Feb20) |  523.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:46) |  00:00:04(00:00:04) |  35.6(  8.7) |   10:59:00 (Feb20) |  523.0 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 84: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Applying wireload models.
        Computing net loads.
@file(run.tcl) 85: write_snapshot -outdir $_REPORTS_PATH -tag generic
%# Begin write_snapshot (02/20 10:59:00, mem=1640.45M)
%# Begin qos_stats (02/20 10:59:00, mem=1676.29M)
        Computing arrivals and requireds.
%# End qos_stats (02/20 10:59:00, total cpu=13:30:00, real=13:30:00, peak res=523.00M, current mem=1676.29M)


Working Directory = /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis
QoS Summary for fifo_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     5,270
  R2R (ps):                    11,174
  I2R (ps):                     5,270
  R2O (ps):                    20,904
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     55,158
Total Cell Area:               55,158
Leaf Instances:                   619
Total Instances:                  619
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:14
Real Runtime (h:m:s):        00:30:46
CPU  Elapsed (h:m:s):        00:30:19
Real Elapsed (h:m:s):        00:30:48
Memory (MB):                  1676.29
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:46
Total Memory (MB):     1684.29
Executable Version:    21.18-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:fifo_top should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:fifo_top has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : fifo_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'report_files/generic_fifo_top.db' for 'fifo_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (02/20 10:59:01, total cpu=13:30:00, real=13:30:01, peak res=849.70M, current mem=1684.29M)
@file(run.tcl) 86: report_summary -directory $_REPORTS_PATH


Working Directory = /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis
QoS Summary for fifo_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     5,270
  R2R (ps):                    11,174
  I2R (ps):                     5,270
  R2O (ps):                    20,904
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     55,158
Total Cell Area:               55,158
Leaf Instances:                   619
Total Instances:                  619
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:14
Real Runtime (h:m:s):        00:30:46
CPU  Elapsed (h:m:s):        00:30:19
Real Elapsed (h:m:s):        00:30:48
Memory (MB):                  1676.29
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:47
Total Memory (MB):     1684.29
Executable Version:    21.18-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 87: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_generic.v
@file(run.tcl) 88: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_generic.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(run.tcl) 96: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(run.tcl) 97: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 114.8 ps std_slew: 18.5 ps std_load: 5.2 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo_top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 153 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:57 (Feb20) |  523.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:03(00:00:03) |  76.3( 75.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:01) |  23.7( 25.0) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:57 (Feb20) |  523.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:03(00:00:03) |  76.3( 75.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:01) |  23.7( 25.0) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 153 sequential usable cells
      Mapping 'fifo_top'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) fifo_top...
          Done structuring (delay-based) fifo_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
          Structuring (delay-based) reset_sync_43...
          Done structuring (delay-based) reset_sync_43
        Mapping component reset_sync_43...
          Structuring (delay-based) reset_sync...
          Done structuring (delay-based) reset_sync
        Mapping component reset_sync...
          Structuring (delay-based) logic partition in fifo_empty...
          Done structuring (delay-based) logic partition in fifo_empty
        Mapping logic partition in fifo_empty...
          Structuring (delay-based) logic partition in fifo_full...
          Done structuring (delay-based) logic partition in fifo_full
        Mapping logic partition in fifo_full...
          Structuring (delay-based) logic partition in dff...
          Done structuring (delay-based) logic partition in dff
        Mapping logic partition in dff...
          Structuring (delay-based) dff_41...
          Done structuring (delay-based) dff_41
        Mapping component dff_41...
          Structuring (delay-based) dff_42...
          Done structuring (delay-based) dff_42
        Mapping component dff_42...
          Structuring (delay-based) dff_40...
          Done structuring (delay-based) dff_40
        Mapping component dff_40...
          Structuring (delay-based) logic partition in fifo_full...
          Done structuring (delay-based) logic partition in fifo_full
        Mapping logic partition in fifo_full...
          Structuring (delay-based) logic partition in dff...
          Done structuring (delay-based) logic partition in dff
        Mapping logic partition in dff...
          Structuring (delay-based) logic partition in fifo_empty...
          Done structuring (delay-based) logic partition in fifo_empty
        Mapping logic partition in fifo_empty...
          Structuring (delay-based) cb_seq_71...
          Done structuring (delay-based) cb_seq_71
        Mapping component cb_seq_71...
          Structuring (delay-based) cb_oseq_72...
          Done structuring (delay-based) cb_oseq_72
        Mapping component cb_oseq_72...
 
Global mapping target info
==========================
Cost Group 'R2O' target slack:   667 ps
Target path end-point (Port: fifo_top/rd_data_pad[0])

             Pin                          Type          Fanout  Load  Arrival   
                                                                (fF)    (ps)    
--------------------------------------------------------------------------------
(clock read_clk)                <<<  launch                                 0 R 
                                     latency                                    
e
  cb_seqi
    rd_addr_bin_r_reg[2]/clk                                                    
    rd_addr_bin_r_reg[2]/q      (u)  unmapped_d_flop         7   37.1           
  cb_seqi/rd_addr_bin[2] 
e/rd_addr_bin[2] 
m/rd_addr[2] 
  cb_oseqi/rd_addr[2] 
    g17/in_1                                                                    
    g17/z                       (u)  unmapped_nand2          4   20.4           
    g1629/in_1                                                                  
    g1629/z                     (u)  unmapped_or2            8   40.8           
    g1608/in_0                                                                  
    g1608/z                     (u)  unmapped_complex2       1    5.1           
    g1470/in_1                                                                  
    g1470/z                     (u)  unmapped_nand2          1    5.3           
    g1374/in_1                                                                  
    g1374/z                     (u)  unmapped_or2            1    5.3           
    g1340/in_1                                                                  
    g1340/z                     (u)  unmapped_or2            1    5.3           
    g1329/in_1                                                                  
    g1329/z                     (u)  unmapped_or2            1  184.5           
  cb_oseqi/rd_data[0] 
m/rd_data[0] 
pc3o05_8/I                                                                      
pc3o05_8/PAD                    (P)  pc3o05                  1 5000.0           
rd_data_pad[0]                  <<<  interconnect                               
                                     out port                                   
(fifo_constraints.sdc_line_142)      ext delay                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rd_vir_clk_i)                 capture                            30000 R 
                                     adjustments                                
--------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2O' path adjust   -1500ps
Cost Group   : 'R2O' (path_group 'fifo_constraints.sdc_line_201')
Start-point  : e/cb_seqi/rd_addr_bin_r_reg[2]/clk
End-point    : rd_data_pad[0]

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 19874ps.
 
Cost Group 'R2R' target slack:   178 ps
Target path end-point (Pin: f/full_r_reg/d)

       Pin                   Type          Fanout  Load Arrival   
                                                   (fF)   (ps)    
------------------------------------------------------------------
(clock write_clk)  <<<  launch                                0 R 
                        latency                                   
f
  cb_seqi
    full_r_reg/clk                                                
    full_r_reg/q   (u)  unmapped_d_flop         3 194.7           
  cb_seqi/full 
  cb_oseqi/cb_seqi_full 
    g159/in_0                                                     
    g159/z         (u)  unmapped_complex2       3  15.3           
    g155/in_0                                                     
    g155/z         (u)  unmapped_complex2       3  15.3           
    g151/in_0                                                     
    g151/z         (u)  unmapped_complex2       4  20.4           
    g146/in_0                                                     
    g146/z         (u)  unmapped_complex2       1   5.1           
    g139/in_0                                                     
    g139/z         (u)  unmapped_complex2       2  10.2           
    g131/in_0                                                     
    g131/z         (u)  unmapped_or2            1   5.1           
    g132/in_1                                                     
    g132/z         (u)  unmapped_nand2          5  26.5           
    g122/in_0                                                     
    g122/z         (u)  unmapped_complex2       1   5.3           
    g123/in_1                                                     
    g123/z         (u)  unmapped_nand2          3  15.3           
  cb_oseqi/cb_seqi_g123_z 
  cb_seqi/g123_z 
    g112/in_0                                                     
    g112/z         (u)  unmapped_complex2       1   5.1           
    g113/in_1                                                     
    g113/z         (u)  unmapped_nand2          1   5.3           
    g110/in_0                                                     
    g110/z         (u)  unmapped_nand2          1   5.1           
    g109/in_0                                                     
    g109/z         (u)  unmapped_complex2       1   5.1           
    g164/in_1                                                     
    g164/z         (u)  unmapped_nor2           1   5.3           
    full_r_reg/d   <<<  unmapped_d_flop                           
    full_r_reg/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock write_clk)       capture                           15000 R 
                        latency                                   
                        uncertainty                               
                        adjustments                               
------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2C' path adjust   -1500ps
Cost Group   : 'R2R' (path_group 'fifo_constraints.sdc_line_202')
Start-point  : f/cb_seqi/full_r_reg/clk
End-point    : f/cb_seqi/full_r_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 10317ps.
 
Cost Group 'I2R' target slack:   177 ps
Target path end-point (Pin: m/mem_reg[15][7]/d)

             Pin                             Type         Fanout  Load  Arrival   
                                                                  (fF)    (ps)    
----------------------------------------------------------------------------------
(clock wr_vir_clk_i)              <<<    launch                               0 R 
(fifo_constraints.sdc_line_108)          ext delay                                
wr_data_pad[7]                           in port               1 2828.0           
pc3d01_7/PAD                                                                      
pc3d01_7/CIN                    (u) (P)  pc3d01               16   81.6           
m/wr_data[7] 
  cb_seqi/wr_data[7] 
    g1706/data1                                                                   
    g1706/z                       (u)    unmapped_bmux3        1    5.1           
    mem_reg[15][7]/d              <<<    unmapped_d_flop                          
    mem_reg[15][7]/clk                   setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock write_clk)                        capture                          15000 R 
                                         latency                                  
                                         uncertainty                              
                                         adjustments                              
----------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2C' path adjust   -1500ps
Cost Group   : 'I2R' (path_group 'fifo_constraints.sdc_line_200')
Start-point  : wr_data_pad[7]
End-point    : m/cb_seqi/mem_reg[15][7]/d

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5438ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
          Restructuring (delay-based) logic partition in dff...
          Done restructuring (delay-based) logic partition in dff
        Optimizing logic partition in dff...
          Restructuring (delay-based) logic partition in fifo_full...
          Done restructuring (delay-based) logic partition in fifo_full
        Optimizing logic partition in fifo_full...
          Restructuring (delay-based) logic partition in fifo_empty...
          Done restructuring (delay-based) logic partition in fifo_empty
        Optimizing logic partition in fifo_empty...
          Restructuring (delay-based) cb_seq_71...
          Done restructuring (delay-based) cb_seq_71
        Optimizing component cb_seq_71...
          Restructuring (delay-based) cb_oseq_72...
          Done restructuring (delay-based) cb_oseq_72
        Optimizing component cb_oseq_72...
          Restructuring (delay-based) dff_42...
          Done restructuring (delay-based) dff_42
        Optimizing component dff_42...
          Restructuring (delay-based) dff_40...
          Done restructuring (delay-based) dff_40
        Optimizing component dff_40...
          Restructuring (delay-based) dff_41...
          Done restructuring (delay-based) dff_41
        Optimizing component dff_41...
          Restructuring (delay-based) logic partition in dff...
          Done restructuring (delay-based) logic partition in dff
        Optimizing logic partition in dff...
          Restructuring (delay-based) logic partition in fifo_full...
          Done restructuring (delay-based) logic partition in fifo_full
        Optimizing logic partition in fifo_full...
          Restructuring (delay-based) logic partition in fifo_empty...
          Done restructuring (delay-based) logic partition in fifo_empty
        Optimizing logic partition in fifo_empty...
          Restructuring (delay-based) reset_sync...
          Done restructuring (delay-based) reset_sync
        Optimizing component reset_sync...
          Restructuring (delay-based) reset_sync_43...
          Done restructuring (delay-based) reset_sync_43
        Optimizing component reset_sync_43...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
             Pin                        Type       Fanout  Load  Slew Delay Arrival   
                                                           (fF)  (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock read_clk)                     launch                                       0 R 
                                     latency                          +1250    1250 R 
e
  cb_seqi
    rd_addr_bin_r_reg[2]/CP                                      6000    +0    1250 R 
    rd_addr_bin_r_reg[2]/Q           dfcrq1             5   49.1  150  +564    1814 F 
  cb_seqi/rd_addr_bin[2] 
e/rd_addr_bin[2] 
m/rd_addr[2] 
  cb_oseqi/rd_addr[2] 
    g3208/A2                                                             +0    1814   
    g3208/Z                          or02d1             4   36.5  157  +279    2093 F 
    g3196/A2                                                             +0    2093   
    g3196/ZN                         nr02d1             8   88.7 1043  +554    2647 R 
    g3166/B1                                                             +0    2647   
    g3166/ZN                         aoi22d1            1    7.3  158  +141    2787 F 
    g3125/A4                                                             +0    2787   
    g3125/ZN                         nd04d1             1    7.5  201  +150    2938 R 
    g3116/A                                                              +0    2938   
    g3116/ZN                         aoi221d1           1    6.4  183   +46    2984 F 
    g3108/A2                                                             +0    2984   
    g3108/ZN                         nd04d1             1  184.5 2007 +1059    4043 R 
  cb_oseqi/rd_data[7] 
m/rd_data[7] 
pc3o05_1/I                                                               +0    4043   
pc3o05_1/PAD                    (P)  pc3o05             1 5000.0  508 +1233    5276 R 
rd_data_pad[7]                  <<<  interconnect                 508    +0    5276 R 
                                     out port                            +0    5276 R 
(fifo_constraints.sdc_line_135)      ext delay                        +3931    9207 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rd_vir_clk_i)                 capture                                  30000 R 
                                     adjustments                      -1500   28500   
--------------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2O' path adjust   -1500ps
Cost Group   : 'R2O' (path_group 'fifo_constraints.sdc_line_201')
Timing slack :   19293ps 
Start-point  : e/cb_seqi/rd_addr_bin_r_reg[2]/CP
End-point    : rd_data_pad[7]

(P) : Instance is preserved

      Pin                Type       Fanout  Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock write_clk)      launch                                     0 R 
                       latency                        +1250    1250 R 
f
  cb_seqi
    full_r_reg/CP                                3000    +0    1250 R 
    full_r_reg/Q       dfcrq1            3 201.5 1222  +884    2134 R 
  cb_seqi/full 
  cb_oseqi/cb_seqi_full 
    g226/A1                                              +0    2134   
    g226/ZN            nr02d1            1   8.8  198  +128    2262 F 
    g225/A                                               +0    2262   
    g225/CO            ah01d1            1   8.8   82  +202    2464 F 
    g224/A                                               +0    2464   
    g224/CO            ah01d1            1   8.8   82  +188    2651 F 
    g221/A                                               +0    2651   
    g221/CO            ah01d1            1   8.8   82  +188    2839 F 
    g218/A                                               +0    2839   
    g218/CO            ah01d1            1   6.8   76  +182    3020 F 
    g217/I                                               +0    3020   
    g217/ZN            inv0d1            2  13.5  125   +85    3105 R 
    g215/B1                                              +0    3105   
    g215/Z             aoim22d1          2  13.7  216  +164    3269 R 
    g214/I                                               +0    3269   
    g214/ZN            inv0d1            4  31.7  143   +93    3362 F 
    g212/I0                                              +0    3362   
    g212/Z             mx02d1            3  19.9   98  +209    3571 F 
  cb_oseqi/cb_seqi_g123_z 
  cb_seqi/g123_z 
    g237/A1                                              +0    3571   
    g237/ZN            nd02d1            1   6.8  102   +71    3642 R 
    g227/A                                               +0    3642   
    g227/ZN            oai211d1          1   6.5  100   +70    3712 F 
    g226/A4                                              +0    3712   
    g226/ZN            nr04d1            1   5.2  326  +146    3858 R 
    full_r_reg/D  <<<  dfcrq1                            +0    3858   
    full_r_reg/CP      setup                     3000   +71    3928 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock write_clk)      capture                                15000 R 
                       latency                        +1000   16000 R 
                       uncertainty                     -375   15625 R 
                       adjustments                    -1500   14125   
----------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2C' path adjust   -1500ps
Cost Group   : 'R2R' (path_group 'fifo_constraints.sdc_line_202')
Timing slack :   10197ps 
Start-point  : f/cb_seqi/full_r_reg/CP
End-point    : f/cb_seqi/full_r_reg/D

             Pin                       Type       Fanout  Load  Slew Delay Arrival   
                                                          (fF)  (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock wr_vir_clk_i)                 launch                                      0 R 
(fifo_constraints.sdc_line_115)      ext delay                       +7750    7750 F 
wr_data_pad[0]                       in port           1 2828.0 2500    +0    7750 F 
pc3d01_14/PAD                                                           +0    7750   
pc3d01_14/CIN                   (P)  pc3d01           16  172.1  352  +969    8719 F 
m/wr_data[0] 
  cb_seqi/wr_data[0] 
    mem_reg[0][0]/D             <<<  decrq1                             +0    8719   
    mem_reg[0][0]/CP                 setup                      3000  +259    8978 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock write_clk)                    capture                                 15000 R 
                                     latency                         +1000   16000 R 
                                     uncertainty                      -375   15625 R 
                                     adjustments                     -1500   14125   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2C' path adjust   -1500ps
Cost Group   : 'I2R' (path_group 'fifo_constraints.sdc_line_200')
Timing slack :    5147ps 
Start-point  : wr_data_pad[0]
End-point    : m/cb_seqi/mem_reg[0][0]/D

(P) : Instance is preserved

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                51386        0 

      Cost Group            Target    Slack    Diff.  Constr.
-------------------------------------------------------------
             I2R               177     5147             13500     (launch clock period: 15000)
             R2R               178    10197             13500     (launch clock period: 15000)
             R2O               667    19293             28500     (launch clock period: 30000)

 
Global incremental target info
==============================
Cost Group 'R2O' target slack:   445 ps
Target path end-point (Port: fifo_top/rd_data_pad[7])

             Pin                        Type       Fanout  Load  Arrival   
                                                           (fF)    (ps)    
---------------------------------------------------------------------------
(clock read_clk)                <<<  launch                            0 R 
                                     latency                               
e
  cb_seqi
    rd_addr_bin_r_reg[2]/CP                                                
    rd_addr_bin_r_reg[2]/Q           dfcrq1             5   49.1           
  cb_seqi/rd_addr_bin[2] 
e/rd_addr_bin[2] 
m/rd_addr[2] 
  cb_oseqi/rd_addr[2] 
    g3208/A2                                                               
    g3208/Z                          or02d1             4   36.5           
    g3196/A2                                                               
    g3196/ZN                         nr02d1             8   88.7           
    g3166/B1                                                               
    g3166/ZN                         aoi22d1            1    7.3           
    g3125/A4                                                               
    g3125/ZN                         nd04d1             1    7.5           
    g3116/A                                                                
    g3116/ZN                         aoi221d1           1    6.4           
    g3108/A2                                                               
    g3108/ZN                         nd04d1             1  184.5           
  cb_oseqi/rd_data[7] 
m/rd_data[7] 
pc3o05_1/I                                                                 
pc3o05_1/PAD                    (P)  pc3o05             1 5000.0           
rd_data_pad[7]                  <<<  interconnect                          
                                     out port                              
(fifo_constraints.sdc_line_135)      ext delay                             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rd_vir_clk_i)                 capture                       30000 R 
                                     adjustments                           
---------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2O' path adjust   -1500ps
Cost Group   : 'R2O' (path_group 'fifo_constraints.sdc_line_201')
Start-point  : e/cb_seqi/rd_addr_bin_r_reg[2]/CP
End-point    : rd_data_pad[7]

(P) : Instance is preserved

The global mapper estimates a slack for this path of 18145ps.
 
Cost Group 'R2R' target slack:   117 ps
Target path end-point (Pin: f/full_r_reg/D (dfcrq1/D))

      Pin                Type       Fanout  Load Arrival   
                                            (fF)   (ps)    
-----------------------------------------------------------
(clock write_clk) <<<  launch                          0 R 
                       latency                             
f
  cb_seqi
    full_r_reg/CP                                          
    full_r_reg/Q       dfcrq1            3 201.5           
  cb_seqi/full 
  cb_oseqi/cb_seqi_full 
    g226/A1                                                
    g226/ZN            nr02d1            1   8.8           
    g225/A                                                 
    g225/CO            ah01d1            1   8.8           
    g224/A                                                 
    g224/CO            ah01d1            1   8.8           
    g221/A                                                 
    g221/CO            ah01d1            1   8.8           
    g218/A                                                 
    g218/CO            ah01d1            1   6.8           
    g217/I                                                 
    g217/ZN            inv0d1            2  13.5           
    g215/B1                                                
    g215/Z             aoim22d1          2  13.7           
    g214/I                                                 
    g214/ZN            inv0d1            4  31.7           
    g212/I0                                                
    g212/Z             mx02d1            3  19.9           
  cb_oseqi/cb_seqi_g123_z 
  cb_seqi/g123_z 
    g237/A1                                                
    g237/ZN            nd02d1            1   6.8           
    g227/A                                                 
    g227/ZN            oai211d1          1   6.5           
    g226/A4                                                
    g226/ZN            nr04d1            1   5.2           
    full_r_reg/D  <<<  dfcrq1                              
    full_r_reg/CP      setup                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock write_clk)      capture                     15000 R 
                       latency                             
                       uncertainty                         
                       adjustments                         
-----------------------------------------------------------
Exception    : 'path_adjusts/PA_C2C' path adjust   -1500ps
Cost Group   : 'R2R' (path_group 'fifo_constraints.sdc_line_202')
Start-point  : f/cb_seqi/full_r_reg/CP
End-point    : f/cb_seqi/full_r_reg/D

The global mapper estimates a slack for this path of 9049ps.
 
Cost Group 'I2R' target slack:   113 ps
Target path end-point (Pin: m/mem_reg[15][7]/D (decrq1/D))

             Pin                       Type       Fanout  Load  Arrival   
                                                          (fF)    (ps)    
--------------------------------------------------------------------------
(clock wr_vir_clk_i)            <<<  launch                           0 R 
(fifo_constraints.sdc_line_108)      ext delay                            
wr_data_pad[7]                       in port           1 2828.0           
pc3d01_7/PAD                                                              
pc3d01_7/CIN                    (P)  pc3d01           16  172.1           
m/wr_data[7] 
  cb_seqi/wr_data[7] 
    mem_reg[15][7]/D            <<<  decrq1                               
    mem_reg[15][7]/CP                setup                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock write_clk)                    capture                      15000 R 
                                     latency                              
                                     uncertainty                          
                                     adjustments                          
--------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2C' path adjust   -1500ps
Cost Group   : 'I2R' (path_group 'fifo_constraints.sdc_line_200')
Start-point  : wr_data_pad[7]
End-point    : m/cb_seqi/mem_reg[15][7]/D

(P) : Instance is preserved

The global mapper estimates a slack for this path of 5147ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
             Pin                        Type       Fanout  Load  Slew Delay Arrival   
                                                           (fF)  (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock read_clk)                     launch                                       0 R 
                                     latency                          +1250    1250 R 
e
  cb_seqi
    rd_addr_bin_r_reg[2]/CP                                      6000    +0    1250 R 
    rd_addr_bin_r_reg[2]/Q           dfcrq1             5   49.1  150  +564    1814 F 
  cb_seqi/rd_addr_bin[2] 
e/rd_addr_bin[2] 
m/rd_addr[2] 
  cb_oseqi/rd_addr[2] 
    g3208/A2                                                             +0    1814   
    g3208/Z                          or02d1             4   36.5  157  +279    2093 F 
    g3196/A2                                                             +0    2093   
    g3196/ZN                         nr02d1             8   88.7 1043  +554    2647 R 
    g3166/B1                                                             +0    2647   
    g3166/ZN                         aoi22d1            1    7.3  158  +141    2787 F 
    g3125/A4                                                             +0    2787   
    g3125/ZN                         nd04d1             1    7.5  201  +150    2938 R 
    g3116/A                                                              +0    2938   
    g3116/ZN                         aoi221d1           1    6.4  183   +46    2984 F 
    g3108/A2                                                             +0    2984   
    g3108/ZN                         nd04d1             1  184.5 2007 +1059    4043 R 
  cb_oseqi/rd_data[7] 
m/rd_data[7] 
pc3o05_1/I                                                               +0    4043   
pc3o05_1/PAD                    (P)  pc3o05             1 5000.0  508 +1233    5276 R 
rd_data_pad[7]                  <<<  interconnect                 508    +0    5276 R 
                                     out port                            +0    5276 R 
(fifo_constraints.sdc_line_135)      ext delay                        +3931    9207 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rd_vir_clk_i)                 capture                                  30000 R 
                                     adjustments                      -1500   28500   
--------------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2O' path adjust   -1500ps
Cost Group   : 'R2O' (path_group 'fifo_constraints.sdc_line_201')
Timing slack :   19293ps 
Start-point  : e/cb_seqi/rd_addr_bin_r_reg[2]/CP
End-point    : rd_data_pad[7]

(P) : Instance is preserved

      Pin                Type       Fanout  Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock write_clk)      launch                                     0 R 
                       latency                        +1250    1250 R 
f
  cb_seqi
    full_r_reg/CP                                3000    +0    1250 R 
    full_r_reg/Q       dfcrq1            3 201.5 1222  +884    2134 R 
  cb_seqi/full 
  cb_oseqi/cb_seqi_full 
    g226/A1                                              +0    2134   
    g226/ZN            nr02d1            1   8.8  198  +128    2262 F 
    g225/A                                               +0    2262   
    g225/CO            ah01d1            1   8.8   82  +202    2464 F 
    g224/A                                               +0    2464   
    g224/CO            ah01d1            1   8.8   82  +188    2651 F 
    g221/A                                               +0    2651   
    g221/CO            ah01d1            1   8.8   82  +188    2839 F 
    g218/A                                               +0    2839   
    g218/CO            ah01d1            1   4.4   66  +173    3012 F 
    g217/I                                               +0    3012   
    g217/ZN            inv0d0            2  13.5  421  +240    3252 R 
    g215/B1                                              +0    3252   
    g215/Z             aoim22d1          2  13.7  216  +197    3449 R 
    g214/I                                               +0    3449   
    g214/ZN            inv0d1            4  31.7  143   +93    3542 F 
    g212/I0                                              +0    3542   
    g212/Z             mx02d1            3  19.9   98  +209    3751 F 
  cb_oseqi/cb_seqi_g123_z 
  cb_seqi/g123_z 
    g237/A1                                              +0    3751   
    g237/ZN            nd02d1            1   6.8  102   +71    3822 R 
    g227/A                                               +0    3822   
    g227/ZN            oai211d1          1   6.5  100   +70    3892 F 
    g226/A4                                              +0    3892   
    g226/ZN            nr04d1            1   5.2  326  +146    4038 R 
    full_r_reg/D  <<<  dfcrq1                            +0    4038   
    full_r_reg/CP      setup                     3000   +71    4108 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock write_clk)      capture                                15000 R 
                       latency                        +1000   16000 R 
                       uncertainty                     -375   15625 R 
                       adjustments                    -1500   14125   
----------------------------------------------------------------------
Exception    : 'path_adjusts/PA_C2C' path adjust   -1500ps
Cost Group   : 'R2R' (path_group 'fifo_constraints.sdc_line_202')
Timing slack :   10017ps 
Start-point  : f/cb_seqi/full_r_reg/CP
End-point    : f/cb_seqi/full_r_reg/D

             Pin                       Type       Fanout  Load  Slew Delay Arrival   
                                                          (fF)  (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock wr_vir_clk_i)                 launch                                      0 R 
(fifo_constraints.sdc_line_115)      ext delay                       +7750    7750 F 
wr_data_pad[0]                       in port           1 2828.0 2500    +0    7750 F 
pc3d01_14/PAD                                                           +0    7750   
pc3d01_14/CIN                   (P)  pc3d01           16  172.1  352  +969    8719 F 
m/wr_data[0] 
  cb_seqi/wr_data[0] 
    mem_reg[0][0]/D             <<<  decrq1                             +0    8719   
    mem_reg[0][0]/CP                 setup                      3000  +259    8978 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock write_clk)                    capture                                 15000 R 
                                     latency                         +1000   16000 R 
                                     uncertainty                      -375   15625 R 
                                     adjustments                     -1500   14125   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/PA_I2C' path adjust   -1500ps
Cost Group   : 'I2R' (path_group 'fifo_constraints.sdc_line_200')
Timing slack :    5147ps 
Start-point  : wr_data_pad[0]
End-point    : m/cb_seqi/mem_reg[0][0]/D

(P) : Instance is preserved

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                    Message Text                                                                     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| PA-7       |Info    |   26 |Resetting power analysis results.                                                                                                                    |
|            |        |      |All computed switching activities are removed.                                                                                                       |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                         |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.                                                                |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate)                                                                 |
|            |        |      | to enable filename, column, and line number tracking in the datapath report.                                                                        |
| SYNTH-2    |Info    |    1 |Done synthesizing.                                                                                                                                   |
| SYNTH-4    |Info    |    1 |Mapping.                                                                                                                                             |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               51341        0 

      Cost Group            Target    Slack    Diff.  Constr.
-------------------------------------------------------------
             I2R               113     5147             13500     (launch clock period: 15000)
             R2R               117    10017             13500     (launch clock period: 15000)
             R2O               445    19293             28500     (launch clock period: 30000)


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   172        100.0
Excluded from State Retention     172        100.0
    - Will not convert            172        100.0
      - Preserved                   0          0.0
      - Power intent excluded     172        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 3, CPU_Time 2.8898650000000004
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:57 (Feb20) |  523.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:03(00:00:03) |  44.6( 42.9) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:01) |  13.9( 14.3) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:50) |  00:00:02(00:00:03) |  41.5( 42.9) |   10:59:04 (Feb20) |  849.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo_top/fv_map.fv.json' for netlist 'fv/fifo_top/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo_top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:57 (Feb20) |  523.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:03(00:00:03) |  39.0( 37.5) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:01) |  12.1( 12.5) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:50) |  00:00:02(00:00:03) |  36.3( 37.5) |   10:59:04 (Feb20) |  849.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:51) |  00:00:01(00:00:01) |  12.6( 12.5) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.008644000000000318
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:57 (Feb20) |  523.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:03(00:00:03) |  39.1( 37.5) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:01) |  12.2( 12.5) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:50) |  00:00:02(00:00:03) |  36.3( 37.5) |   10:59:04 (Feb20) |  849.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:51) |  00:00:01(00:00:01) |  12.6( 12.5) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:51) |  00:00:00(00:00:00) |  -0.1(  0.0) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo_top ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:57 (Feb20) |  523.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:03(00:00:03) |  39.1( 37.5) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:01) |  12.2( 12.5) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:50) |  00:00:02(00:00:03) |  36.3( 37.5) |   10:59:04 (Feb20) |  849.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:51) |  00:00:01(00:00:01) |  12.6( 12.5) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:51) |  00:00:00(00:00:00) |  -0.1(  0.0) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 51341        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                51341        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  51341        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.9907600000000016
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:57 (Feb20) |  523.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:03(00:00:03) |  34.7( 37.5) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:01) |  10.8( 12.5) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:50) |  00:00:02(00:00:03) |  32.3( 37.5) |   10:59:04 (Feb20) |  849.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:51) |  00:00:01(00:00:01) |  11.2( 12.5) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:51) |  00:00:00(00:00:00) |  -0.1(  0.0) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:51) |  00:00:00(00:00:00) |  11.1(  0.0) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:57 (Feb20) |  523.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:03(00:00:03) |  34.7( 37.5) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:00 (Feb20) |  523.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:01) |  10.8( 12.5) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:01 (Feb20) |  849.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:50) |  00:00:02(00:00:03) |  32.3( 37.5) |   10:59:04 (Feb20) |  849.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:51) |  00:00:01(00:00:01) |  11.2( 12.5) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:51) |  00:00:00(00:00:00) |  -0.1(  0.0) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:51) |  00:00:00(00:00:00) |  11.1(  0.0) |   10:59:05 (Feb20) |  849.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:59:05 (Feb20) |  849.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       619     55155       849
##>M:Pre Cleanup                        0         -         -       619     55155       849
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       380     51136       849
##>M:Const Prop                         0      5147         0       380     51136       849
##>M:Cleanup                            0      5147         0       380     51136       849
##>M:MBCI                               0         -         -       380     51136       849
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo_top'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(run.tcl) 98: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(run.tcl) 99: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:14 (Feb20) |  299.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:42) |  00:00:08(00:00:42) |  46.3( 80.8) |   10:58:56 (Feb20) |  523.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:46) |  00:00:04(00:00:04) |  25.6(  7.7) |   10:59:00 (Feb20) |  523.0 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:04(00:00:06) |  28.0( 11.5) |   10:59:06 (Feb20) |  858.2 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 100: write_snapshot -outdir $_REPORTS_PATH -tag map
%# Begin write_snapshot (02/20 10:59:06, mem=1686.39M)
%# Begin qos_stats (02/20 10:59:06, mem=1686.39M)
        Computing arrivals and requireds.
%# End qos_stats (02/20 10:59:06, total cpu=13:30:00, real=13:30:00, peak res=858.20M, current mem=1686.39M)


Working Directory = /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis
QoS Summary for fifo_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     5,270           5,147
  R2R (ps):                    11,174          10,017
  I2R (ps):                     5,270           5,147
  R2O (ps):                    20,904          19,293
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     55,158          51,341
Total Cell Area:               55,158          51,341
Leaf Instances:                   619             380
Total Instances:                  619             380
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:14        00:30:08
Real Runtime (h:m:s):        00:30:46        00:30:06
CPU  Elapsed (h:m:s):        00:30:19        00:30:27
Real Elapsed (h:m:s):        00:30:48        00:30:54
Memory (MB):                  1676.29         1686.39
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:52
Total Memory (MB):     1694.39
Executable Version:    21.18-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : fifo_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'report_files/map_fifo_top.db' for 'fifo_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (02/20 10:59:06, total cpu=13:30:00, real=13:30:00, peak res=858.20M, current mem=1694.39M)
@file(run.tcl) 101: report_summary -directory $_REPORTS_PATH


Working Directory = /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis
QoS Summary for fifo_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     5,270           5,147
  R2R (ps):                    11,174          10,017
  I2R (ps):                     5,270           5,147
  R2O (ps):                    20,904          19,293
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     55,158          51,341
Total Cell Area:               55,158          51,341
Leaf Instances:                   619             380
Total Instances:                  619             380
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:14        00:30:08
Real Runtime (h:m:s):        00:30:46        00:30:06
CPU  Elapsed (h:m:s):        00:30:19        00:30:27
Real Elapsed (h:m:s):        00:30:48        00:30:54
Memory (MB):                  1676.29         1686.39
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:52
Total Memory (MB):     1694.39
Executable Version:    21.18-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 102: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(run.tcl) 103: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_map.v
@file(run.tcl) 104: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_map.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(run.tcl) 106: write_do_lec -revised_design fv_map -logfile ${_OUTPUTS_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'output_files/rtl2intermediate.lec.do'.
        : Alias mapping flow is enabled.
@file(run.tcl) 112: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(run.tcl) 113: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo_top' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 51341        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                51341        0         0         0        0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 51341        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                51341        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  51341        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  51341        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 51341        0         0         0        0        0
 rem_inv_qb                51341        0         0         0        0        0
 seq_res_area              51335        0         0         0        0        0
 glob_area                 51329        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         1  (        1 /        1 )  0.00
    seq_res_area        14  (        1 /        1 )  1.74
        io_phase         2  (        0 /        0 )  0.00
       gate_comp         2  (        0 /        0 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        16  (        4 /       16 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                51329        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  51329        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  51329        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 51329        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         2  (        0 /        0 )  0.01
       gate_comp         2  (        0 /        0 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        14  (        0 /       14 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                51329        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  51329        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                    Message Text                                                                     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1      |Info    |    2 |Wrote dofile.                                                                                                                                        |
| CFM-5      |Info    |    1 |Wrote formal verification information.                                                                                                               |
| PA-7       |Info    |    4 |Resetting power analysis results.                                                                                                                    |
|            |        |      |All computed switching activities are removed.                                                                                                       |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.                                                                |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate)                                                                 |
|            |        |      | to enable filename, column, and line number tracking in the datapath report.                                                                        |
| SYNTH-5    |Info    |    1 |Done mapping.                                                                                                                                        |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                                                                                                                            |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo_top'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(run.tcl) 114: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
%# Begin write_snapshot (02/20 10:59:09, mem=1651.37M)
%# Begin qos_stats (02/20 10:59:09, mem=1687.21M)
        Computing arrivals and requireds.
%# End qos_stats (02/20 10:59:09, total cpu=13:30:00, real=13:30:00, peak res=858.20M, current mem=1687.21M)


Working Directory = /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis
QoS Summary for fifo_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     5,270           5,147           5,147
  R2R (ps):                    11,174          10,017           9,795
  I2R (ps):                     5,270           5,147           5,147
  R2O (ps):                    20,904          19,293          19,293
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     55,158          51,341          51,329
Total Cell Area:               55,158          51,341          51,329
Leaf Instances:                   619             380             379
Total Instances:                  619             380             379
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:14        00:30:08        00:30:02
Real Runtime (h:m:s):        00:30:46        00:30:06        00:30:03
CPU  Elapsed (h:m:s):        00:30:19        00:30:27        00:30:29
Real Elapsed (h:m:s):        00:30:48        00:30:54        00:30:57
Memory (MB):                  1676.29         1686.39         1687.21
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:55
Total Memory (MB):     1695.21
Executable Version:    21.18-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : fifo_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'report_files/syn_opt_fifo_top.db' for 'fifo_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (02/20 10:59:09, total cpu=13:30:00, real=13:30:00, peak res=858.20M, current mem=1695.21M)
@file(run.tcl) 115: report_summary -directory $_REPORTS_PATH


Working Directory = /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis
QoS Summary for fifo_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     5,270           5,147           5,147
  R2R (ps):                    11,174          10,017           9,795
  I2R (ps):                     5,270           5,147           5,147
  R2O (ps):                    20,904          19,293          19,293
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     55,158          51,341          51,329
Total Cell Area:               55,158          51,341          51,329
Leaf Instances:                   619             380             379
Total Instances:                  619             380             379
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:30:14        00:30:08        00:30:02
Real Runtime (h:m:s):        00:30:46        00:30:06        00:30:03
CPU  Elapsed (h:m:s):        00:30:19        00:30:27        00:30:29
Real Elapsed (h:m:s):        00:30:48        00:30:54        00:30:57
Memory (MB):                  1676.29         1686.39         1687.21
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:30:55
Total Memory (MB):     1695.21
Executable Version:    21.18-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 117: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(run.tcl) 118: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:14 (Feb20) |  299.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:42) |  00:00:08(00:00:42) |  41.7( 76.4) |   10:58:56 (Feb20) |  523.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:46) |  00:00:04(00:00:04) |  23.0(  7.3) |   10:59:00 (Feb20) |  523.0 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:04(00:00:06) |  25.2( 10.9) |   10:59:06 (Feb20) |  858.2 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:55) |  00:00:01(00:00:03) |  10.1(  5.5) |   10:59:09 (Feb20) |  858.2 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 120: write_snapshot -outdir $_REPORTS_PATH -tag final
%# Begin write_snapshot (02/20 10:59:09, mem=1695.21M)
%# Begin qos_stats (02/20 10:59:09, mem=1695.21M)
        Computing arrivals and requireds.
%# End qos_stats (02/20 10:59:09, total cpu=13:30:00, real=13:30:00, peak res=858.20M, current mem=1695.21M)


Working Directory = /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis
QoS Summary for fifo_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     5,270           5,147           5,147           5,147
  R2R (ps):                    11,174          10,017           9,795           9,795
  I2R (ps):                     5,270           5,147           5,147           5,147
  R2O (ps):                    20,904          19,293          19,293          19,293
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     55,158          51,341          51,329          51,329
Total Cell Area:               55,158          51,341          51,329          51,329
Leaf Instances:                   619             380             379             379
Total Instances:                  619             380             379             379
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:30:14        00:30:08        00:30:02        00:30:00
Real Runtime (h:m:s):        00:30:46        00:30:06        00:30:03        00:30:00
CPU  Elapsed (h:m:s):        00:30:19        00:30:27        00:30:29        00:30:29
Real Elapsed (h:m:s):        00:30:48        00:30:54        00:30:57        00:30:57
Memory (MB):                  1676.29         1686.39         1687.21         1695.21
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:30:55
Total Memory (MB):     1695.21
Executable Version:    21.18-s082_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : fifo_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'report_files/final_fifo_top.db' for 'fifo_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (02/20 10:59:09, total cpu=13:30:00, real=13:30:00, peak res=858.20M, current mem=1695.21M)
@file(run.tcl) 121: report_summary -directory $_REPORTS_PATH


Working Directory = /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis
QoS Summary for fifo_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     5,270           5,147           5,147           5,147
  R2R (ps):                    11,174          10,017           9,795           9,795
  I2R (ps):                     5,270           5,147           5,147           5,147
  R2O (ps):                    20,904          19,293          19,293          19,293
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     55,158          51,341          51,329          51,329
Total Cell Area:               55,158          51,341          51,329          51,329
Leaf Instances:                   619             380             379             379
Total Instances:                  619             380             379             379
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:30:14        00:30:08        00:30:02        00:30:00
Real Runtime (h:m:s):        00:30:46        00:30:06        00:30:03        00:30:00
CPU  Elapsed (h:m:s):        00:30:19        00:30:27        00:30:29        00:30:29
Real Elapsed (h:m:s):        00:30:48        00:30:54        00:30:57        00:30:57
Memory (MB):                  1676.29         1686.39         1687.21         1695.21
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:30:55
Total Memory (MB):     1695.21
Executable Version:    21.18-s082_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 122: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_incremental.v 
@file(run.tcl) 124: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_incremental.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(run.tcl) 128: write_sdf -version 2.1 -recrem split -setuphold merge_when_paired -edges check_edge > ${_OUTPUTS_PATH}/async_fifo_synth.sdf
@file(run.tcl) 134: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_incremental.v -logfile  ${_OUTPUTS_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo_top/fifo_top_incrementalv.fv.json' for netlist 'output_files/fifo_top_incremental.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'output_files/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
@file(run.tcl) 138: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(run.tcl) 139: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:58:14 (Feb20) |  299.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:42) |  00:00:08(00:00:42) |  39.6( 75.0) |   10:58:56 (Feb20) |  523.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:46) |  00:00:04(00:00:04) |  21.9(  7.1) |   10:59:00 (Feb20) |  523.0 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:04(00:00:06) |  24.0( 10.7) |   10:59:06 (Feb20) |  858.2 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:55) |  00:00:01(00:00:03) |   9.6(  5.4) |   10:59:09 (Feb20) |  858.2 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:56) |  00:00:00(00:00:01) |   4.9(  1.8) |   10:59:10 (Feb20) |  858.2 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 140: puts "============================"
============================
@file(run.tcl) 142: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(run.tcl) 143: puts "============================"
============================
#@ End verbose source ./Scripts/run.tcl
@genus:root: 2> ls
Constraints
RTL_source
Scripts
flex830.log
fv
genus.cmd
genus.cmd1
genus.cmd2
genus.cmd3
genus.cmd4
genus.cmd5
genus.log
genus.log1
genus.log2
genus.log3
genus.log4
genus.log5
output_files
report_files
@genus:root: 3> gedit genus.log
@genus:root: 4> gedit genus.log5
@genus:root: 5> ls
Constraints
RTL_source
Scripts
flex830.log
fv
genus.cmd
genus.cmd1
genus.cmd2
genus.cmd3
genus.cmd4
genus.cmd5
genus.log
genus.log1
genus.log2
genus.log3
genus.log4
genus.log5
output_files
report_files
@genus:root: 6> cd output_files/
@genus:root: 7> ls
async_fifo_synth.sdf
fifo_top_generic.sdc
fifo_top_generic.v
fifo_top_incremental.sdc
fifo_top_incremental.v
fifo_top_map.sdc
fifo_top_map.v
intermediate2final.lec.do
rtl2intermediate.lec.do
@genus:root: 8> cd fifo_top_incremental.v
couldn't change working directory to "fifo_top_incremental.v": not a directory
@genus:root: 9> gedit fifo_top_incremental.v

Lic Summary:
[11:03:50.379336] Cdslmd servers: cadence-c2s
[11:03:50.379346] Feature usage summary:
[11:03:50.379347] Genus_Synthesis

Normal exit.