
SourceCodeRFL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a308  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f4  0800a418  0800a418  0001a418  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa0c  0800aa0c  0002024c  2**0
                  CONTENTS
  4 .ARM          00000000  0800aa0c  0800aa0c  0002024c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800aa0c  0800aa0c  0002024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa0c  0800aa0c  0001aa0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aa10  0800aa10  0001aa10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  0800aa14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  2000024c  0800ac60  0002024c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000050c  0800ac60  0002050c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011834  00000000  00000000  00020275  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b3e  00000000  00000000  00031aa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f88  00000000  00000000  000345e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e60  00000000  00000000  00035570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a0f4  00000000  00000000  000363d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013719  00000000  00000000  000504c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000919e5  00000000  00000000  00063bdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f55c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052b4  00000000  00000000  000f5614  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000024c 	.word	0x2000024c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a400 	.word	0x0800a400

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000250 	.word	0x20000250
 800014c:	0800a400 	.word	0x0800a400

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__aeabi_f2iz>:
 8000f84:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f88:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f8c:	d30f      	bcc.n	8000fae <__aeabi_f2iz+0x2a>
 8000f8e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f92:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f96:	d90d      	bls.n	8000fb4 <__aeabi_f2iz+0x30>
 8000f98:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f9c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fa0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000fa4:	fa23 f002 	lsr.w	r0, r3, r2
 8000fa8:	bf18      	it	ne
 8000faa:	4240      	negne	r0, r0
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0000 	mov.w	r0, #0
 8000fb2:	4770      	bx	lr
 8000fb4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000fb8:	d101      	bne.n	8000fbe <__aeabi_f2iz+0x3a>
 8000fba:	0242      	lsls	r2, r0, #9
 8000fbc:	d105      	bne.n	8000fca <__aeabi_f2iz+0x46>
 8000fbe:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000fc2:	bf08      	it	eq
 8000fc4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000fc8:	4770      	bx	lr
 8000fca:	f04f 0000 	mov.w	r0, #0
 8000fce:	4770      	bx	lr

08000fd0 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
	if(rxByte == '\r')
 8000fd8:	4b1f      	ldr	r3, [pc, #124]	; (8001058 <HAL_UART_RxCpltCallback+0x88>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b0d      	cmp	r3, #13
 8000fde:	d11d      	bne.n	800101c <HAL_UART_RxCpltCallback+0x4c>
	{
		en_state_robot = bluetooth_check_string_stop_start_robot(rxBuffer);
 8000fe0:	481e      	ldr	r0, [pc, #120]	; (800105c <HAL_UART_RxCpltCallback+0x8c>)
 8000fe2:	f005 ff3b 	bl	8006e5c <bluetooth_check_string_stop_start_robot>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	461a      	mov	r2, r3
 8000fea:	4b1d      	ldr	r3, [pc, #116]	; (8001060 <HAL_UART_RxCpltCallback+0x90>)
 8000fec:	701a      	strb	r2, [r3, #0]
		bluetooth_rx_change_kx(rxBuffer);
 8000fee:	481b      	ldr	r0, [pc, #108]	; (800105c <HAL_UART_RxCpltCallback+0x8c>)
 8000ff0:	f005 ffbe 	bl	8006f70 <bluetooth_rx_change_kx>
		change_line_sensor_read(rxBuffer);
 8000ff4:	4819      	ldr	r0, [pc, #100]	; (800105c <HAL_UART_RxCpltCallback+0x8c>)
 8000ff6:	f006 fa33 	bl	8007460 <change_line_sensor_read>
		for(uint8_t i =0; i < sizeof(rxBuffer); i++)
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	73fb      	strb	r3, [r7, #15]
 8000ffe:	e009      	b.n	8001014 <HAL_UART_RxCpltCallback+0x44>
		{
			rxBuffer[i] = 0;
 8001000:	7bfb      	ldrb	r3, [r7, #15]
 8001002:	4a16      	ldr	r2, [pc, #88]	; (800105c <HAL_UART_RxCpltCallback+0x8c>)
 8001004:	2100      	movs	r1, #0
 8001006:	54d1      	strb	r1, [r2, r3]
			rxBufferIndex = 0;
 8001008:	4b16      	ldr	r3, [pc, #88]	; (8001064 <HAL_UART_RxCpltCallback+0x94>)
 800100a:	2200      	movs	r2, #0
 800100c:	701a      	strb	r2, [r3, #0]
		for(uint8_t i =0; i < sizeof(rxBuffer); i++)
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	3301      	adds	r3, #1
 8001012:	73fb      	strb	r3, [r7, #15]
 8001014:	7bfb      	ldrb	r3, [r7, #15]
 8001016:	2b09      	cmp	r3, #9
 8001018:	d9f2      	bls.n	8001000 <HAL_UART_RxCpltCallback+0x30>
 800101a:	e00c      	b.n	8001036 <HAL_UART_RxCpltCallback+0x66>
		}
	}
	else
	{
		rxBuffer[rxBufferIndex] = rxByte;
 800101c:	4b11      	ldr	r3, [pc, #68]	; (8001064 <HAL_UART_RxCpltCallback+0x94>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	461a      	mov	r2, r3
 8001022:	4b0d      	ldr	r3, [pc, #52]	; (8001058 <HAL_UART_RxCpltCallback+0x88>)
 8001024:	7819      	ldrb	r1, [r3, #0]
 8001026:	4b0d      	ldr	r3, [pc, #52]	; (800105c <HAL_UART_RxCpltCallback+0x8c>)
 8001028:	5499      	strb	r1, [r3, r2]
		rxBufferIndex++;
 800102a:	4b0e      	ldr	r3, [pc, #56]	; (8001064 <HAL_UART_RxCpltCallback+0x94>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	3301      	adds	r3, #1
 8001030:	b2da      	uxtb	r2, r3
 8001032:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <HAL_UART_RxCpltCallback+0x94>)
 8001034:	701a      	strb	r2, [r3, #0]
	}
	if(rxBufferIndex >= 20)
 8001036:	4b0b      	ldr	r3, [pc, #44]	; (8001064 <HAL_UART_RxCpltCallback+0x94>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	2b13      	cmp	r3, #19
 800103c:	d902      	bls.n	8001044 <HAL_UART_RxCpltCallback+0x74>
	{
		rxBufferIndex = 0;
 800103e:	4b09      	ldr	r3, [pc, #36]	; (8001064 <HAL_UART_RxCpltCallback+0x94>)
 8001040:	2200      	movs	r2, #0
 8001042:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxByte, 1);
 8001044:	2201      	movs	r2, #1
 8001046:	4904      	ldr	r1, [pc, #16]	; (8001058 <HAL_UART_RxCpltCallback+0x88>)
 8001048:	4807      	ldr	r0, [pc, #28]	; (8001068 <HAL_UART_RxCpltCallback+0x98>)
 800104a:	f003 ffda 	bl	8005002 <HAL_UART_Receive_IT>
}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	200003ba 	.word	0x200003ba
 800105c:	200003bc 	.word	0x200003bc
 8001060:	2000000e 	.word	0x2000000e
 8001064:	200003c6 	.word	0x200003c6
 8001068:	20000370 	.word	0x20000370

0800106c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	static uint8_t tim3_1ms_count = 0;
	static uint16_t tim3_100ms_count = 0;
	if (htim->Instance == TIM4)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a16      	ldr	r2, [pc, #88]	; (80010d4 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d10f      	bne.n	800109e <HAL_TIM_PeriodElapsedCallback+0x32>
	{
		tim3_1ms_count++;
 800107e:	4b16      	ldr	r3, [pc, #88]	; (80010d8 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	3301      	adds	r3, #1
 8001084:	b2da      	uxtb	r2, r3
 8001086:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001088:	701a      	strb	r2, [r3, #0]
		if(tim3_1ms_count	== 10)
 800108a:	4b13      	ldr	r3, [pc, #76]	; (80010d8 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	2b0a      	cmp	r3, #10
 8001090:	d105      	bne.n	800109e <HAL_TIM_PeriodElapsedCallback+0x32>
		{
			tim3_1ms_count = 0;
 8001092:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]
			tim3_1ms_flag = 1;
 8001098:	4b10      	ldr	r3, [pc, #64]	; (80010dc <HAL_TIM_PeriodElapsedCallback+0x70>)
 800109a:	2201      	movs	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]
		}
	}

	if (htim->Instance == TIM4)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a0c      	ldr	r2, [pc, #48]	; (80010d4 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d110      	bne.n	80010ca <HAL_TIM_PeriodElapsedCallback+0x5e>
	{
		tim3_100ms_count++;
 80010a8:	4b0d      	ldr	r3, [pc, #52]	; (80010e0 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80010aa:	881b      	ldrh	r3, [r3, #0]
 80010ac:	3301      	adds	r3, #1
 80010ae:	b29a      	uxth	r2, r3
 80010b0:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80010b2:	801a      	strh	r2, [r3, #0]
		if(tim3_100ms_count	== 1000)
 80010b4:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80010b6:	881b      	ldrh	r3, [r3, #0]
 80010b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010bc:	d105      	bne.n	80010ca <HAL_TIM_PeriodElapsedCallback+0x5e>
		{
			tim3_100ms_count = 0;
 80010be:	4b08      	ldr	r3, [pc, #32]	; (80010e0 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	801a      	strh	r2, [r3, #0]
			tim3_100ms_flag = 1;
 80010c4:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bc80      	pop	{r7}
 80010d2:	4770      	bx	lr
 80010d4:	40000800 	.word	0x40000800
 80010d8:	200003cc 	.word	0x200003cc
 80010dc:	200003b8 	.word	0x200003b8
 80010e0:	200003ce 	.word	0x200003ce
 80010e4:	200003b9 	.word	0x200003b9

080010e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ea:	b08d      	sub	sp, #52	; 0x34
 80010ec:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ee:	f000 fe35 	bl	8001d5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010f2:	f000 f8fd 	bl	80012f0 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f6:	f000 faff 	bl	80016f8 <MX_GPIO_Init>
  MX_ADC1_Init();
 80010fa:	f000 f955 	bl	80013a8 <MX_ADC1_Init>
  MX_TIM1_Init();
 80010fe:	f000 f991 	bl	8001424 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8001102:	f000 facf 	bl	80016a4 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001106:	f000 fa01 	bl	800150c <MX_TIM2_Init>
  MX_TIM4_Init();
 800110a:	f000 fa7f 	bl	800160c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  IC74HC4051_Init(hadc1, GPIOA, SA_4051_Pin, SB_4051_Pin, SC_4051_Pin);												// Port: ADC COM // Pin: S0 S1 S2
 800110e:	4e61      	ldr	r6, [pc, #388]	; (8001294 <main+0x1ac>)
 8001110:	2340      	movs	r3, #64	; 0x40
 8001112:	930b      	str	r3, [sp, #44]	; 0x2c
 8001114:	2304      	movs	r3, #4
 8001116:	930a      	str	r3, [sp, #40]	; 0x28
 8001118:	2302      	movs	r3, #2
 800111a:	9309      	str	r3, [sp, #36]	; 0x24
 800111c:	4b5e      	ldr	r3, [pc, #376]	; (8001298 <main+0x1b0>)
 800111e:	9308      	str	r3, [sp, #32]
 8001120:	466d      	mov	r5, sp
 8001122:	f106 0410 	add.w	r4, r6, #16
 8001126:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001128:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800112a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800112e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001132:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001136:	f004 ff1b 	bl	8005f70 <IC74HC4051_Init>
  IC74HC595_Init(GPIOA, GPIOA, ST_595_GPIO_Port, DA_595_Pin, SH_595_Pin, ST_595_Pin);								// DS SH ST
 800113a:	2320      	movs	r3, #32
 800113c:	9301      	str	r3, [sp, #4]
 800113e:	2308      	movs	r3, #8
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2301      	movs	r3, #1
 8001144:	4a54      	ldr	r2, [pc, #336]	; (8001298 <main+0x1b0>)
 8001146:	4954      	ldr	r1, [pc, #336]	; (8001298 <main+0x1b0>)
 8001148:	4853      	ldr	r0, [pc, #332]	; (8001298 <main+0x1b0>)
 800114a:	f004 ff43 	bl	8005fd4 <IC74HC595_Init>
 	/*Init GPIO Motor for Lib*/
  		TimerInit(	&htim2, &htim2,																					\
 800114e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001152:	9303      	str	r3, [sp, #12]
 8001154:	4b51      	ldr	r3, [pc, #324]	; (800129c <main+0x1b4>)
 8001156:	9302      	str	r3, [sp, #8]
 8001158:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	4b4e      	ldr	r3, [pc, #312]	; (8001298 <main+0x1b0>)
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2304      	movs	r3, #4
 8001164:	2200      	movs	r2, #0
 8001166:	494e      	ldr	r1, [pc, #312]	; (80012a0 <main+0x1b8>)
 8001168:	484d      	ldr	r0, [pc, #308]	; (80012a0 <main+0x1b8>)
 800116a:	f005 fbf9 	bl	8006960 <TimerInit>
  					TIM_CHANNEL_1, TIM_CHANNEL_2, 																	\
					DIR_RIGHT_GPIO_Port, DIR_RIGHT_Pin, 															\
					DIR_LEFT_GPIO_Port, DIR_LEFT_Pin);																\
	/*Init GPIO UART for Lib*/
		bluetooth_init_UART(&huart3);
 800116e:	484d      	ldr	r0, [pc, #308]	; (80012a4 <main+0x1bc>)
 8001170:	f005 fe62 	bl	8006e38 <bluetooth_init_UART>
	/*Init GPIO UART for Lib*/
//		HC_SR04_init(htim1, TIM_CHANNEL_1, TIM_CHANNEL_1, TIM_IT_CC1, TRIG_PORT, TRIG_PIN);
	/*Start counter timer*/
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001174:	2100      	movs	r1, #0
 8001176:	484a      	ldr	r0, [pc, #296]	; (80012a0 <main+0x1b8>)
 8001178:	f002 fcba 	bl	8003af0 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800117c:	2104      	movs	r1, #4
 800117e:	4848      	ldr	r0, [pc, #288]	; (80012a0 <main+0x1b8>)
 8001180:	f002 fcb6 	bl	8003af0 <HAL_TIM_PWM_Start>

		HAL_TIM_Base_Start_IT(&htim4);
 8001184:	4848      	ldr	r0, [pc, #288]	; (80012a8 <main+0x1c0>)
 8001186:	f002 fc09 	bl	800399c <HAL_TIM_Base_Start_IT>

		HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 800118a:	2100      	movs	r1, #0
 800118c:	4847      	ldr	r0, [pc, #284]	; (80012ac <main+0x1c4>)
 800118e:	f002 fda9 	bl	8003ce4 <HAL_TIM_IC_Start_IT>

	HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxByte, 1);
 8001192:	2201      	movs	r2, #1
 8001194:	4946      	ldr	r1, [pc, #280]	; (80012b0 <main+0x1c8>)
 8001196:	4843      	ldr	r0, [pc, #268]	; (80012a4 <main+0x1bc>)
 8001198:	f003 ff33 	bl	8005002 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		/*100ms lay mau sensor HC_SR04*/
			if(tim3_100ms_flag == 1)
 800119c:	4b45      	ldr	r3, [pc, #276]	; (80012b4 <main+0x1cc>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d108      	bne.n	80011b6 <main+0xce>
			{
				tim3_100ms_flag = 0;
 80011a4:	4b43      	ldr	r3, [pc, #268]	; (80012b4 <main+0x1cc>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	701a      	strb	r2, [r3, #0]
				dis = HCSR04_GetDis(); 	/*Value dis: robot_block*/
 80011aa:	f004 fd89 	bl	8005cc0 <HCSR04_GetDis>
 80011ae:	4603      	mov	r3, r0
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	4b41      	ldr	r3, [pc, #260]	; (80012b8 <main+0x1d0>)
 80011b4:	801a      	strh	r2, [r3, #0]
			}
		/*Start by bluetooth*/
			switch(en_state_robot)
 80011b6:	4b41      	ldr	r3, [pc, #260]	; (80012bc <main+0x1d4>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	d865      	bhi.n	800128a <main+0x1a2>
 80011be:	a201      	add	r2, pc, #4	; (adr r2, 80011c4 <main+0xdc>)
 80011c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c4:	080011d9 	.word	0x080011d9
 80011c8:	08001233 	.word	0x08001233
 80011cc:	0800126d 	.word	0x0800126d
 80011d0:	0800128b 	.word	0x0800128b
 80011d4:	08001271 	.word	0x08001271
			{
				case START_ROBOT:
					if(tim3_1ms_flag == 1)
 80011d8:	4b39      	ldr	r3, [pc, #228]	; (80012c0 <main+0x1d8>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d156      	bne.n	800128e <main+0x1a6>
					{
						tim3_1ms_flag = 0;
 80011e0:	4b37      	ldr	r3, [pc, #220]	; (80012c0 <main+0x1d8>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	701a      	strb	r2, [r3, #0]
						if(dis < 10 && i2 == 0)
 80011e6:	4b34      	ldr	r3, [pc, #208]	; (80012b8 <main+0x1d0>)
 80011e8:	881b      	ldrh	r3, [r3, #0]
 80011ea:	2b09      	cmp	r3, #9
 80011ec:	d815      	bhi.n	800121a <main+0x132>
 80011ee:	4b35      	ldr	r3, [pc, #212]	; (80012c4 <main+0x1dc>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d111      	bne.n	800121a <main+0x132>
						{
							i2 = 1;
 80011f6:	4b33      	ldr	r3, [pc, #204]	; (80012c4 <main+0x1dc>)
 80011f8:	2201      	movs	r2, #1
 80011fa:	701a      	strb	r2, [r3, #0]
							Ne_vat_can___Cua_phai(speed_Right, speed_Left, Time_Move, Time_Right, Time_Left);
 80011fc:	4b32      	ldr	r3, [pc, #200]	; (80012c8 <main+0x1e0>)
 80011fe:	7818      	ldrb	r0, [r3, #0]
 8001200:	4b32      	ldr	r3, [pc, #200]	; (80012cc <main+0x1e4>)
 8001202:	7819      	ldrb	r1, [r3, #0]
 8001204:	4b32      	ldr	r3, [pc, #200]	; (80012d0 <main+0x1e8>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	4b32      	ldr	r3, [pc, #200]	; (80012d4 <main+0x1ec>)
 800120a:	681c      	ldr	r4, [r3, #0]
 800120c:	4b32      	ldr	r3, [pc, #200]	; (80012d8 <main+0x1f0>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	9300      	str	r3, [sp, #0]
 8001212:	4623      	mov	r3, r4
 8001214:	f004 fe56 	bl	8005ec4 <Ne_vat_can___Cua_phai>
						{
							PID_control(kx, threshold_main_def);
							i2 = 0;
						}
					}
					break;
 8001218:	e039      	b.n	800128e <main+0x1a6>
						else if(dis >= 10)
 800121a:	4b27      	ldr	r3, [pc, #156]	; (80012b8 <main+0x1d0>)
 800121c:	881b      	ldrh	r3, [r3, #0]
 800121e:	2b09      	cmp	r3, #9
 8001220:	d935      	bls.n	800128e <main+0x1a6>
							PID_control(kx, threshold_main_def);
 8001222:	492e      	ldr	r1, [pc, #184]	; (80012dc <main+0x1f4>)
 8001224:	482e      	ldr	r0, [pc, #184]	; (80012e0 <main+0x1f8>)
 8001226:	f004 fdc1 	bl	8005dac <PID_control>
							i2 = 0;
 800122a:	4b26      	ldr	r3, [pc, #152]	; (80012c4 <main+0x1dc>)
 800122c:	2200      	movs	r2, #0
 800122e:	701a      	strb	r2, [r3, #0]
					break;
 8001230:	e02d      	b.n	800128e <main+0x1a6>
				case STOP_ROBOT:
					if(i == 0)
 8001232:	4b2c      	ldr	r3, [pc, #176]	; (80012e4 <main+0x1fc>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d110      	bne.n	800125c <main+0x174>
					{
						motor_move(-40, -40);
 800123a:	f06f 0127 	mvn.w	r1, #39	; 0x27
 800123e:	f06f 0027 	mvn.w	r0, #39	; 0x27
 8001242:	f005 fde9 	bl	8006e18 <motor_move>
						HAL_Delay(500);
 8001246:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800124a:	f000 fde9 	bl	8001e20 <HAL_Delay>
						i++;
 800124e:	4b25      	ldr	r3, [pc, #148]	; (80012e4 <main+0x1fc>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	3301      	adds	r3, #1
 8001254:	b2da      	uxtb	r2, r3
 8001256:	4b23      	ldr	r3, [pc, #140]	; (80012e4 <main+0x1fc>)
 8001258:	701a      	strb	r2, [r3, #0]
 800125a:	e003      	b.n	8001264 <main+0x17c>
					}
					else
					{
						motor_move(0, 0);
 800125c:	2100      	movs	r1, #0
 800125e:	2000      	movs	r0, #0
 8001260:	f005 fdda 	bl	8006e18 <motor_move>
					}
					IC74HC595(0x00);
 8001264:	2000      	movs	r0, #0
 8001266:	f004 ff9f 	bl	80061a8 <IC74HC595>
					break;
 800126a:	e011      	b.n	8001290 <main+0x1a8>
				case CHECK_THRESHOLD:
					__NOP();
 800126c:	bf00      	nop
					break;
 800126e:	e00f      	b.n	8001290 <main+0x1a8>
				case POWER:
					motor_move(basespeedr, basespeedl);
 8001270:	4b1d      	ldr	r3, [pc, #116]	; (80012e8 <main+0x200>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	461a      	mov	r2, r3
 8001276:	4b1d      	ldr	r3, [pc, #116]	; (80012ec <main+0x204>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	4619      	mov	r1, r3
 800127c:	4610      	mov	r0, r2
 800127e:	f005 fdcb 	bl	8006e18 <motor_move>
					i = 0;
 8001282:	4b18      	ldr	r3, [pc, #96]	; (80012e4 <main+0x1fc>)
 8001284:	2200      	movs	r2, #0
 8001286:	701a      	strb	r2, [r3, #0]
					break;
 8001288:	e002      	b.n	8001290 <main+0x1a8>
				default:
					break;
 800128a:	bf00      	nop
 800128c:	e786      	b.n	800119c <main+0xb4>
					break;
 800128e:	bf00      	nop
			if(tim3_100ms_flag == 1)
 8001290:	e784      	b.n	800119c <main+0xb4>
 8001292:	bf00      	nop
 8001294:	20000268 	.word	0x20000268
 8001298:	40010800 	.word	0x40010800
 800129c:	40010c00 	.word	0x40010c00
 80012a0:	200002e0 	.word	0x200002e0
 80012a4:	20000370 	.word	0x20000370
 80012a8:	20000328 	.word	0x20000328
 80012ac:	20000298 	.word	0x20000298
 80012b0:	200003ba 	.word	0x200003ba
 80012b4:	200003b9 	.word	0x200003b9
 80012b8:	200003c8 	.word	0x200003c8
 80012bc:	2000000e 	.word	0x2000000e
 80012c0:	200003b8 	.word	0x200003b8
 80012c4:	200003cb 	.word	0x200003cb
 80012c8:	2000000f 	.word	0x2000000f
 80012cc:	20000010 	.word	0x20000010
 80012d0:	20000014 	.word	0x20000014
 80012d4:	20000018 	.word	0x20000018
 80012d8:	2000001c 	.word	0x2000001c
 80012dc:	20000000 	.word	0x20000000
 80012e0:	20000030 	.word	0x20000030
 80012e4:	200003ca 	.word	0x200003ca
 80012e8:	20000029 	.word	0x20000029
 80012ec:	2000002a 	.word	0x2000002a

080012f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b094      	sub	sp, #80	; 0x50
 80012f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012fa:	2228      	movs	r2, #40	; 0x28
 80012fc:	2100      	movs	r1, #0
 80012fe:	4618      	mov	r0, r3
 8001300:	f006 f938 	bl	8007574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001304:	f107 0314 	add.w	r3, r7, #20
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001314:	1d3b      	adds	r3, r7, #4
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001320:	2301      	movs	r3, #1
 8001322:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001324:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001328:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800132a:	2300      	movs	r3, #0
 800132c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800132e:	2301      	movs	r3, #1
 8001330:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001332:	2302      	movs	r3, #2
 8001334:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001336:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800133a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800133c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001340:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001342:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001346:	4618      	mov	r0, r3
 8001348:	f001 fd5c 	bl	8002e04 <HAL_RCC_OscConfig>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001352:	f000 fa33 	bl	80017bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001356:	230f      	movs	r3, #15
 8001358:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800135a:	2302      	movs	r3, #2
 800135c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800135e:	2300      	movs	r3, #0
 8001360:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001362:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001366:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001368:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800136c:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800136e:	f107 0314 	add.w	r3, r7, #20
 8001372:	2102      	movs	r1, #2
 8001374:	4618      	mov	r0, r3
 8001376:	f001 ffc7 	bl	8003308 <HAL_RCC_ClockConfig>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001380:	f000 fa1c 	bl	80017bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001384:	2302      	movs	r3, #2
 8001386:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001388:	2300      	movs	r3, #0
 800138a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800138c:	1d3b      	adds	r3, r7, #4
 800138e:	4618      	mov	r0, r3
 8001390:	f002 f948 	bl	8003624 <HAL_RCCEx_PeriphCLKConfig>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800139a:	f000 fa0f 	bl	80017bc <Error_Handler>
  }
}
 800139e:	bf00      	nop
 80013a0:	3750      	adds	r7, #80	; 0x50
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
	...

080013a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80013b8:	4b18      	ldr	r3, [pc, #96]	; (800141c <MX_ADC1_Init+0x74>)
 80013ba:	4a19      	ldr	r2, [pc, #100]	; (8001420 <MX_ADC1_Init+0x78>)
 80013bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <MX_ADC1_Init+0x74>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013c4:	4b15      	ldr	r3, [pc, #84]	; (800141c <MX_ADC1_Init+0x74>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013ca:	4b14      	ldr	r3, [pc, #80]	; (800141c <MX_ADC1_Init+0x74>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013d0:	4b12      	ldr	r3, [pc, #72]	; (800141c <MX_ADC1_Init+0x74>)
 80013d2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80013d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013d8:	4b10      	ldr	r3, [pc, #64]	; (800141c <MX_ADC1_Init+0x74>)
 80013da:	2200      	movs	r2, #0
 80013dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80013de:	4b0f      	ldr	r3, [pc, #60]	; (800141c <MX_ADC1_Init+0x74>)
 80013e0:	2201      	movs	r2, #1
 80013e2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013e4:	480d      	ldr	r0, [pc, #52]	; (800141c <MX_ADC1_Init+0x74>)
 80013e6:	f000 fd3f 	bl	8001e68 <HAL_ADC_Init>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80013f0:	f000 f9e4 	bl	80017bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80013f4:	2304      	movs	r3, #4
 80013f6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013f8:	2301      	movs	r3, #1
 80013fa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80013fc:	2307      	movs	r3, #7
 80013fe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001400:	1d3b      	adds	r3, r7, #4
 8001402:	4619      	mov	r1, r3
 8001404:	4805      	ldr	r0, [pc, #20]	; (800141c <MX_ADC1_Init+0x74>)
 8001406:	f000 fff3 	bl	80023f0 <HAL_ADC_ConfigChannel>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001410:	f000 f9d4 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001414:	bf00      	nop
 8001416:	3710      	adds	r7, #16
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	20000268 	.word	0x20000268
 8001420:	40012400 	.word	0x40012400

08001424 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	; 0x28
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800142a:	f107 0318 	add.w	r3, r7, #24
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]
 8001434:	609a      	str	r2, [r3, #8]
 8001436:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001438:	f107 0310 	add.w	r3, r7, #16
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001442:	463b      	mov	r3, r7
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800144e:	4b2d      	ldr	r3, [pc, #180]	; (8001504 <MX_TIM1_Init+0xe0>)
 8001450:	4a2d      	ldr	r2, [pc, #180]	; (8001508 <MX_TIM1_Init+0xe4>)
 8001452:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 35;
 8001454:	4b2b      	ldr	r3, [pc, #172]	; (8001504 <MX_TIM1_Init+0xe0>)
 8001456:	2223      	movs	r2, #35	; 0x23
 8001458:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800145a:	4b2a      	ldr	r3, [pc, #168]	; (8001504 <MX_TIM1_Init+0xe0>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8001460:	4b28      	ldr	r3, [pc, #160]	; (8001504 <MX_TIM1_Init+0xe0>)
 8001462:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001466:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001468:	4b26      	ldr	r3, [pc, #152]	; (8001504 <MX_TIM1_Init+0xe0>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800146e:	4b25      	ldr	r3, [pc, #148]	; (8001504 <MX_TIM1_Init+0xe0>)
 8001470:	2200      	movs	r2, #0
 8001472:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001474:	4b23      	ldr	r3, [pc, #140]	; (8001504 <MX_TIM1_Init+0xe0>)
 8001476:	2200      	movs	r2, #0
 8001478:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800147a:	4822      	ldr	r0, [pc, #136]	; (8001504 <MX_TIM1_Init+0xe0>)
 800147c:	f002 fa3e 	bl	80038fc <HAL_TIM_Base_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001486:	f000 f999 	bl	80017bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800148a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800148e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001490:	f107 0318 	add.w	r3, r7, #24
 8001494:	4619      	mov	r1, r3
 8001496:	481b      	ldr	r0, [pc, #108]	; (8001504 <MX_TIM1_Init+0xe0>)
 8001498:	f002 ff96 	bl	80043c8 <HAL_TIM_ConfigClockSource>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80014a2:	f000 f98b 	bl	80017bc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80014a6:	4817      	ldr	r0, [pc, #92]	; (8001504 <MX_TIM1_Init+0xe0>)
 80014a8:	f002 fbc4 	bl	8003c34 <HAL_TIM_IC_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80014b2:	f000 f983 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b6:	2300      	movs	r3, #0
 80014b8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014be:	f107 0310 	add.w	r3, r7, #16
 80014c2:	4619      	mov	r1, r3
 80014c4:	480f      	ldr	r0, [pc, #60]	; (8001504 <MX_TIM1_Init+0xe0>)
 80014c6:	f003 fc59 	bl	8004d7c <HAL_TIMEx_MasterConfigSynchronization>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 80014d0:	f000 f974 	bl	80017bc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80014d4:	2300      	movs	r3, #0
 80014d6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80014d8:	2301      	movs	r3, #1
 80014da:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80014dc:	2300      	movs	r3, #0
 80014de:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80014e4:	463b      	mov	r3, r7
 80014e6:	2200      	movs	r2, #0
 80014e8:	4619      	mov	r1, r3
 80014ea:	4806      	ldr	r0, [pc, #24]	; (8001504 <MX_TIM1_Init+0xe0>)
 80014ec:	f002 fe0e 	bl	800410c <HAL_TIM_IC_ConfigChannel>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80014f6:	f000 f961 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80014fa:	bf00      	nop
 80014fc:	3728      	adds	r7, #40	; 0x28
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000298 	.word	0x20000298
 8001508:	40012c00 	.word	0x40012c00

0800150c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08e      	sub	sp, #56	; 0x38
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001512:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001520:	f107 0320 	add.w	r3, r7, #32
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	605a      	str	r2, [r3, #4]
 8001532:	609a      	str	r2, [r3, #8]
 8001534:	60da      	str	r2, [r3, #12]
 8001536:	611a      	str	r2, [r3, #16]
 8001538:	615a      	str	r2, [r3, #20]
 800153a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800153c:	4b32      	ldr	r3, [pc, #200]	; (8001608 <MX_TIM2_Init+0xfc>)
 800153e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001542:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 35;
 8001544:	4b30      	ldr	r3, [pc, #192]	; (8001608 <MX_TIM2_Init+0xfc>)
 8001546:	2223      	movs	r2, #35	; 0x23
 8001548:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800154a:	4b2f      	ldr	r3, [pc, #188]	; (8001608 <MX_TIM2_Init+0xfc>)
 800154c:	2200      	movs	r2, #0
 800154e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001550:	4b2d      	ldr	r3, [pc, #180]	; (8001608 <MX_TIM2_Init+0xfc>)
 8001552:	2263      	movs	r2, #99	; 0x63
 8001554:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001556:	4b2c      	ldr	r3, [pc, #176]	; (8001608 <MX_TIM2_Init+0xfc>)
 8001558:	2200      	movs	r2, #0
 800155a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800155c:	4b2a      	ldr	r3, [pc, #168]	; (8001608 <MX_TIM2_Init+0xfc>)
 800155e:	2200      	movs	r2, #0
 8001560:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001562:	4829      	ldr	r0, [pc, #164]	; (8001608 <MX_TIM2_Init+0xfc>)
 8001564:	f002 f9ca 	bl	80038fc <HAL_TIM_Base_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800156e:	f000 f925 	bl	80017bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001572:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001576:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001578:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800157c:	4619      	mov	r1, r3
 800157e:	4822      	ldr	r0, [pc, #136]	; (8001608 <MX_TIM2_Init+0xfc>)
 8001580:	f002 ff22 	bl	80043c8 <HAL_TIM_ConfigClockSource>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800158a:	f000 f917 	bl	80017bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800158e:	481e      	ldr	r0, [pc, #120]	; (8001608 <MX_TIM2_Init+0xfc>)
 8001590:	f002 fa56 	bl	8003a40 <HAL_TIM_PWM_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800159a:	f000 f90f 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800159e:	2300      	movs	r3, #0
 80015a0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a2:	2300      	movs	r3, #0
 80015a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015a6:	f107 0320 	add.w	r3, r7, #32
 80015aa:	4619      	mov	r1, r3
 80015ac:	4816      	ldr	r0, [pc, #88]	; (8001608 <MX_TIM2_Init+0xfc>)
 80015ae:	f003 fbe5 	bl	8004d7c <HAL_TIMEx_MasterConfigSynchronization>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80015b8:	f000 f900 	bl	80017bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015bc:	2360      	movs	r3, #96	; 0x60
 80015be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	2200      	movs	r2, #0
 80015d0:	4619      	mov	r1, r3
 80015d2:	480d      	ldr	r0, [pc, #52]	; (8001608 <MX_TIM2_Init+0xfc>)
 80015d4:	f002 fe36 	bl	8004244 <HAL_TIM_PWM_ConfigChannel>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80015de:	f000 f8ed 	bl	80017bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	2204      	movs	r2, #4
 80015e6:	4619      	mov	r1, r3
 80015e8:	4807      	ldr	r0, [pc, #28]	; (8001608 <MX_TIM2_Init+0xfc>)
 80015ea:	f002 fe2b 	bl	8004244 <HAL_TIM_PWM_ConfigChannel>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 80015f4:	f000 f8e2 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015f8:	4803      	ldr	r0, [pc, #12]	; (8001608 <MX_TIM2_Init+0xfc>)
 80015fa:	f000 f9c9 	bl	8001990 <HAL_TIM_MspPostInit>

}
 80015fe:	bf00      	nop
 8001600:	3738      	adds	r7, #56	; 0x38
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	200002e0 	.word	0x200002e0

0800160c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001612:	f107 0308 	add.w	r3, r7, #8
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001620:	463b      	mov	r3, r7
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001628:	4b1c      	ldr	r3, [pc, #112]	; (800169c <MX_TIM4_Init+0x90>)
 800162a:	4a1d      	ldr	r2, [pc, #116]	; (80016a0 <MX_TIM4_Init+0x94>)
 800162c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 35;
 800162e:	4b1b      	ldr	r3, [pc, #108]	; (800169c <MX_TIM4_Init+0x90>)
 8001630:	2223      	movs	r2, #35	; 0x23
 8001632:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001634:	4b19      	ldr	r3, [pc, #100]	; (800169c <MX_TIM4_Init+0x90>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 800163a:	4b18      	ldr	r3, [pc, #96]	; (800169c <MX_TIM4_Init+0x90>)
 800163c:	2263      	movs	r2, #99	; 0x63
 800163e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001640:	4b16      	ldr	r3, [pc, #88]	; (800169c <MX_TIM4_Init+0x90>)
 8001642:	2200      	movs	r2, #0
 8001644:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001646:	4b15      	ldr	r3, [pc, #84]	; (800169c <MX_TIM4_Init+0x90>)
 8001648:	2200      	movs	r2, #0
 800164a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800164c:	4813      	ldr	r0, [pc, #76]	; (800169c <MX_TIM4_Init+0x90>)
 800164e:	f002 f955 	bl	80038fc <HAL_TIM_Base_Init>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8001658:	f000 f8b0 	bl	80017bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800165c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001660:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001662:	f107 0308 	add.w	r3, r7, #8
 8001666:	4619      	mov	r1, r3
 8001668:	480c      	ldr	r0, [pc, #48]	; (800169c <MX_TIM4_Init+0x90>)
 800166a:	f002 fead 	bl	80043c8 <HAL_TIM_ConfigClockSource>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001674:	f000 f8a2 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001678:	2300      	movs	r3, #0
 800167a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800167c:	2300      	movs	r3, #0
 800167e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001680:	463b      	mov	r3, r7
 8001682:	4619      	mov	r1, r3
 8001684:	4805      	ldr	r0, [pc, #20]	; (800169c <MX_TIM4_Init+0x90>)
 8001686:	f003 fb79 	bl	8004d7c <HAL_TIMEx_MasterConfigSynchronization>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8001690:	f000 f894 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001694:	bf00      	nop
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000328 	.word	0x20000328
 80016a0:	40000800 	.word	0x40000800

080016a4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80016a8:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <MX_USART3_UART_Init+0x4c>)
 80016aa:	4a12      	ldr	r2, [pc, #72]	; (80016f4 <MX_USART3_UART_Init+0x50>)
 80016ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80016ae:	4b10      	ldr	r3, [pc, #64]	; (80016f0 <MX_USART3_UART_Init+0x4c>)
 80016b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016b6:	4b0e      	ldr	r3, [pc, #56]	; (80016f0 <MX_USART3_UART_Init+0x4c>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80016bc:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <MX_USART3_UART_Init+0x4c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80016c2:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <MX_USART3_UART_Init+0x4c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016c8:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <MX_USART3_UART_Init+0x4c>)
 80016ca:	220c      	movs	r2, #12
 80016cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ce:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <MX_USART3_UART_Init+0x4c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d4:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <MX_USART3_UART_Init+0x4c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80016da:	4805      	ldr	r0, [pc, #20]	; (80016f0 <MX_USART3_UART_Init+0x4c>)
 80016dc:	f003 fbbe 	bl	8004e5c <HAL_UART_Init>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80016e6:	f000 f869 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	20000370 	.word	0x20000370
 80016f4:	40004800 	.word	0x40004800

080016f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b088      	sub	sp, #32
 80016fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fe:	f107 0310 	add.w	r3, r7, #16
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]
 8001708:	609a      	str	r2, [r3, #8]
 800170a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800170c:	4b28      	ldr	r3, [pc, #160]	; (80017b0 <MX_GPIO_Init+0xb8>)
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	4a27      	ldr	r2, [pc, #156]	; (80017b0 <MX_GPIO_Init+0xb8>)
 8001712:	f043 0320 	orr.w	r3, r3, #32
 8001716:	6193      	str	r3, [r2, #24]
 8001718:	4b25      	ldr	r3, [pc, #148]	; (80017b0 <MX_GPIO_Init+0xb8>)
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	f003 0320 	and.w	r3, r3, #32
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001724:	4b22      	ldr	r3, [pc, #136]	; (80017b0 <MX_GPIO_Init+0xb8>)
 8001726:	699b      	ldr	r3, [r3, #24]
 8001728:	4a21      	ldr	r2, [pc, #132]	; (80017b0 <MX_GPIO_Init+0xb8>)
 800172a:	f043 0304 	orr.w	r3, r3, #4
 800172e:	6193      	str	r3, [r2, #24]
 8001730:	4b1f      	ldr	r3, [pc, #124]	; (80017b0 <MX_GPIO_Init+0xb8>)
 8001732:	699b      	ldr	r3, [r3, #24]
 8001734:	f003 0304 	and.w	r3, r3, #4
 8001738:	60bb      	str	r3, [r7, #8]
 800173a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800173c:	4b1c      	ldr	r3, [pc, #112]	; (80017b0 <MX_GPIO_Init+0xb8>)
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	4a1b      	ldr	r2, [pc, #108]	; (80017b0 <MX_GPIO_Init+0xb8>)
 8001742:	f043 0308 	orr.w	r3, r3, #8
 8001746:	6193      	str	r3, [r2, #24]
 8001748:	4b19      	ldr	r3, [pc, #100]	; (80017b0 <MX_GPIO_Init+0xb8>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	f003 0308 	and.w	r3, r3, #8
 8001750:	607b      	str	r3, [r7, #4]
 8001752:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DA_595_Pin|SA_4051_Pin|SB_4051_Pin|SH_595_Pin
 8001754:	2200      	movs	r2, #0
 8001756:	f240 616f 	movw	r1, #1647	; 0x66f
 800175a:	4816      	ldr	r0, [pc, #88]	; (80017b4 <MX_GPIO_Init+0xbc>)
 800175c:	f001 fb20 	bl	8002da0 <HAL_GPIO_WritePin>
                          |ST_595_Pin|SC_4051_Pin|GPIO_PIN_9|DIR_RIGHT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR_LEFT_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 8001760:	2200      	movs	r2, #0
 8001762:	f44f 4102 	mov.w	r1, #33280	; 0x8200
 8001766:	4814      	ldr	r0, [pc, #80]	; (80017b8 <MX_GPIO_Init+0xc0>)
 8001768:	f001 fb1a 	bl	8002da0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DA_595_Pin SA_4051_Pin SB_4051_Pin SH_595_Pin
                           ST_595_Pin SC_4051_Pin PA9 DIR_RIGHT_Pin */
  GPIO_InitStruct.Pin = DA_595_Pin|SA_4051_Pin|SB_4051_Pin|SH_595_Pin
 800176c:	f240 636f 	movw	r3, #1647	; 0x66f
 8001770:	613b      	str	r3, [r7, #16]
                          |ST_595_Pin|SC_4051_Pin|GPIO_PIN_9|DIR_RIGHT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001772:	2301      	movs	r3, #1
 8001774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177a:	2302      	movs	r3, #2
 800177c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177e:	f107 0310 	add.w	r3, r7, #16
 8001782:	4619      	mov	r1, r3
 8001784:	480b      	ldr	r0, [pc, #44]	; (80017b4 <MX_GPIO_Init+0xbc>)
 8001786:	f001 f987 	bl	8002a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_LEFT_Pin PB9 */
  GPIO_InitStruct.Pin = DIR_LEFT_Pin|GPIO_PIN_9;
 800178a:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 800178e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001790:	2301      	movs	r3, #1
 8001792:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	2300      	movs	r3, #0
 8001796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001798:	2302      	movs	r3, #2
 800179a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179c:	f107 0310 	add.w	r3, r7, #16
 80017a0:	4619      	mov	r1, r3
 80017a2:	4805      	ldr	r0, [pc, #20]	; (80017b8 <MX_GPIO_Init+0xc0>)
 80017a4:	f001 f978 	bl	8002a98 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017a8:	bf00      	nop
 80017aa:	3720      	adds	r7, #32
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40021000 	.word	0x40021000
 80017b4:	40010800 	.word	0x40010800
 80017b8:	40010c00 	.word	0x40010c00

080017bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017c0:	b672      	cpsid	i
}
 80017c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80017c4:	e7fe      	b.n	80017c4 <Error_Handler+0x8>
	...

080017c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017ce:	4b15      	ldr	r3, [pc, #84]	; (8001824 <HAL_MspInit+0x5c>)
 80017d0:	699b      	ldr	r3, [r3, #24]
 80017d2:	4a14      	ldr	r2, [pc, #80]	; (8001824 <HAL_MspInit+0x5c>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6193      	str	r3, [r2, #24]
 80017da:	4b12      	ldr	r3, [pc, #72]	; (8001824 <HAL_MspInit+0x5c>)
 80017dc:	699b      	ldr	r3, [r3, #24]
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	60bb      	str	r3, [r7, #8]
 80017e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e6:	4b0f      	ldr	r3, [pc, #60]	; (8001824 <HAL_MspInit+0x5c>)
 80017e8:	69db      	ldr	r3, [r3, #28]
 80017ea:	4a0e      	ldr	r2, [pc, #56]	; (8001824 <HAL_MspInit+0x5c>)
 80017ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f0:	61d3      	str	r3, [r2, #28]
 80017f2:	4b0c      	ldr	r3, [pc, #48]	; (8001824 <HAL_MspInit+0x5c>)
 80017f4:	69db      	ldr	r3, [r3, #28]
 80017f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017fa:	607b      	str	r3, [r7, #4]
 80017fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017fe:	4b0a      	ldr	r3, [pc, #40]	; (8001828 <HAL_MspInit+0x60>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	4a04      	ldr	r2, [pc, #16]	; (8001828 <HAL_MspInit+0x60>)
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800181a:	bf00      	nop
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr
 8001824:	40021000 	.word	0x40021000
 8001828:	40010000 	.word	0x40010000

0800182c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b088      	sub	sp, #32
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001834:	f107 0310 	add.w	r3, r7, #16
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a14      	ldr	r2, [pc, #80]	; (8001898 <HAL_ADC_MspInit+0x6c>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d121      	bne.n	8001890 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800184c:	4b13      	ldr	r3, [pc, #76]	; (800189c <HAL_ADC_MspInit+0x70>)
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	4a12      	ldr	r2, [pc, #72]	; (800189c <HAL_ADC_MspInit+0x70>)
 8001852:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001856:	6193      	str	r3, [r2, #24]
 8001858:	4b10      	ldr	r3, [pc, #64]	; (800189c <HAL_ADC_MspInit+0x70>)
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001864:	4b0d      	ldr	r3, [pc, #52]	; (800189c <HAL_ADC_MspInit+0x70>)
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	4a0c      	ldr	r2, [pc, #48]	; (800189c <HAL_ADC_MspInit+0x70>)
 800186a:	f043 0304 	orr.w	r3, r3, #4
 800186e:	6193      	str	r3, [r2, #24]
 8001870:	4b0a      	ldr	r3, [pc, #40]	; (800189c <HAL_ADC_MspInit+0x70>)
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800187c:	2310      	movs	r3, #16
 800187e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001880:	2303      	movs	r3, #3
 8001882:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001884:	f107 0310 	add.w	r3, r7, #16
 8001888:	4619      	mov	r1, r3
 800188a:	4805      	ldr	r0, [pc, #20]	; (80018a0 <HAL_ADC_MspInit+0x74>)
 800188c:	f001 f904 	bl	8002a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001890:	bf00      	nop
 8001892:	3720      	adds	r7, #32
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40012400 	.word	0x40012400
 800189c:	40021000 	.word	0x40021000
 80018a0:	40010800 	.word	0x40010800

080018a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08a      	sub	sp, #40	; 0x28
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ac:	f107 0318 	add.w	r3, r7, #24
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a30      	ldr	r2, [pc, #192]	; (8001980 <HAL_TIM_Base_MspInit+0xdc>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d12d      	bne.n	8001920 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018c4:	4b2f      	ldr	r3, [pc, #188]	; (8001984 <HAL_TIM_Base_MspInit+0xe0>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	4a2e      	ldr	r2, [pc, #184]	; (8001984 <HAL_TIM_Base_MspInit+0xe0>)
 80018ca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018ce:	6193      	str	r3, [r2, #24]
 80018d0:	4b2c      	ldr	r3, [pc, #176]	; (8001984 <HAL_TIM_Base_MspInit+0xe0>)
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018d8:	617b      	str	r3, [r7, #20]
 80018da:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018dc:	4b29      	ldr	r3, [pc, #164]	; (8001984 <HAL_TIM_Base_MspInit+0xe0>)
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	4a28      	ldr	r2, [pc, #160]	; (8001984 <HAL_TIM_Base_MspInit+0xe0>)
 80018e2:	f043 0304 	orr.w	r3, r3, #4
 80018e6:	6193      	str	r3, [r2, #24]
 80018e8:	4b26      	ldr	r3, [pc, #152]	; (8001984 <HAL_TIM_Base_MspInit+0xe0>)
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	613b      	str	r3, [r7, #16]
 80018f2:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = TIM1_CH1_HC_SR04_ECHO_Pin;
 80018f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(TIM1_CH1_HC_SR04_ECHO_GPIO_Port, &GPIO_InitStruct);
 8001902:	f107 0318 	add.w	r3, r7, #24
 8001906:	4619      	mov	r1, r3
 8001908:	481f      	ldr	r0, [pc, #124]	; (8001988 <HAL_TIM_Base_MspInit+0xe4>)
 800190a:	f001 f8c5 	bl	8002a98 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800190e:	2200      	movs	r2, #0
 8001910:	2100      	movs	r1, #0
 8001912:	201b      	movs	r0, #27
 8001914:	f000 ffd7 	bl	80028c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001918:	201b      	movs	r0, #27
 800191a:	f000 fff0 	bl	80028fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800191e:	e02a      	b.n	8001976 <HAL_TIM_Base_MspInit+0xd2>
  else if(htim_base->Instance==TIM2)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001928:	d10c      	bne.n	8001944 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800192a:	4b16      	ldr	r3, [pc, #88]	; (8001984 <HAL_TIM_Base_MspInit+0xe0>)
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	4a15      	ldr	r2, [pc, #84]	; (8001984 <HAL_TIM_Base_MspInit+0xe0>)
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	61d3      	str	r3, [r2, #28]
 8001936:	4b13      	ldr	r3, [pc, #76]	; (8001984 <HAL_TIM_Base_MspInit+0xe0>)
 8001938:	69db      	ldr	r3, [r3, #28]
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	68fb      	ldr	r3, [r7, #12]
}
 8001942:	e018      	b.n	8001976 <HAL_TIM_Base_MspInit+0xd2>
  else if(htim_base->Instance==TIM4)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a10      	ldr	r2, [pc, #64]	; (800198c <HAL_TIM_Base_MspInit+0xe8>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d113      	bne.n	8001976 <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800194e:	4b0d      	ldr	r3, [pc, #52]	; (8001984 <HAL_TIM_Base_MspInit+0xe0>)
 8001950:	69db      	ldr	r3, [r3, #28]
 8001952:	4a0c      	ldr	r2, [pc, #48]	; (8001984 <HAL_TIM_Base_MspInit+0xe0>)
 8001954:	f043 0304 	orr.w	r3, r3, #4
 8001958:	61d3      	str	r3, [r2, #28]
 800195a:	4b0a      	ldr	r3, [pc, #40]	; (8001984 <HAL_TIM_Base_MspInit+0xe0>)
 800195c:	69db      	ldr	r3, [r3, #28]
 800195e:	f003 0304 	and.w	r3, r3, #4
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001966:	2200      	movs	r2, #0
 8001968:	2105      	movs	r1, #5
 800196a:	201e      	movs	r0, #30
 800196c:	f000 ffab 	bl	80028c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001970:	201e      	movs	r0, #30
 8001972:	f000 ffc4 	bl	80028fe <HAL_NVIC_EnableIRQ>
}
 8001976:	bf00      	nop
 8001978:	3728      	adds	r7, #40	; 0x28
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40012c00 	.word	0x40012c00
 8001984:	40021000 	.word	0x40021000
 8001988:	40010800 	.word	0x40010800
 800198c:	40000800 	.word	0x40000800

08001990 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b08a      	sub	sp, #40	; 0x28
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	f107 0314 	add.w	r3, r7, #20
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019ae:	d142      	bne.n	8001a36 <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b0:	4b23      	ldr	r3, [pc, #140]	; (8001a40 <HAL_TIM_MspPostInit+0xb0>)
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	4a22      	ldr	r2, [pc, #136]	; (8001a40 <HAL_TIM_MspPostInit+0xb0>)
 80019b6:	f043 0304 	orr.w	r3, r3, #4
 80019ba:	6193      	str	r3, [r2, #24]
 80019bc:	4b20      	ldr	r3, [pc, #128]	; (8001a40 <HAL_TIM_MspPostInit+0xb0>)
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	f003 0304 	and.w	r3, r3, #4
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c8:	4b1d      	ldr	r3, [pc, #116]	; (8001a40 <HAL_TIM_MspPostInit+0xb0>)
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	4a1c      	ldr	r2, [pc, #112]	; (8001a40 <HAL_TIM_MspPostInit+0xb0>)
 80019ce:	f043 0308 	orr.w	r3, r3, #8
 80019d2:	6193      	str	r3, [r2, #24]
 80019d4:	4b1a      	ldr	r3, [pc, #104]	; (8001a40 <HAL_TIM_MspPostInit+0xb0>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	f003 0308 	and.w	r3, r3, #8
 80019dc:	60fb      	str	r3, [r7, #12]
 80019de:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80019e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e6:	2302      	movs	r3, #2
 80019e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ea:	2302      	movs	r3, #2
 80019ec:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ee:	f107 0314 	add.w	r3, r7, #20
 80019f2:	4619      	mov	r1, r3
 80019f4:	4813      	ldr	r0, [pc, #76]	; (8001a44 <HAL_TIM_MspPostInit+0xb4>)
 80019f6:	f001 f84f 	bl	8002a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019fa:	2308      	movs	r3, #8
 80019fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fe:	2302      	movs	r3, #2
 8001a00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a02:	2302      	movs	r3, #2
 8001a04:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a06:	f107 0314 	add.w	r3, r7, #20
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	480e      	ldr	r0, [pc, #56]	; (8001a48 <HAL_TIM_MspPostInit+0xb8>)
 8001a0e:	f001 f843 	bl	8002a98 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001a12:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <HAL_TIM_MspPostInit+0xbc>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	627b      	str	r3, [r7, #36]	; 0x24
 8001a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a1e:	627b      	str	r3, [r7, #36]	; 0x24
 8001a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a22:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001a26:	627b      	str	r3, [r7, #36]	; 0x24
 8001a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a2e:	627b      	str	r3, [r7, #36]	; 0x24
 8001a30:	4a06      	ldr	r2, [pc, #24]	; (8001a4c <HAL_TIM_MspPostInit+0xbc>)
 8001a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a34:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001a36:	bf00      	nop
 8001a38:	3728      	adds	r7, #40	; 0x28
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40021000 	.word	0x40021000
 8001a44:	40010800 	.word	0x40010800
 8001a48:	40010c00 	.word	0x40010c00
 8001a4c:	40010000 	.word	0x40010000

08001a50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b088      	sub	sp, #32
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 0310 	add.w	r3, r7, #16
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a20      	ldr	r2, [pc, #128]	; (8001aec <HAL_UART_MspInit+0x9c>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d139      	bne.n	8001ae4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a70:	4b1f      	ldr	r3, [pc, #124]	; (8001af0 <HAL_UART_MspInit+0xa0>)
 8001a72:	69db      	ldr	r3, [r3, #28]
 8001a74:	4a1e      	ldr	r2, [pc, #120]	; (8001af0 <HAL_UART_MspInit+0xa0>)
 8001a76:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a7a:	61d3      	str	r3, [r2, #28]
 8001a7c:	4b1c      	ldr	r3, [pc, #112]	; (8001af0 <HAL_UART_MspInit+0xa0>)
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a88:	4b19      	ldr	r3, [pc, #100]	; (8001af0 <HAL_UART_MspInit+0xa0>)
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	4a18      	ldr	r2, [pc, #96]	; (8001af0 <HAL_UART_MspInit+0xa0>)
 8001a8e:	f043 0308 	orr.w	r3, r3, #8
 8001a92:	6193      	str	r3, [r2, #24]
 8001a94:	4b16      	ldr	r3, [pc, #88]	; (8001af0 <HAL_UART_MspInit+0xa0>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	f003 0308 	and.w	r3, r3, #8
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001aa0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001aa4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aae:	f107 0310 	add.w	r3, r7, #16
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	480f      	ldr	r0, [pc, #60]	; (8001af4 <HAL_UART_MspInit+0xa4>)
 8001ab6:	f000 ffef 	bl	8002a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001aba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001abe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac8:	f107 0310 	add.w	r3, r7, #16
 8001acc:	4619      	mov	r1, r3
 8001ace:	4809      	ldr	r0, [pc, #36]	; (8001af4 <HAL_UART_MspInit+0xa4>)
 8001ad0:	f000 ffe2 	bl	8002a98 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 10, 0);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	210a      	movs	r1, #10
 8001ad8:	2027      	movs	r0, #39	; 0x27
 8001ada:	f000 fef4 	bl	80028c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ade:	2027      	movs	r0, #39	; 0x27
 8001ae0:	f000 ff0d 	bl	80028fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001ae4:	bf00      	nop
 8001ae6:	3720      	adds	r7, #32
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40004800 	.word	0x40004800
 8001af0:	40021000 	.word	0x40021000
 8001af4:	40010c00 	.word	0x40010c00

08001af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001afc:	e7fe      	b.n	8001afc <NMI_Handler+0x4>

08001afe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b02:	e7fe      	b.n	8001b02 <HardFault_Handler+0x4>

08001b04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b08:	e7fe      	b.n	8001b08 <MemManage_Handler+0x4>

08001b0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b0e:	e7fe      	b.n	8001b0e <BusFault_Handler+0x4>

08001b10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b14:	e7fe      	b.n	8001b14 <UsageFault_Handler+0x4>

08001b16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b16:	b480      	push	{r7}
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bc80      	pop	{r7}
 8001b20:	4770      	bx	lr

08001b22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b22:	b480      	push	{r7}
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr

08001b2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr

08001b3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b3e:	f000 f953 	bl	8001de8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
	...

08001b48 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b4c:	4802      	ldr	r0, [pc, #8]	; (8001b58 <TIM1_CC_IRQHandler+0x10>)
 8001b4e:	f002 f9d5 	bl	8003efc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20000298 	.word	0x20000298

08001b5c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001b60:	4802      	ldr	r0, [pc, #8]	; (8001b6c <TIM4_IRQHandler+0x10>)
 8001b62:	f002 f9cb 	bl	8003efc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20000328 	.word	0x20000328

08001b70 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b74:	4802      	ldr	r0, [pc, #8]	; (8001b80 <USART3_IRQHandler+0x10>)
 8001b76:	f003 fa69 	bl	800504c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000370 	.word	0x20000370

08001b84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return 1;
 8001b88:	2301      	movs	r3, #1
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bc80      	pop	{r7}
 8001b90:	4770      	bx	lr

08001b92 <_kill>:

int _kill(int pid, int sig)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
 8001b9a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b9c:	f005 fcb2 	bl	8007504 <__errno>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2216      	movs	r2, #22
 8001ba4:	601a      	str	r2, [r3, #0]
  return -1;
 8001ba6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <_exit>:

void _exit (int status)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b082      	sub	sp, #8
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bba:	f04f 31ff 	mov.w	r1, #4294967295
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7ff ffe7 	bl	8001b92 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bc4:	e7fe      	b.n	8001bc4 <_exit+0x12>

08001bc6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b086      	sub	sp, #24
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	60f8      	str	r0, [r7, #12]
 8001bce:	60b9      	str	r1, [r7, #8]
 8001bd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	e00a      	b.n	8001bee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bd8:	f3af 8000 	nop.w
 8001bdc:	4601      	mov	r1, r0
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	1c5a      	adds	r2, r3, #1
 8001be2:	60ba      	str	r2, [r7, #8]
 8001be4:	b2ca      	uxtb	r2, r1
 8001be6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	3301      	adds	r3, #1
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	697a      	ldr	r2, [r7, #20]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	dbf0      	blt.n	8001bd8 <_read+0x12>
  }

  return len;
 8001bf6:	687b      	ldr	r3, [r7, #4]
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3718      	adds	r7, #24
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	60b9      	str	r1, [r7, #8]
 8001c0a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	617b      	str	r3, [r7, #20]
 8001c10:	e009      	b.n	8001c26 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	1c5a      	adds	r2, r3, #1
 8001c16:	60ba      	str	r2, [r7, #8]
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	3301      	adds	r3, #1
 8001c24:	617b      	str	r3, [r7, #20]
 8001c26:	697a      	ldr	r2, [r7, #20]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	dbf1      	blt.n	8001c12 <_write+0x12>
  }
  return len;
 8001c2e:	687b      	ldr	r3, [r7, #4]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <_close>:

int _close(int file)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr

08001c4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c5e:	605a      	str	r2, [r3, #4]
  return 0;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bc80      	pop	{r7}
 8001c6a:	4770      	bx	lr

08001c6c <_isatty>:

int _isatty(int file)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c74:	2301      	movs	r3, #1
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr

08001c80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr

08001c98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ca0:	4a14      	ldr	r2, [pc, #80]	; (8001cf4 <_sbrk+0x5c>)
 8001ca2:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <_sbrk+0x60>)
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cac:	4b13      	ldr	r3, [pc, #76]	; (8001cfc <_sbrk+0x64>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d102      	bne.n	8001cba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cb4:	4b11      	ldr	r3, [pc, #68]	; (8001cfc <_sbrk+0x64>)
 8001cb6:	4a12      	ldr	r2, [pc, #72]	; (8001d00 <_sbrk+0x68>)
 8001cb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cba:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <_sbrk+0x64>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d207      	bcs.n	8001cd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cc8:	f005 fc1c 	bl	8007504 <__errno>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	220c      	movs	r2, #12
 8001cd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd6:	e009      	b.n	8001cec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cd8:	4b08      	ldr	r3, [pc, #32]	; (8001cfc <_sbrk+0x64>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cde:	4b07      	ldr	r3, [pc, #28]	; (8001cfc <_sbrk+0x64>)
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	4a05      	ldr	r2, [pc, #20]	; (8001cfc <_sbrk+0x64>)
 8001ce8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cea:	68fb      	ldr	r3, [r7, #12]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3718      	adds	r7, #24
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20005000 	.word	0x20005000
 8001cf8:	00000400 	.word	0x00000400
 8001cfc:	200003d0 	.word	0x200003d0
 8001d00:	20000510 	.word	0x20000510

08001d04 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr

08001d10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d10:	f7ff fff8 	bl	8001d04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d14:	480b      	ldr	r0, [pc, #44]	; (8001d44 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d16:	490c      	ldr	r1, [pc, #48]	; (8001d48 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d18:	4a0c      	ldr	r2, [pc, #48]	; (8001d4c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d1c:	e002      	b.n	8001d24 <LoopCopyDataInit>

08001d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d22:	3304      	adds	r3, #4

08001d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d28:	d3f9      	bcc.n	8001d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d2a:	4a09      	ldr	r2, [pc, #36]	; (8001d50 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d2c:	4c09      	ldr	r4, [pc, #36]	; (8001d54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d30:	e001      	b.n	8001d36 <LoopFillZerobss>

08001d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d34:	3204      	adds	r2, #4

08001d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d38:	d3fb      	bcc.n	8001d32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d3a:	f005 fbe9 	bl	8007510 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d3e:	f7ff f9d3 	bl	80010e8 <main>
  bx lr
 8001d42:	4770      	bx	lr
  ldr r0, =_sdata
 8001d44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d48:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 8001d4c:	0800aa14 	.word	0x0800aa14
  ldr r2, =_sbss
 8001d50:	2000024c 	.word	0x2000024c
  ldr r4, =_ebss
 8001d54:	2000050c 	.word	0x2000050c

08001d58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d58:	e7fe      	b.n	8001d58 <ADC1_2_IRQHandler>
	...

08001d5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d60:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <HAL_Init+0x28>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a07      	ldr	r2, [pc, #28]	; (8001d84 <HAL_Init+0x28>)
 8001d66:	f043 0310 	orr.w	r3, r3, #16
 8001d6a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d6c:	2003      	movs	r0, #3
 8001d6e:	f000 fd9f 	bl	80028b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d72:	2008      	movs	r0, #8
 8001d74:	f000 f808 	bl	8001d88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d78:	f7ff fd26 	bl	80017c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40022000 	.word	0x40022000

08001d88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d90:	4b12      	ldr	r3, [pc, #72]	; (8001ddc <HAL_InitTick+0x54>)
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	4b12      	ldr	r3, [pc, #72]	; (8001de0 <HAL_InitTick+0x58>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	4619      	mov	r1, r3
 8001d9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da6:	4618      	mov	r0, r3
 8001da8:	f000 fdb7 	bl	800291a <HAL_SYSTICK_Config>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e00e      	b.n	8001dd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2b0f      	cmp	r3, #15
 8001dba:	d80a      	bhi.n	8001dd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc4:	f000 fd7f 	bl	80028c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dc8:	4a06      	ldr	r2, [pc, #24]	; (8001de4 <HAL_InitTick+0x5c>)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	e000      	b.n	8001dd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20000020 	.word	0x20000020
 8001de0:	20000028 	.word	0x20000028
 8001de4:	20000024 	.word	0x20000024

08001de8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dec:	4b05      	ldr	r3, [pc, #20]	; (8001e04 <HAL_IncTick+0x1c>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	461a      	mov	r2, r3
 8001df2:	4b05      	ldr	r3, [pc, #20]	; (8001e08 <HAL_IncTick+0x20>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4413      	add	r3, r2
 8001df8:	4a03      	ldr	r2, [pc, #12]	; (8001e08 <HAL_IncTick+0x20>)
 8001dfa:	6013      	str	r3, [r2, #0]
}
 8001dfc:	bf00      	nop
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr
 8001e04:	20000028 	.word	0x20000028
 8001e08:	200003d4 	.word	0x200003d4

08001e0c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e10:	4b02      	ldr	r3, [pc, #8]	; (8001e1c <HAL_GetTick+0x10>)
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr
 8001e1c:	200003d4 	.word	0x200003d4

08001e20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e28:	f7ff fff0 	bl	8001e0c <HAL_GetTick>
 8001e2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e38:	d005      	beq.n	8001e46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <HAL_Delay+0x44>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	461a      	mov	r2, r3
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	4413      	add	r3, r2
 8001e44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e46:	bf00      	nop
 8001e48:	f7ff ffe0 	bl	8001e0c <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d8f7      	bhi.n	8001e48 <HAL_Delay+0x28>
  {
  }
}
 8001e58:	bf00      	nop
 8001e5a:	bf00      	nop
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000028 	.word	0x20000028

08001e68 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001e74:	2300      	movs	r3, #0
 8001e76:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e0be      	b.n	8002008 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d109      	bne.n	8001eac <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f7ff fcc0 	bl	800182c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 fbf1 	bl	8002694 <ADC_ConversionStop_Disable>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eba:	f003 0310 	and.w	r3, r3, #16
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f040 8099 	bne.w	8001ff6 <HAL_ADC_Init+0x18e>
 8001ec4:	7dfb      	ldrb	r3, [r7, #23]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f040 8095 	bne.w	8001ff6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ed4:	f023 0302 	bic.w	r3, r3, #2
 8001ed8:	f043 0202 	orr.w	r2, r3, #2
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ee8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	7b1b      	ldrb	r3, [r3, #12]
 8001eee:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ef0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f00:	d003      	beq.n	8001f0a <HAL_ADC_Init+0xa2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d102      	bne.n	8001f10 <HAL_ADC_Init+0xa8>
 8001f0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f0e:	e000      	b.n	8001f12 <HAL_ADC_Init+0xaa>
 8001f10:	2300      	movs	r3, #0
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	7d1b      	ldrb	r3, [r3, #20]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d119      	bne.n	8001f54 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	7b1b      	ldrb	r3, [r3, #12]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d109      	bne.n	8001f3c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	3b01      	subs	r3, #1
 8001f2e:	035a      	lsls	r2, r3, #13
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f38:	613b      	str	r3, [r7, #16]
 8001f3a:	e00b      	b.n	8001f54 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f40:	f043 0220 	orr.w	r2, r3, #32
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4c:	f043 0201 	orr.w	r2, r3, #1
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	430a      	orrs	r2, r1
 8001f66:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	689a      	ldr	r2, [r3, #8]
 8001f6e:	4b28      	ldr	r3, [pc, #160]	; (8002010 <HAL_ADC_Init+0x1a8>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	6812      	ldr	r2, [r2, #0]
 8001f76:	68b9      	ldr	r1, [r7, #8]
 8001f78:	430b      	orrs	r3, r1
 8001f7a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f84:	d003      	beq.n	8001f8e <HAL_ADC_Init+0x126>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d104      	bne.n	8001f98 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	3b01      	subs	r3, #1
 8001f94:	051b      	lsls	r3, r3, #20
 8001f96:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	4b18      	ldr	r3, [pc, #96]	; (8002014 <HAL_ADC_Init+0x1ac>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d10b      	bne.n	8001fd4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc6:	f023 0303 	bic.w	r3, r3, #3
 8001fca:	f043 0201 	orr.w	r2, r3, #1
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fd2:	e018      	b.n	8002006 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd8:	f023 0312 	bic.w	r3, r3, #18
 8001fdc:	f043 0210 	orr.w	r2, r3, #16
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe8:	f043 0201 	orr.w	r2, r3, #1
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ff4:	e007      	b.n	8002006 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffa:	f043 0210 	orr.w	r2, r3, #16
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002006:	7dfb      	ldrb	r3, [r7, #23]
}
 8002008:	4618      	mov	r0, r3
 800200a:	3718      	adds	r7, #24
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	ffe1f7fd 	.word	0xffe1f7fd
 8002014:	ff1f0efe 	.word	0xff1f0efe

08002018 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002020:	2300      	movs	r3, #0
 8002022:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800202a:	2b01      	cmp	r3, #1
 800202c:	d101      	bne.n	8002032 <HAL_ADC_Start+0x1a>
 800202e:	2302      	movs	r3, #2
 8002030:	e098      	b.n	8002164 <HAL_ADC_Start+0x14c>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f000 fad0 	bl	80025e0 <ADC_Enable>
 8002040:	4603      	mov	r3, r0
 8002042:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002044:	7bfb      	ldrb	r3, [r7, #15]
 8002046:	2b00      	cmp	r3, #0
 8002048:	f040 8087 	bne.w	800215a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002050:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002054:	f023 0301 	bic.w	r3, r3, #1
 8002058:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a41      	ldr	r2, [pc, #260]	; (800216c <HAL_ADC_Start+0x154>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d105      	bne.n	8002076 <HAL_ADC_Start+0x5e>
 800206a:	4b41      	ldr	r3, [pc, #260]	; (8002170 <HAL_ADC_Start+0x158>)
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d115      	bne.n	80020a2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800208c:	2b00      	cmp	r3, #0
 800208e:	d026      	beq.n	80020de <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002094:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002098:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80020a0:	e01d      	b.n	80020de <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a2f      	ldr	r2, [pc, #188]	; (8002170 <HAL_ADC_Start+0x158>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d004      	beq.n	80020c2 <HAL_ADC_Start+0xaa>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a2b      	ldr	r2, [pc, #172]	; (800216c <HAL_ADC_Start+0x154>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d10d      	bne.n	80020de <HAL_ADC_Start+0xc6>
 80020c2:	4b2b      	ldr	r3, [pc, #172]	; (8002170 <HAL_ADC_Start+0x158>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d007      	beq.n	80020de <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020d6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d006      	beq.n	80020f8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ee:	f023 0206 	bic.w	r2, r3, #6
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80020f6:	e002      	b.n	80020fe <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f06f 0202 	mvn.w	r2, #2
 800210e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800211a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800211e:	d113      	bne.n	8002148 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002124:	4a11      	ldr	r2, [pc, #68]	; (800216c <HAL_ADC_Start+0x154>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d105      	bne.n	8002136 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800212a:	4b11      	ldr	r3, [pc, #68]	; (8002170 <HAL_ADC_Start+0x158>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002132:	2b00      	cmp	r3, #0
 8002134:	d108      	bne.n	8002148 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	689a      	ldr	r2, [r3, #8]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002144:	609a      	str	r2, [r3, #8]
 8002146:	e00c      	b.n	8002162 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689a      	ldr	r2, [r3, #8]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	e003      	b.n	8002162 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002162:	7bfb      	ldrb	r3, [r7, #15]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	40012800 	.word	0x40012800
 8002170:	40012400 	.word	0x40012400

08002174 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800217c:	2300      	movs	r3, #0
 800217e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002186:	2b01      	cmp	r3, #1
 8002188:	d101      	bne.n	800218e <HAL_ADC_Stop+0x1a>
 800218a:	2302      	movs	r3, #2
 800218c:	e01a      	b.n	80021c4 <HAL_ADC_Stop+0x50>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2201      	movs	r2, #1
 8002192:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f000 fa7c 	bl	8002694 <ADC_ConversionStop_Disable>
 800219c:	4603      	mov	r3, r0
 800219e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d109      	bne.n	80021ba <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021aa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021ae:	f023 0301 	bic.w	r3, r3, #1
 80021b2:	f043 0201 	orr.w	r2, r3, #1
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3710      	adds	r7, #16
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80021cc:	b590      	push	{r4, r7, lr}
 80021ce:	b087      	sub	sp, #28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80021d6:	2300      	movs	r3, #0
 80021d8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80021da:	2300      	movs	r3, #0
 80021dc:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80021de:	2300      	movs	r3, #0
 80021e0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80021e2:	f7ff fe13 	bl	8001e0c <HAL_GetTick>
 80021e6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d00b      	beq.n	800220e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fa:	f043 0220 	orr.w	r2, r3, #32
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e0d3      	b.n	80023b6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002218:	2b00      	cmp	r3, #0
 800221a:	d131      	bne.n	8002280 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002222:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002226:	2b00      	cmp	r3, #0
 8002228:	d12a      	bne.n	8002280 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800222a:	e021      	b.n	8002270 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002232:	d01d      	beq.n	8002270 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d007      	beq.n	800224a <HAL_ADC_PollForConversion+0x7e>
 800223a:	f7ff fde7 	bl	8001e0c <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	683a      	ldr	r2, [r7, #0]
 8002246:	429a      	cmp	r2, r3
 8002248:	d212      	bcs.n	8002270 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d10b      	bne.n	8002270 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225c:	f043 0204 	orr.w	r2, r3, #4
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e0a2      	b.n	80023b6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b00      	cmp	r3, #0
 800227c:	d0d6      	beq.n	800222c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800227e:	e070      	b.n	8002362 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002280:	4b4f      	ldr	r3, [pc, #316]	; (80023c0 <HAL_ADC_PollForConversion+0x1f4>)
 8002282:	681c      	ldr	r4, [r3, #0]
 8002284:	2002      	movs	r0, #2
 8002286:	f001 fa83 	bl	8003790 <HAL_RCCEx_GetPeriphCLKFreq>
 800228a:	4603      	mov	r3, r0
 800228c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6919      	ldr	r1, [r3, #16]
 8002296:	4b4b      	ldr	r3, [pc, #300]	; (80023c4 <HAL_ADC_PollForConversion+0x1f8>)
 8002298:	400b      	ands	r3, r1
 800229a:	2b00      	cmp	r3, #0
 800229c:	d118      	bne.n	80022d0 <HAL_ADC_PollForConversion+0x104>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	68d9      	ldr	r1, [r3, #12]
 80022a4:	4b48      	ldr	r3, [pc, #288]	; (80023c8 <HAL_ADC_PollForConversion+0x1fc>)
 80022a6:	400b      	ands	r3, r1
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d111      	bne.n	80022d0 <HAL_ADC_PollForConversion+0x104>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	6919      	ldr	r1, [r3, #16]
 80022b2:	4b46      	ldr	r3, [pc, #280]	; (80023cc <HAL_ADC_PollForConversion+0x200>)
 80022b4:	400b      	ands	r3, r1
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d108      	bne.n	80022cc <HAL_ADC_PollForConversion+0x100>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	68d9      	ldr	r1, [r3, #12]
 80022c0:	4b43      	ldr	r3, [pc, #268]	; (80023d0 <HAL_ADC_PollForConversion+0x204>)
 80022c2:	400b      	ands	r3, r1
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <HAL_ADC_PollForConversion+0x100>
 80022c8:	2314      	movs	r3, #20
 80022ca:	e020      	b.n	800230e <HAL_ADC_PollForConversion+0x142>
 80022cc:	2329      	movs	r3, #41	; 0x29
 80022ce:	e01e      	b.n	800230e <HAL_ADC_PollForConversion+0x142>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	6919      	ldr	r1, [r3, #16]
 80022d6:	4b3d      	ldr	r3, [pc, #244]	; (80023cc <HAL_ADC_PollForConversion+0x200>)
 80022d8:	400b      	ands	r3, r1
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d106      	bne.n	80022ec <HAL_ADC_PollForConversion+0x120>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	68d9      	ldr	r1, [r3, #12]
 80022e4:	4b3a      	ldr	r3, [pc, #232]	; (80023d0 <HAL_ADC_PollForConversion+0x204>)
 80022e6:	400b      	ands	r3, r1
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00d      	beq.n	8002308 <HAL_ADC_PollForConversion+0x13c>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6919      	ldr	r1, [r3, #16]
 80022f2:	4b38      	ldr	r3, [pc, #224]	; (80023d4 <HAL_ADC_PollForConversion+0x208>)
 80022f4:	400b      	ands	r3, r1
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d108      	bne.n	800230c <HAL_ADC_PollForConversion+0x140>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68d9      	ldr	r1, [r3, #12]
 8002300:	4b34      	ldr	r3, [pc, #208]	; (80023d4 <HAL_ADC_PollForConversion+0x208>)
 8002302:	400b      	ands	r3, r1
 8002304:	2b00      	cmp	r3, #0
 8002306:	d101      	bne.n	800230c <HAL_ADC_PollForConversion+0x140>
 8002308:	2354      	movs	r3, #84	; 0x54
 800230a:	e000      	b.n	800230e <HAL_ADC_PollForConversion+0x142>
 800230c:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800230e:	fb02 f303 	mul.w	r3, r2, r3
 8002312:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002314:	e021      	b.n	800235a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800231c:	d01a      	beq.n	8002354 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d007      	beq.n	8002334 <HAL_ADC_PollForConversion+0x168>
 8002324:	f7ff fd72 	bl	8001e0c <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	683a      	ldr	r2, [r7, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d20f      	bcs.n	8002354 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	429a      	cmp	r2, r3
 800233a:	d90b      	bls.n	8002354 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002340:	f043 0204 	orr.w	r2, r3, #4
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e030      	b.n	80023b6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	3301      	adds	r3, #1
 8002358:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	429a      	cmp	r2, r3
 8002360:	d8d9      	bhi.n	8002316 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f06f 0212 	mvn.w	r2, #18
 800236a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002370:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002382:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002386:	d115      	bne.n	80023b4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800238c:	2b00      	cmp	r3, #0
 800238e:	d111      	bne.n	80023b4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002394:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d105      	bne.n	80023b4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ac:	f043 0201 	orr.w	r2, r3, #1
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	371c      	adds	r7, #28
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd90      	pop	{r4, r7, pc}
 80023be:	bf00      	nop
 80023c0:	20000020 	.word	0x20000020
 80023c4:	24924924 	.word	0x24924924
 80023c8:	00924924 	.word	0x00924924
 80023cc:	12492492 	.word	0x12492492
 80023d0:	00492492 	.word	0x00492492
 80023d4:	00249249 	.word	0x00249249

080023d8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr

080023f0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023fa:	2300      	movs	r3, #0
 80023fc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80023fe:	2300      	movs	r3, #0
 8002400:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002408:	2b01      	cmp	r3, #1
 800240a:	d101      	bne.n	8002410 <HAL_ADC_ConfigChannel+0x20>
 800240c:	2302      	movs	r3, #2
 800240e:	e0dc      	b.n	80025ca <HAL_ADC_ConfigChannel+0x1da>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2b06      	cmp	r3, #6
 800241e:	d81c      	bhi.n	800245a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685a      	ldr	r2, [r3, #4]
 800242a:	4613      	mov	r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4413      	add	r3, r2
 8002430:	3b05      	subs	r3, #5
 8002432:	221f      	movs	r2, #31
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	43db      	mvns	r3, r3
 800243a:	4019      	ands	r1, r3
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	6818      	ldr	r0, [r3, #0]
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	4613      	mov	r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4413      	add	r3, r2
 800244a:	3b05      	subs	r3, #5
 800244c:	fa00 f203 	lsl.w	r2, r0, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	430a      	orrs	r2, r1
 8002456:	635a      	str	r2, [r3, #52]	; 0x34
 8002458:	e03c      	b.n	80024d4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b0c      	cmp	r3, #12
 8002460:	d81c      	bhi.n	800249c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685a      	ldr	r2, [r3, #4]
 800246c:	4613      	mov	r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	4413      	add	r3, r2
 8002472:	3b23      	subs	r3, #35	; 0x23
 8002474:	221f      	movs	r2, #31
 8002476:	fa02 f303 	lsl.w	r3, r2, r3
 800247a:	43db      	mvns	r3, r3
 800247c:	4019      	ands	r1, r3
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	6818      	ldr	r0, [r3, #0]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685a      	ldr	r2, [r3, #4]
 8002486:	4613      	mov	r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	4413      	add	r3, r2
 800248c:	3b23      	subs	r3, #35	; 0x23
 800248e:	fa00 f203 	lsl.w	r2, r0, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	430a      	orrs	r2, r1
 8002498:	631a      	str	r2, [r3, #48]	; 0x30
 800249a:	e01b      	b.n	80024d4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	3b41      	subs	r3, #65	; 0x41
 80024ae:	221f      	movs	r2, #31
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	43db      	mvns	r3, r3
 80024b6:	4019      	ands	r1, r3
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	6818      	ldr	r0, [r3, #0]
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	4613      	mov	r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	4413      	add	r3, r2
 80024c6:	3b41      	subs	r3, #65	; 0x41
 80024c8:	fa00 f203 	lsl.w	r2, r0, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	430a      	orrs	r2, r1
 80024d2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2b09      	cmp	r3, #9
 80024da:	d91c      	bls.n	8002516 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68d9      	ldr	r1, [r3, #12]
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	4613      	mov	r3, r2
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	4413      	add	r3, r2
 80024ec:	3b1e      	subs	r3, #30
 80024ee:	2207      	movs	r2, #7
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	43db      	mvns	r3, r3
 80024f6:	4019      	ands	r1, r3
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	6898      	ldr	r0, [r3, #8]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	4613      	mov	r3, r2
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	4413      	add	r3, r2
 8002506:	3b1e      	subs	r3, #30
 8002508:	fa00 f203 	lsl.w	r2, r0, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	430a      	orrs	r2, r1
 8002512:	60da      	str	r2, [r3, #12]
 8002514:	e019      	b.n	800254a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6919      	ldr	r1, [r3, #16]
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4613      	mov	r3, r2
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	4413      	add	r3, r2
 8002526:	2207      	movs	r2, #7
 8002528:	fa02 f303 	lsl.w	r3, r2, r3
 800252c:	43db      	mvns	r3, r3
 800252e:	4019      	ands	r1, r3
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	6898      	ldr	r0, [r3, #8]
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	4613      	mov	r3, r2
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	4413      	add	r3, r2
 800253e:	fa00 f203 	lsl.w	r2, r0, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	430a      	orrs	r2, r1
 8002548:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2b10      	cmp	r3, #16
 8002550:	d003      	beq.n	800255a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002556:	2b11      	cmp	r3, #17
 8002558:	d132      	bne.n	80025c0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a1d      	ldr	r2, [pc, #116]	; (80025d4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d125      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d126      	bne.n	80025c0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689a      	ldr	r2, [r3, #8]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002580:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2b10      	cmp	r3, #16
 8002588:	d11a      	bne.n	80025c0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800258a:	4b13      	ldr	r3, [pc, #76]	; (80025d8 <HAL_ADC_ConfigChannel+0x1e8>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a13      	ldr	r2, [pc, #76]	; (80025dc <HAL_ADC_ConfigChannel+0x1ec>)
 8002590:	fba2 2303 	umull	r2, r3, r2, r3
 8002594:	0c9a      	lsrs	r2, r3, #18
 8002596:	4613      	mov	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4413      	add	r3, r2
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025a0:	e002      	b.n	80025a8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	3b01      	subs	r3, #1
 80025a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1f9      	bne.n	80025a2 <HAL_ADC_ConfigChannel+0x1b2>
 80025ae:	e007      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b4:	f043 0220 	orr.w	r2, r3, #32
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3714      	adds	r7, #20
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bc80      	pop	{r7}
 80025d2:	4770      	bx	lr
 80025d4:	40012400 	.word	0x40012400
 80025d8:	20000020 	.word	0x20000020
 80025dc:	431bde83 	.word	0x431bde83

080025e0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025e8:	2300      	movs	r3, #0
 80025ea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80025ec:	2300      	movs	r3, #0
 80025ee:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d040      	beq.n	8002680 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f042 0201 	orr.w	r2, r2, #1
 800260c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800260e:	4b1f      	ldr	r3, [pc, #124]	; (800268c <ADC_Enable+0xac>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a1f      	ldr	r2, [pc, #124]	; (8002690 <ADC_Enable+0xb0>)
 8002614:	fba2 2303 	umull	r2, r3, r2, r3
 8002618:	0c9b      	lsrs	r3, r3, #18
 800261a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800261c:	e002      	b.n	8002624 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	3b01      	subs	r3, #1
 8002622:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f9      	bne.n	800261e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800262a:	f7ff fbef 	bl	8001e0c <HAL_GetTick>
 800262e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002630:	e01f      	b.n	8002672 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002632:	f7ff fbeb 	bl	8001e0c <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	2b02      	cmp	r3, #2
 800263e:	d918      	bls.n	8002672 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	2b01      	cmp	r3, #1
 800264c:	d011      	beq.n	8002672 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002652:	f043 0210 	orr.w	r2, r3, #16
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800265e:	f043 0201 	orr.w	r2, r3, #1
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e007      	b.n	8002682 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	2b01      	cmp	r3, #1
 800267e:	d1d8      	bne.n	8002632 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	20000020 	.word	0x20000020
 8002690:	431bde83 	.word	0x431bde83

08002694 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800269c:	2300      	movs	r3, #0
 800269e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d12e      	bne.n	800270c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	689a      	ldr	r2, [r3, #8]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 0201 	bic.w	r2, r2, #1
 80026bc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026be:	f7ff fba5 	bl	8001e0c <HAL_GetTick>
 80026c2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026c4:	e01b      	b.n	80026fe <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026c6:	f7ff fba1 	bl	8001e0c <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d914      	bls.n	80026fe <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d10d      	bne.n	80026fe <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e6:	f043 0210 	orr.w	r2, r3, #16
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f2:	f043 0201 	orr.w	r2, r3, #1
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e007      	b.n	800270e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f003 0301 	and.w	r3, r3, #1
 8002708:	2b01      	cmp	r3, #1
 800270a:	d0dc      	beq.n	80026c6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
	...

08002718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002728:	4b0c      	ldr	r3, [pc, #48]	; (800275c <__NVIC_SetPriorityGrouping+0x44>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002734:	4013      	ands	r3, r2
 8002736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002740:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002744:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002748:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800274a:	4a04      	ldr	r2, [pc, #16]	; (800275c <__NVIC_SetPriorityGrouping+0x44>)
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	60d3      	str	r3, [r2, #12]
}
 8002750:	bf00      	nop
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	e000ed00 	.word	0xe000ed00

08002760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002764:	4b04      	ldr	r3, [pc, #16]	; (8002778 <__NVIC_GetPriorityGrouping+0x18>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	0a1b      	lsrs	r3, r3, #8
 800276a:	f003 0307 	and.w	r3, r3, #7
}
 800276e:	4618      	mov	r0, r3
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	e000ed00 	.word	0xe000ed00

0800277c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278a:	2b00      	cmp	r3, #0
 800278c:	db0b      	blt.n	80027a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	f003 021f 	and.w	r2, r3, #31
 8002794:	4906      	ldr	r1, [pc, #24]	; (80027b0 <__NVIC_EnableIRQ+0x34>)
 8002796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279a:	095b      	lsrs	r3, r3, #5
 800279c:	2001      	movs	r0, #1
 800279e:	fa00 f202 	lsl.w	r2, r0, r2
 80027a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027a6:	bf00      	nop
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr
 80027b0:	e000e100 	.word	0xe000e100

080027b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	6039      	str	r1, [r7, #0]
 80027be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	db0a      	blt.n	80027de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	490c      	ldr	r1, [pc, #48]	; (8002800 <__NVIC_SetPriority+0x4c>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	0112      	lsls	r2, r2, #4
 80027d4:	b2d2      	uxtb	r2, r2
 80027d6:	440b      	add	r3, r1
 80027d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027dc:	e00a      	b.n	80027f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4908      	ldr	r1, [pc, #32]	; (8002804 <__NVIC_SetPriority+0x50>)
 80027e4:	79fb      	ldrb	r3, [r7, #7]
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	3b04      	subs	r3, #4
 80027ec:	0112      	lsls	r2, r2, #4
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	440b      	add	r3, r1
 80027f2:	761a      	strb	r2, [r3, #24]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	e000e100 	.word	0xe000e100
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002808:	b480      	push	{r7}
 800280a:	b089      	sub	sp, #36	; 0x24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f003 0307 	and.w	r3, r3, #7
 800281a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f1c3 0307 	rsb	r3, r3, #7
 8002822:	2b04      	cmp	r3, #4
 8002824:	bf28      	it	cs
 8002826:	2304      	movcs	r3, #4
 8002828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3304      	adds	r3, #4
 800282e:	2b06      	cmp	r3, #6
 8002830:	d902      	bls.n	8002838 <NVIC_EncodePriority+0x30>
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	3b03      	subs	r3, #3
 8002836:	e000      	b.n	800283a <NVIC_EncodePriority+0x32>
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800283c:	f04f 32ff 	mov.w	r2, #4294967295
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43da      	mvns	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	401a      	ands	r2, r3
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002850:	f04f 31ff 	mov.w	r1, #4294967295
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	fa01 f303 	lsl.w	r3, r1, r3
 800285a:	43d9      	mvns	r1, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002860:	4313      	orrs	r3, r2
         );
}
 8002862:	4618      	mov	r0, r3
 8002864:	3724      	adds	r7, #36	; 0x24
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr

0800286c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	3b01      	subs	r3, #1
 8002878:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800287c:	d301      	bcc.n	8002882 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800287e:	2301      	movs	r3, #1
 8002880:	e00f      	b.n	80028a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002882:	4a0a      	ldr	r2, [pc, #40]	; (80028ac <SysTick_Config+0x40>)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	3b01      	subs	r3, #1
 8002888:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800288a:	210f      	movs	r1, #15
 800288c:	f04f 30ff 	mov.w	r0, #4294967295
 8002890:	f7ff ff90 	bl	80027b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002894:	4b05      	ldr	r3, [pc, #20]	; (80028ac <SysTick_Config+0x40>)
 8002896:	2200      	movs	r2, #0
 8002898:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800289a:	4b04      	ldr	r3, [pc, #16]	; (80028ac <SysTick_Config+0x40>)
 800289c:	2207      	movs	r2, #7
 800289e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	e000e010 	.word	0xe000e010

080028b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f7ff ff2d 	bl	8002718 <__NVIC_SetPriorityGrouping>
}
 80028be:	bf00      	nop
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b086      	sub	sp, #24
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	4603      	mov	r3, r0
 80028ce:	60b9      	str	r1, [r7, #8]
 80028d0:	607a      	str	r2, [r7, #4]
 80028d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028d4:	2300      	movs	r3, #0
 80028d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028d8:	f7ff ff42 	bl	8002760 <__NVIC_GetPriorityGrouping>
 80028dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	68b9      	ldr	r1, [r7, #8]
 80028e2:	6978      	ldr	r0, [r7, #20]
 80028e4:	f7ff ff90 	bl	8002808 <NVIC_EncodePriority>
 80028e8:	4602      	mov	r2, r0
 80028ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ee:	4611      	mov	r1, r2
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff ff5f 	bl	80027b4 <__NVIC_SetPriority>
}
 80028f6:	bf00      	nop
 80028f8:	3718      	adds	r7, #24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b082      	sub	sp, #8
 8002902:	af00      	add	r7, sp, #0
 8002904:	4603      	mov	r3, r0
 8002906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff ff35 	bl	800277c <__NVIC_EnableIRQ>
}
 8002912:	bf00      	nop
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b082      	sub	sp, #8
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f7ff ffa2 	bl	800286c <SysTick_Config>
 8002928:	4603      	mov	r3, r0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002932:	b480      	push	{r7}
 8002934:	b085      	sub	sp, #20
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800293a:	2300      	movs	r3, #0
 800293c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b02      	cmp	r3, #2
 8002948:	d008      	beq.n	800295c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2204      	movs	r2, #4
 800294e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e020      	b.n	800299e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 020e 	bic.w	r2, r2, #14
 800296a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0201 	bic.w	r2, r2, #1
 800297a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002984:	2101      	movs	r1, #1
 8002986:	fa01 f202 	lsl.w	r2, r1, r2
 800298a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800299c:	7bfb      	ldrb	r3, [r7, #15]
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3714      	adds	r7, #20
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr

080029a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029b0:	2300      	movs	r3, #0
 80029b2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d005      	beq.n	80029cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2204      	movs	r2, #4
 80029c4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	73fb      	strb	r3, [r7, #15]
 80029ca:	e051      	b.n	8002a70 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 020e 	bic.w	r2, r2, #14
 80029da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0201 	bic.w	r2, r2, #1
 80029ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a22      	ldr	r2, [pc, #136]	; (8002a7c <HAL_DMA_Abort_IT+0xd4>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d029      	beq.n	8002a4a <HAL_DMA_Abort_IT+0xa2>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a21      	ldr	r2, [pc, #132]	; (8002a80 <HAL_DMA_Abort_IT+0xd8>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d022      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x9e>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a1f      	ldr	r2, [pc, #124]	; (8002a84 <HAL_DMA_Abort_IT+0xdc>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d01a      	beq.n	8002a40 <HAL_DMA_Abort_IT+0x98>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a1e      	ldr	r2, [pc, #120]	; (8002a88 <HAL_DMA_Abort_IT+0xe0>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d012      	beq.n	8002a3a <HAL_DMA_Abort_IT+0x92>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a1c      	ldr	r2, [pc, #112]	; (8002a8c <HAL_DMA_Abort_IT+0xe4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d00a      	beq.n	8002a34 <HAL_DMA_Abort_IT+0x8c>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a1b      	ldr	r2, [pc, #108]	; (8002a90 <HAL_DMA_Abort_IT+0xe8>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d102      	bne.n	8002a2e <HAL_DMA_Abort_IT+0x86>
 8002a28:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002a2c:	e00e      	b.n	8002a4c <HAL_DMA_Abort_IT+0xa4>
 8002a2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a32:	e00b      	b.n	8002a4c <HAL_DMA_Abort_IT+0xa4>
 8002a34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a38:	e008      	b.n	8002a4c <HAL_DMA_Abort_IT+0xa4>
 8002a3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a3e:	e005      	b.n	8002a4c <HAL_DMA_Abort_IT+0xa4>
 8002a40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a44:	e002      	b.n	8002a4c <HAL_DMA_Abort_IT+0xa4>
 8002a46:	2310      	movs	r3, #16
 8002a48:	e000      	b.n	8002a4c <HAL_DMA_Abort_IT+0xa4>
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	4a11      	ldr	r2, [pc, #68]	; (8002a94 <HAL_DMA_Abort_IT+0xec>)
 8002a4e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d003      	beq.n	8002a70 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	4798      	blx	r3
    } 
  }
  return status;
 8002a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40020008 	.word	0x40020008
 8002a80:	4002001c 	.word	0x4002001c
 8002a84:	40020030 	.word	0x40020030
 8002a88:	40020044 	.word	0x40020044
 8002a8c:	40020058 	.word	0x40020058
 8002a90:	4002006c 	.word	0x4002006c
 8002a94:	40020000 	.word	0x40020000

08002a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b08b      	sub	sp, #44	; 0x2c
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002aaa:	e169      	b.n	8002d80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002aac:	2201      	movs	r2, #1
 8002aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	69fa      	ldr	r2, [r7, #28]
 8002abc:	4013      	ands	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	f040 8158 	bne.w	8002d7a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	4a9a      	ldr	r2, [pc, #616]	; (8002d38 <HAL_GPIO_Init+0x2a0>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d05e      	beq.n	8002b92 <HAL_GPIO_Init+0xfa>
 8002ad4:	4a98      	ldr	r2, [pc, #608]	; (8002d38 <HAL_GPIO_Init+0x2a0>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d875      	bhi.n	8002bc6 <HAL_GPIO_Init+0x12e>
 8002ada:	4a98      	ldr	r2, [pc, #608]	; (8002d3c <HAL_GPIO_Init+0x2a4>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d058      	beq.n	8002b92 <HAL_GPIO_Init+0xfa>
 8002ae0:	4a96      	ldr	r2, [pc, #600]	; (8002d3c <HAL_GPIO_Init+0x2a4>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d86f      	bhi.n	8002bc6 <HAL_GPIO_Init+0x12e>
 8002ae6:	4a96      	ldr	r2, [pc, #600]	; (8002d40 <HAL_GPIO_Init+0x2a8>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d052      	beq.n	8002b92 <HAL_GPIO_Init+0xfa>
 8002aec:	4a94      	ldr	r2, [pc, #592]	; (8002d40 <HAL_GPIO_Init+0x2a8>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d869      	bhi.n	8002bc6 <HAL_GPIO_Init+0x12e>
 8002af2:	4a94      	ldr	r2, [pc, #592]	; (8002d44 <HAL_GPIO_Init+0x2ac>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d04c      	beq.n	8002b92 <HAL_GPIO_Init+0xfa>
 8002af8:	4a92      	ldr	r2, [pc, #584]	; (8002d44 <HAL_GPIO_Init+0x2ac>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d863      	bhi.n	8002bc6 <HAL_GPIO_Init+0x12e>
 8002afe:	4a92      	ldr	r2, [pc, #584]	; (8002d48 <HAL_GPIO_Init+0x2b0>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d046      	beq.n	8002b92 <HAL_GPIO_Init+0xfa>
 8002b04:	4a90      	ldr	r2, [pc, #576]	; (8002d48 <HAL_GPIO_Init+0x2b0>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d85d      	bhi.n	8002bc6 <HAL_GPIO_Init+0x12e>
 8002b0a:	2b12      	cmp	r3, #18
 8002b0c:	d82a      	bhi.n	8002b64 <HAL_GPIO_Init+0xcc>
 8002b0e:	2b12      	cmp	r3, #18
 8002b10:	d859      	bhi.n	8002bc6 <HAL_GPIO_Init+0x12e>
 8002b12:	a201      	add	r2, pc, #4	; (adr r2, 8002b18 <HAL_GPIO_Init+0x80>)
 8002b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b18:	08002b93 	.word	0x08002b93
 8002b1c:	08002b6d 	.word	0x08002b6d
 8002b20:	08002b7f 	.word	0x08002b7f
 8002b24:	08002bc1 	.word	0x08002bc1
 8002b28:	08002bc7 	.word	0x08002bc7
 8002b2c:	08002bc7 	.word	0x08002bc7
 8002b30:	08002bc7 	.word	0x08002bc7
 8002b34:	08002bc7 	.word	0x08002bc7
 8002b38:	08002bc7 	.word	0x08002bc7
 8002b3c:	08002bc7 	.word	0x08002bc7
 8002b40:	08002bc7 	.word	0x08002bc7
 8002b44:	08002bc7 	.word	0x08002bc7
 8002b48:	08002bc7 	.word	0x08002bc7
 8002b4c:	08002bc7 	.word	0x08002bc7
 8002b50:	08002bc7 	.word	0x08002bc7
 8002b54:	08002bc7 	.word	0x08002bc7
 8002b58:	08002bc7 	.word	0x08002bc7
 8002b5c:	08002b75 	.word	0x08002b75
 8002b60:	08002b89 	.word	0x08002b89
 8002b64:	4a79      	ldr	r2, [pc, #484]	; (8002d4c <HAL_GPIO_Init+0x2b4>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d013      	beq.n	8002b92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b6a:	e02c      	b.n	8002bc6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	623b      	str	r3, [r7, #32]
          break;
 8002b72:	e029      	b.n	8002bc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	3304      	adds	r3, #4
 8002b7a:	623b      	str	r3, [r7, #32]
          break;
 8002b7c:	e024      	b.n	8002bc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	3308      	adds	r3, #8
 8002b84:	623b      	str	r3, [r7, #32]
          break;
 8002b86:	e01f      	b.n	8002bc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	330c      	adds	r3, #12
 8002b8e:	623b      	str	r3, [r7, #32]
          break;
 8002b90:	e01a      	b.n	8002bc8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d102      	bne.n	8002ba0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b9a:	2304      	movs	r3, #4
 8002b9c:	623b      	str	r3, [r7, #32]
          break;
 8002b9e:	e013      	b.n	8002bc8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d105      	bne.n	8002bb4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ba8:	2308      	movs	r3, #8
 8002baa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	69fa      	ldr	r2, [r7, #28]
 8002bb0:	611a      	str	r2, [r3, #16]
          break;
 8002bb2:	e009      	b.n	8002bc8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002bb4:	2308      	movs	r3, #8
 8002bb6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	69fa      	ldr	r2, [r7, #28]
 8002bbc:	615a      	str	r2, [r3, #20]
          break;
 8002bbe:	e003      	b.n	8002bc8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	623b      	str	r3, [r7, #32]
          break;
 8002bc4:	e000      	b.n	8002bc8 <HAL_GPIO_Init+0x130>
          break;
 8002bc6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	2bff      	cmp	r3, #255	; 0xff
 8002bcc:	d801      	bhi.n	8002bd2 <HAL_GPIO_Init+0x13a>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	e001      	b.n	8002bd6 <HAL_GPIO_Init+0x13e>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	3304      	adds	r3, #4
 8002bd6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	2bff      	cmp	r3, #255	; 0xff
 8002bdc:	d802      	bhi.n	8002be4 <HAL_GPIO_Init+0x14c>
 8002bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	e002      	b.n	8002bea <HAL_GPIO_Init+0x152>
 8002be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be6:	3b08      	subs	r3, #8
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	210f      	movs	r1, #15
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	401a      	ands	r2, r3
 8002bfc:	6a39      	ldr	r1, [r7, #32]
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	fa01 f303 	lsl.w	r3, r1, r3
 8002c04:	431a      	orrs	r2, r3
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 80b1 	beq.w	8002d7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c18:	4b4d      	ldr	r3, [pc, #308]	; (8002d50 <HAL_GPIO_Init+0x2b8>)
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	4a4c      	ldr	r2, [pc, #304]	; (8002d50 <HAL_GPIO_Init+0x2b8>)
 8002c1e:	f043 0301 	orr.w	r3, r3, #1
 8002c22:	6193      	str	r3, [r2, #24]
 8002c24:	4b4a      	ldr	r3, [pc, #296]	; (8002d50 <HAL_GPIO_Init+0x2b8>)
 8002c26:	699b      	ldr	r3, [r3, #24]
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	60bb      	str	r3, [r7, #8]
 8002c2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c30:	4a48      	ldr	r2, [pc, #288]	; (8002d54 <HAL_GPIO_Init+0x2bc>)
 8002c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c34:	089b      	lsrs	r3, r3, #2
 8002c36:	3302      	adds	r3, #2
 8002c38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c40:	f003 0303 	and.w	r3, r3, #3
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	220f      	movs	r2, #15
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	43db      	mvns	r3, r3
 8002c4e:	68fa      	ldr	r2, [r7, #12]
 8002c50:	4013      	ands	r3, r2
 8002c52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	4a40      	ldr	r2, [pc, #256]	; (8002d58 <HAL_GPIO_Init+0x2c0>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d013      	beq.n	8002c84 <HAL_GPIO_Init+0x1ec>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	4a3f      	ldr	r2, [pc, #252]	; (8002d5c <HAL_GPIO_Init+0x2c4>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d00d      	beq.n	8002c80 <HAL_GPIO_Init+0x1e8>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	4a3e      	ldr	r2, [pc, #248]	; (8002d60 <HAL_GPIO_Init+0x2c8>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d007      	beq.n	8002c7c <HAL_GPIO_Init+0x1e4>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a3d      	ldr	r2, [pc, #244]	; (8002d64 <HAL_GPIO_Init+0x2cc>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d101      	bne.n	8002c78 <HAL_GPIO_Init+0x1e0>
 8002c74:	2303      	movs	r3, #3
 8002c76:	e006      	b.n	8002c86 <HAL_GPIO_Init+0x1ee>
 8002c78:	2304      	movs	r3, #4
 8002c7a:	e004      	b.n	8002c86 <HAL_GPIO_Init+0x1ee>
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	e002      	b.n	8002c86 <HAL_GPIO_Init+0x1ee>
 8002c80:	2301      	movs	r3, #1
 8002c82:	e000      	b.n	8002c86 <HAL_GPIO_Init+0x1ee>
 8002c84:	2300      	movs	r3, #0
 8002c86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c88:	f002 0203 	and.w	r2, r2, #3
 8002c8c:	0092      	lsls	r2, r2, #2
 8002c8e:	4093      	lsls	r3, r2
 8002c90:	68fa      	ldr	r2, [r7, #12]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c96:	492f      	ldr	r1, [pc, #188]	; (8002d54 <HAL_GPIO_Init+0x2bc>)
 8002c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9a:	089b      	lsrs	r3, r3, #2
 8002c9c:	3302      	adds	r3, #2
 8002c9e:	68fa      	ldr	r2, [r7, #12]
 8002ca0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d006      	beq.n	8002cbe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002cb0:	4b2d      	ldr	r3, [pc, #180]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	492c      	ldr	r1, [pc, #176]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	608b      	str	r3, [r1, #8]
 8002cbc:	e006      	b.n	8002ccc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002cbe:	4b2a      	ldr	r3, [pc, #168]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	4928      	ldr	r1, [pc, #160]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002cc8:	4013      	ands	r3, r2
 8002cca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d006      	beq.n	8002ce6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002cd8:	4b23      	ldr	r3, [pc, #140]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	4922      	ldr	r1, [pc, #136]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	60cb      	str	r3, [r1, #12]
 8002ce4:	e006      	b.n	8002cf4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002ce6:	4b20      	ldr	r3, [pc, #128]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002ce8:	68da      	ldr	r2, [r3, #12]
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	43db      	mvns	r3, r3
 8002cee:	491e      	ldr	r1, [pc, #120]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d006      	beq.n	8002d0e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d00:	4b19      	ldr	r3, [pc, #100]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002d02:	685a      	ldr	r2, [r3, #4]
 8002d04:	4918      	ldr	r1, [pc, #96]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	604b      	str	r3, [r1, #4]
 8002d0c:	e006      	b.n	8002d1c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d0e:	4b16      	ldr	r3, [pc, #88]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002d10:	685a      	ldr	r2, [r3, #4]
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	43db      	mvns	r3, r3
 8002d16:	4914      	ldr	r1, [pc, #80]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002d18:	4013      	ands	r3, r2
 8002d1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d021      	beq.n	8002d6c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d28:	4b0f      	ldr	r3, [pc, #60]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	490e      	ldr	r1, [pc, #56]	; (8002d68 <HAL_GPIO_Init+0x2d0>)
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	600b      	str	r3, [r1, #0]
 8002d34:	e021      	b.n	8002d7a <HAL_GPIO_Init+0x2e2>
 8002d36:	bf00      	nop
 8002d38:	10320000 	.word	0x10320000
 8002d3c:	10310000 	.word	0x10310000
 8002d40:	10220000 	.word	0x10220000
 8002d44:	10210000 	.word	0x10210000
 8002d48:	10120000 	.word	0x10120000
 8002d4c:	10110000 	.word	0x10110000
 8002d50:	40021000 	.word	0x40021000
 8002d54:	40010000 	.word	0x40010000
 8002d58:	40010800 	.word	0x40010800
 8002d5c:	40010c00 	.word	0x40010c00
 8002d60:	40011000 	.word	0x40011000
 8002d64:	40011400 	.word	0x40011400
 8002d68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d6c:	4b0b      	ldr	r3, [pc, #44]	; (8002d9c <HAL_GPIO_Init+0x304>)
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	43db      	mvns	r3, r3
 8002d74:	4909      	ldr	r1, [pc, #36]	; (8002d9c <HAL_GPIO_Init+0x304>)
 8002d76:	4013      	ands	r3, r2
 8002d78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d86:	fa22 f303 	lsr.w	r3, r2, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	f47f ae8e 	bne.w	8002aac <HAL_GPIO_Init+0x14>
  }
}
 8002d90:	bf00      	nop
 8002d92:	bf00      	nop
 8002d94:	372c      	adds	r7, #44	; 0x2c
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bc80      	pop	{r7}
 8002d9a:	4770      	bx	lr
 8002d9c:	40010400 	.word	0x40010400

08002da0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	460b      	mov	r3, r1
 8002daa:	807b      	strh	r3, [r7, #2]
 8002dac:	4613      	mov	r3, r2
 8002dae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002db0:	787b      	ldrb	r3, [r7, #1]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d003      	beq.n	8002dbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002db6:	887a      	ldrh	r2, [r7, #2]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002dbc:	e003      	b.n	8002dc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002dbe:	887b      	ldrh	r3, [r7, #2]
 8002dc0:	041a      	lsls	r2, r3, #16
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	611a      	str	r2, [r3, #16]
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bc80      	pop	{r7}
 8002dce:	4770      	bx	lr

08002dd0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002de2:	887a      	ldrh	r2, [r7, #2]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	4013      	ands	r3, r2
 8002de8:	041a      	lsls	r2, r3, #16
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	43d9      	mvns	r1, r3
 8002dee:	887b      	ldrh	r3, [r7, #2]
 8002df0:	400b      	ands	r3, r1
 8002df2:	431a      	orrs	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	611a      	str	r2, [r3, #16]
}
 8002df8:	bf00      	nop
 8002dfa:	3714      	adds	r7, #20
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bc80      	pop	{r7}
 8002e00:	4770      	bx	lr
	...

08002e04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e272      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	f000 8087 	beq.w	8002f32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e24:	4b92      	ldr	r3, [pc, #584]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f003 030c 	and.w	r3, r3, #12
 8002e2c:	2b04      	cmp	r3, #4
 8002e2e:	d00c      	beq.n	8002e4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e30:	4b8f      	ldr	r3, [pc, #572]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f003 030c 	and.w	r3, r3, #12
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	d112      	bne.n	8002e62 <HAL_RCC_OscConfig+0x5e>
 8002e3c:	4b8c      	ldr	r3, [pc, #560]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e48:	d10b      	bne.n	8002e62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e4a:	4b89      	ldr	r3, [pc, #548]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d06c      	beq.n	8002f30 <HAL_RCC_OscConfig+0x12c>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d168      	bne.n	8002f30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e24c      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e6a:	d106      	bne.n	8002e7a <HAL_RCC_OscConfig+0x76>
 8002e6c:	4b80      	ldr	r3, [pc, #512]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a7f      	ldr	r2, [pc, #508]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002e72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e76:	6013      	str	r3, [r2, #0]
 8002e78:	e02e      	b.n	8002ed8 <HAL_RCC_OscConfig+0xd4>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d10c      	bne.n	8002e9c <HAL_RCC_OscConfig+0x98>
 8002e82:	4b7b      	ldr	r3, [pc, #492]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a7a      	ldr	r2, [pc, #488]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002e88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e8c:	6013      	str	r3, [r2, #0]
 8002e8e:	4b78      	ldr	r3, [pc, #480]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a77      	ldr	r2, [pc, #476]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002e94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e98:	6013      	str	r3, [r2, #0]
 8002e9a:	e01d      	b.n	8002ed8 <HAL_RCC_OscConfig+0xd4>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ea4:	d10c      	bne.n	8002ec0 <HAL_RCC_OscConfig+0xbc>
 8002ea6:	4b72      	ldr	r3, [pc, #456]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a71      	ldr	r2, [pc, #452]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002eac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002eb0:	6013      	str	r3, [r2, #0]
 8002eb2:	4b6f      	ldr	r3, [pc, #444]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a6e      	ldr	r2, [pc, #440]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002eb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ebc:	6013      	str	r3, [r2, #0]
 8002ebe:	e00b      	b.n	8002ed8 <HAL_RCC_OscConfig+0xd4>
 8002ec0:	4b6b      	ldr	r3, [pc, #428]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a6a      	ldr	r2, [pc, #424]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002ec6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002eca:	6013      	str	r3, [r2, #0]
 8002ecc:	4b68      	ldr	r3, [pc, #416]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a67      	ldr	r2, [pc, #412]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002ed2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ed6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d013      	beq.n	8002f08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee0:	f7fe ff94 	bl	8001e0c <HAL_GetTick>
 8002ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ee6:	e008      	b.n	8002efa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee8:	f7fe ff90 	bl	8001e0c <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	2b64      	cmp	r3, #100	; 0x64
 8002ef4:	d901      	bls.n	8002efa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e200      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002efa:	4b5d      	ldr	r3, [pc, #372]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d0f0      	beq.n	8002ee8 <HAL_RCC_OscConfig+0xe4>
 8002f06:	e014      	b.n	8002f32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f08:	f7fe ff80 	bl	8001e0c <HAL_GetTick>
 8002f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f10:	f7fe ff7c 	bl	8001e0c <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b64      	cmp	r3, #100	; 0x64
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e1ec      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f22:	4b53      	ldr	r3, [pc, #332]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f0      	bne.n	8002f10 <HAL_RCC_OscConfig+0x10c>
 8002f2e:	e000      	b.n	8002f32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d063      	beq.n	8003006 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f3e:	4b4c      	ldr	r3, [pc, #304]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f003 030c 	and.w	r3, r3, #12
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d00b      	beq.n	8002f62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f4a:	4b49      	ldr	r3, [pc, #292]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
 8002f52:	2b08      	cmp	r3, #8
 8002f54:	d11c      	bne.n	8002f90 <HAL_RCC_OscConfig+0x18c>
 8002f56:	4b46      	ldr	r3, [pc, #280]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d116      	bne.n	8002f90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f62:	4b43      	ldr	r3, [pc, #268]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d005      	beq.n	8002f7a <HAL_RCC_OscConfig+0x176>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	691b      	ldr	r3, [r3, #16]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d001      	beq.n	8002f7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e1c0      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f7a:	4b3d      	ldr	r3, [pc, #244]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	00db      	lsls	r3, r3, #3
 8002f88:	4939      	ldr	r1, [pc, #228]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f8e:	e03a      	b.n	8003006 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d020      	beq.n	8002fda <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f98:	4b36      	ldr	r3, [pc, #216]	; (8003074 <HAL_RCC_OscConfig+0x270>)
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f9e:	f7fe ff35 	bl	8001e0c <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fa4:	e008      	b.n	8002fb8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fa6:	f7fe ff31 	bl	8001e0c <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d901      	bls.n	8002fb8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e1a1      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb8:	4b2d      	ldr	r3, [pc, #180]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0302 	and.w	r3, r3, #2
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d0f0      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc4:	4b2a      	ldr	r3, [pc, #168]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	00db      	lsls	r3, r3, #3
 8002fd2:	4927      	ldr	r1, [pc, #156]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	600b      	str	r3, [r1, #0]
 8002fd8:	e015      	b.n	8003006 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fda:	4b26      	ldr	r3, [pc, #152]	; (8003074 <HAL_RCC_OscConfig+0x270>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe0:	f7fe ff14 	bl	8001e0c <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fe8:	f7fe ff10 	bl	8001e0c <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e180      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ffa:	4b1d      	ldr	r3, [pc, #116]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1f0      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0308 	and.w	r3, r3, #8
 800300e:	2b00      	cmp	r3, #0
 8003010:	d03a      	beq.n	8003088 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	699b      	ldr	r3, [r3, #24]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d019      	beq.n	800304e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800301a:	4b17      	ldr	r3, [pc, #92]	; (8003078 <HAL_RCC_OscConfig+0x274>)
 800301c:	2201      	movs	r2, #1
 800301e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003020:	f7fe fef4 	bl	8001e0c <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003026:	e008      	b.n	800303a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003028:	f7fe fef0 	bl	8001e0c <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e160      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800303a:	4b0d      	ldr	r3, [pc, #52]	; (8003070 <HAL_RCC_OscConfig+0x26c>)
 800303c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d0f0      	beq.n	8003028 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003046:	2001      	movs	r0, #1
 8003048:	f000 face 	bl	80035e8 <RCC_Delay>
 800304c:	e01c      	b.n	8003088 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800304e:	4b0a      	ldr	r3, [pc, #40]	; (8003078 <HAL_RCC_OscConfig+0x274>)
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003054:	f7fe feda 	bl	8001e0c <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800305a:	e00f      	b.n	800307c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800305c:	f7fe fed6 	bl	8001e0c <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b02      	cmp	r3, #2
 8003068:	d908      	bls.n	800307c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e146      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
 800306e:	bf00      	nop
 8003070:	40021000 	.word	0x40021000
 8003074:	42420000 	.word	0x42420000
 8003078:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800307c:	4b92      	ldr	r3, [pc, #584]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 800307e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003080:	f003 0302 	and.w	r3, r3, #2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d1e9      	bne.n	800305c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0304 	and.w	r3, r3, #4
 8003090:	2b00      	cmp	r3, #0
 8003092:	f000 80a6 	beq.w	80031e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003096:	2300      	movs	r3, #0
 8003098:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800309a:	4b8b      	ldr	r3, [pc, #556]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 800309c:	69db      	ldr	r3, [r3, #28]
 800309e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10d      	bne.n	80030c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030a6:	4b88      	ldr	r3, [pc, #544]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 80030a8:	69db      	ldr	r3, [r3, #28]
 80030aa:	4a87      	ldr	r2, [pc, #540]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 80030ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030b0:	61d3      	str	r3, [r2, #28]
 80030b2:	4b85      	ldr	r3, [pc, #532]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 80030b4:	69db      	ldr	r3, [r3, #28]
 80030b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ba:	60bb      	str	r3, [r7, #8]
 80030bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030be:	2301      	movs	r3, #1
 80030c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c2:	4b82      	ldr	r3, [pc, #520]	; (80032cc <HAL_RCC_OscConfig+0x4c8>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d118      	bne.n	8003100 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030ce:	4b7f      	ldr	r3, [pc, #508]	; (80032cc <HAL_RCC_OscConfig+0x4c8>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a7e      	ldr	r2, [pc, #504]	; (80032cc <HAL_RCC_OscConfig+0x4c8>)
 80030d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030da:	f7fe fe97 	bl	8001e0c <HAL_GetTick>
 80030de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030e0:	e008      	b.n	80030f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030e2:	f7fe fe93 	bl	8001e0c <HAL_GetTick>
 80030e6:	4602      	mov	r2, r0
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	2b64      	cmp	r3, #100	; 0x64
 80030ee:	d901      	bls.n	80030f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e103      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030f4:	4b75      	ldr	r3, [pc, #468]	; (80032cc <HAL_RCC_OscConfig+0x4c8>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d0f0      	beq.n	80030e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	2b01      	cmp	r3, #1
 8003106:	d106      	bne.n	8003116 <HAL_RCC_OscConfig+0x312>
 8003108:	4b6f      	ldr	r3, [pc, #444]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 800310a:	6a1b      	ldr	r3, [r3, #32]
 800310c:	4a6e      	ldr	r2, [pc, #440]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 800310e:	f043 0301 	orr.w	r3, r3, #1
 8003112:	6213      	str	r3, [r2, #32]
 8003114:	e02d      	b.n	8003172 <HAL_RCC_OscConfig+0x36e>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d10c      	bne.n	8003138 <HAL_RCC_OscConfig+0x334>
 800311e:	4b6a      	ldr	r3, [pc, #424]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 8003120:	6a1b      	ldr	r3, [r3, #32]
 8003122:	4a69      	ldr	r2, [pc, #420]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 8003124:	f023 0301 	bic.w	r3, r3, #1
 8003128:	6213      	str	r3, [r2, #32]
 800312a:	4b67      	ldr	r3, [pc, #412]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	4a66      	ldr	r2, [pc, #408]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 8003130:	f023 0304 	bic.w	r3, r3, #4
 8003134:	6213      	str	r3, [r2, #32]
 8003136:	e01c      	b.n	8003172 <HAL_RCC_OscConfig+0x36e>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	2b05      	cmp	r3, #5
 800313e:	d10c      	bne.n	800315a <HAL_RCC_OscConfig+0x356>
 8003140:	4b61      	ldr	r3, [pc, #388]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 8003142:	6a1b      	ldr	r3, [r3, #32]
 8003144:	4a60      	ldr	r2, [pc, #384]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 8003146:	f043 0304 	orr.w	r3, r3, #4
 800314a:	6213      	str	r3, [r2, #32]
 800314c:	4b5e      	ldr	r3, [pc, #376]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 800314e:	6a1b      	ldr	r3, [r3, #32]
 8003150:	4a5d      	ldr	r2, [pc, #372]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 8003152:	f043 0301 	orr.w	r3, r3, #1
 8003156:	6213      	str	r3, [r2, #32]
 8003158:	e00b      	b.n	8003172 <HAL_RCC_OscConfig+0x36e>
 800315a:	4b5b      	ldr	r3, [pc, #364]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 800315c:	6a1b      	ldr	r3, [r3, #32]
 800315e:	4a5a      	ldr	r2, [pc, #360]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 8003160:	f023 0301 	bic.w	r3, r3, #1
 8003164:	6213      	str	r3, [r2, #32]
 8003166:	4b58      	ldr	r3, [pc, #352]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 8003168:	6a1b      	ldr	r3, [r3, #32]
 800316a:	4a57      	ldr	r2, [pc, #348]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 800316c:	f023 0304 	bic.w	r3, r3, #4
 8003170:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d015      	beq.n	80031a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800317a:	f7fe fe47 	bl	8001e0c <HAL_GetTick>
 800317e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003180:	e00a      	b.n	8003198 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003182:	f7fe fe43 	bl	8001e0c <HAL_GetTick>
 8003186:	4602      	mov	r2, r0
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003190:	4293      	cmp	r3, r2
 8003192:	d901      	bls.n	8003198 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	e0b1      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003198:	4b4b      	ldr	r3, [pc, #300]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 800319a:	6a1b      	ldr	r3, [r3, #32]
 800319c:	f003 0302 	and.w	r3, r3, #2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d0ee      	beq.n	8003182 <HAL_RCC_OscConfig+0x37e>
 80031a4:	e014      	b.n	80031d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031a6:	f7fe fe31 	bl	8001e0c <HAL_GetTick>
 80031aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031ac:	e00a      	b.n	80031c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ae:	f7fe fe2d 	bl	8001e0c <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80031bc:	4293      	cmp	r3, r2
 80031be:	d901      	bls.n	80031c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e09b      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031c4:	4b40      	ldr	r3, [pc, #256]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 80031c6:	6a1b      	ldr	r3, [r3, #32]
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1ee      	bne.n	80031ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80031d0:	7dfb      	ldrb	r3, [r7, #23]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d105      	bne.n	80031e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031d6:	4b3c      	ldr	r3, [pc, #240]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 80031d8:	69db      	ldr	r3, [r3, #28]
 80031da:	4a3b      	ldr	r2, [pc, #236]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 80031dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	f000 8087 	beq.w	80032fa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031ec:	4b36      	ldr	r3, [pc, #216]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f003 030c 	and.w	r3, r3, #12
 80031f4:	2b08      	cmp	r3, #8
 80031f6:	d061      	beq.n	80032bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	69db      	ldr	r3, [r3, #28]
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d146      	bne.n	800328e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003200:	4b33      	ldr	r3, [pc, #204]	; (80032d0 <HAL_RCC_OscConfig+0x4cc>)
 8003202:	2200      	movs	r2, #0
 8003204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003206:	f7fe fe01 	bl	8001e0c <HAL_GetTick>
 800320a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800320c:	e008      	b.n	8003220 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800320e:	f7fe fdfd 	bl	8001e0c <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e06d      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003220:	4b29      	ldr	r3, [pc, #164]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d1f0      	bne.n	800320e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a1b      	ldr	r3, [r3, #32]
 8003230:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003234:	d108      	bne.n	8003248 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003236:	4b24      	ldr	r3, [pc, #144]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	4921      	ldr	r1, [pc, #132]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 8003244:	4313      	orrs	r3, r2
 8003246:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003248:	4b1f      	ldr	r3, [pc, #124]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a19      	ldr	r1, [r3, #32]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003258:	430b      	orrs	r3, r1
 800325a:	491b      	ldr	r1, [pc, #108]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 800325c:	4313      	orrs	r3, r2
 800325e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003260:	4b1b      	ldr	r3, [pc, #108]	; (80032d0 <HAL_RCC_OscConfig+0x4cc>)
 8003262:	2201      	movs	r2, #1
 8003264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003266:	f7fe fdd1 	bl	8001e0c <HAL_GetTick>
 800326a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800326c:	e008      	b.n	8003280 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800326e:	f7fe fdcd 	bl	8001e0c <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	2b02      	cmp	r3, #2
 800327a:	d901      	bls.n	8003280 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e03d      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003280:	4b11      	ldr	r3, [pc, #68]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0f0      	beq.n	800326e <HAL_RCC_OscConfig+0x46a>
 800328c:	e035      	b.n	80032fa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800328e:	4b10      	ldr	r3, [pc, #64]	; (80032d0 <HAL_RCC_OscConfig+0x4cc>)
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003294:	f7fe fdba 	bl	8001e0c <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800329a:	e008      	b.n	80032ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800329c:	f7fe fdb6 	bl	8001e0c <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e026      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032ae:	4b06      	ldr	r3, [pc, #24]	; (80032c8 <HAL_RCC_OscConfig+0x4c4>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1f0      	bne.n	800329c <HAL_RCC_OscConfig+0x498>
 80032ba:	e01e      	b.n	80032fa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	69db      	ldr	r3, [r3, #28]
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d107      	bne.n	80032d4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e019      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
 80032c8:	40021000 	.word	0x40021000
 80032cc:	40007000 	.word	0x40007000
 80032d0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80032d4:	4b0b      	ldr	r3, [pc, #44]	; (8003304 <HAL_RCC_OscConfig+0x500>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d106      	bne.n	80032f6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d001      	beq.n	80032fa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e000      	b.n	80032fc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80032fa:	2300      	movs	r3, #0
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3718      	adds	r7, #24
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	40021000 	.word	0x40021000

08003308 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d101      	bne.n	800331c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e0d0      	b.n	80034be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800331c:	4b6a      	ldr	r3, [pc, #424]	; (80034c8 <HAL_RCC_ClockConfig+0x1c0>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0307 	and.w	r3, r3, #7
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	429a      	cmp	r2, r3
 8003328:	d910      	bls.n	800334c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800332a:	4b67      	ldr	r3, [pc, #412]	; (80034c8 <HAL_RCC_ClockConfig+0x1c0>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f023 0207 	bic.w	r2, r3, #7
 8003332:	4965      	ldr	r1, [pc, #404]	; (80034c8 <HAL_RCC_ClockConfig+0x1c0>)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	4313      	orrs	r3, r2
 8003338:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800333a:	4b63      	ldr	r3, [pc, #396]	; (80034c8 <HAL_RCC_ClockConfig+0x1c0>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	683a      	ldr	r2, [r7, #0]
 8003344:	429a      	cmp	r2, r3
 8003346:	d001      	beq.n	800334c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e0b8      	b.n	80034be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d020      	beq.n	800339a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0304 	and.w	r3, r3, #4
 8003360:	2b00      	cmp	r3, #0
 8003362:	d005      	beq.n	8003370 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003364:	4b59      	ldr	r3, [pc, #356]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	4a58      	ldr	r2, [pc, #352]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 800336a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800336e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0308 	and.w	r3, r3, #8
 8003378:	2b00      	cmp	r3, #0
 800337a:	d005      	beq.n	8003388 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800337c:	4b53      	ldr	r3, [pc, #332]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	4a52      	ldr	r2, [pc, #328]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 8003382:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003386:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003388:	4b50      	ldr	r3, [pc, #320]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	494d      	ldr	r1, [pc, #308]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 8003396:	4313      	orrs	r3, r2
 8003398:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d040      	beq.n	8003428 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d107      	bne.n	80033be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ae:	4b47      	ldr	r3, [pc, #284]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d115      	bne.n	80033e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e07f      	b.n	80034be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d107      	bne.n	80033d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033c6:	4b41      	ldr	r3, [pc, #260]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d109      	bne.n	80033e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e073      	b.n	80034be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d6:	4b3d      	ldr	r3, [pc, #244]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e06b      	b.n	80034be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033e6:	4b39      	ldr	r3, [pc, #228]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f023 0203 	bic.w	r2, r3, #3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	4936      	ldr	r1, [pc, #216]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033f8:	f7fe fd08 	bl	8001e0c <HAL_GetTick>
 80033fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033fe:	e00a      	b.n	8003416 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003400:	f7fe fd04 	bl	8001e0c <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	f241 3288 	movw	r2, #5000	; 0x1388
 800340e:	4293      	cmp	r3, r2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e053      	b.n	80034be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003416:	4b2d      	ldr	r3, [pc, #180]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f003 020c 	and.w	r2, r3, #12
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	429a      	cmp	r2, r3
 8003426:	d1eb      	bne.n	8003400 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003428:	4b27      	ldr	r3, [pc, #156]	; (80034c8 <HAL_RCC_ClockConfig+0x1c0>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0307 	and.w	r3, r3, #7
 8003430:	683a      	ldr	r2, [r7, #0]
 8003432:	429a      	cmp	r2, r3
 8003434:	d210      	bcs.n	8003458 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003436:	4b24      	ldr	r3, [pc, #144]	; (80034c8 <HAL_RCC_ClockConfig+0x1c0>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f023 0207 	bic.w	r2, r3, #7
 800343e:	4922      	ldr	r1, [pc, #136]	; (80034c8 <HAL_RCC_ClockConfig+0x1c0>)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	4313      	orrs	r3, r2
 8003444:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003446:	4b20      	ldr	r3, [pc, #128]	; (80034c8 <HAL_RCC_ClockConfig+0x1c0>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0307 	and.w	r3, r3, #7
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	429a      	cmp	r2, r3
 8003452:	d001      	beq.n	8003458 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e032      	b.n	80034be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	2b00      	cmp	r3, #0
 8003462:	d008      	beq.n	8003476 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003464:	4b19      	ldr	r3, [pc, #100]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	4916      	ldr	r1, [pc, #88]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 8003472:	4313      	orrs	r3, r2
 8003474:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0308 	and.w	r3, r3, #8
 800347e:	2b00      	cmp	r3, #0
 8003480:	d009      	beq.n	8003496 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003482:	4b12      	ldr	r3, [pc, #72]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	490e      	ldr	r1, [pc, #56]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 8003492:	4313      	orrs	r3, r2
 8003494:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003496:	f000 f821 	bl	80034dc <HAL_RCC_GetSysClockFreq>
 800349a:	4602      	mov	r2, r0
 800349c:	4b0b      	ldr	r3, [pc, #44]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	091b      	lsrs	r3, r3, #4
 80034a2:	f003 030f 	and.w	r3, r3, #15
 80034a6:	490a      	ldr	r1, [pc, #40]	; (80034d0 <HAL_RCC_ClockConfig+0x1c8>)
 80034a8:	5ccb      	ldrb	r3, [r1, r3]
 80034aa:	fa22 f303 	lsr.w	r3, r2, r3
 80034ae:	4a09      	ldr	r2, [pc, #36]	; (80034d4 <HAL_RCC_ClockConfig+0x1cc>)
 80034b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80034b2:	4b09      	ldr	r3, [pc, #36]	; (80034d8 <HAL_RCC_ClockConfig+0x1d0>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7fe fc66 	bl	8001d88 <HAL_InitTick>

  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	40022000 	.word	0x40022000
 80034cc:	40021000 	.word	0x40021000
 80034d0:	0800a590 	.word	0x0800a590
 80034d4:	20000020 	.word	0x20000020
 80034d8:	20000024 	.word	0x20000024

080034dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	b087      	sub	sp, #28
 80034e0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034e2:	2300      	movs	r3, #0
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	2300      	movs	r3, #0
 80034e8:	60bb      	str	r3, [r7, #8]
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
 80034ee:	2300      	movs	r3, #0
 80034f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034f6:	4b1e      	ldr	r3, [pc, #120]	; (8003570 <HAL_RCC_GetSysClockFreq+0x94>)
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f003 030c 	and.w	r3, r3, #12
 8003502:	2b04      	cmp	r3, #4
 8003504:	d002      	beq.n	800350c <HAL_RCC_GetSysClockFreq+0x30>
 8003506:	2b08      	cmp	r3, #8
 8003508:	d003      	beq.n	8003512 <HAL_RCC_GetSysClockFreq+0x36>
 800350a:	e027      	b.n	800355c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800350c:	4b19      	ldr	r3, [pc, #100]	; (8003574 <HAL_RCC_GetSysClockFreq+0x98>)
 800350e:	613b      	str	r3, [r7, #16]
      break;
 8003510:	e027      	b.n	8003562 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	0c9b      	lsrs	r3, r3, #18
 8003516:	f003 030f 	and.w	r3, r3, #15
 800351a:	4a17      	ldr	r2, [pc, #92]	; (8003578 <HAL_RCC_GetSysClockFreq+0x9c>)
 800351c:	5cd3      	ldrb	r3, [r2, r3]
 800351e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d010      	beq.n	800354c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800352a:	4b11      	ldr	r3, [pc, #68]	; (8003570 <HAL_RCC_GetSysClockFreq+0x94>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	0c5b      	lsrs	r3, r3, #17
 8003530:	f003 0301 	and.w	r3, r3, #1
 8003534:	4a11      	ldr	r2, [pc, #68]	; (800357c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003536:	5cd3      	ldrb	r3, [r2, r3]
 8003538:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a0d      	ldr	r2, [pc, #52]	; (8003574 <HAL_RCC_GetSysClockFreq+0x98>)
 800353e:	fb03 f202 	mul.w	r2, r3, r2
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	fbb2 f3f3 	udiv	r3, r2, r3
 8003548:	617b      	str	r3, [r7, #20]
 800354a:	e004      	b.n	8003556 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	4a0c      	ldr	r2, [pc, #48]	; (8003580 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003550:	fb02 f303 	mul.w	r3, r2, r3
 8003554:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	613b      	str	r3, [r7, #16]
      break;
 800355a:	e002      	b.n	8003562 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800355c:	4b05      	ldr	r3, [pc, #20]	; (8003574 <HAL_RCC_GetSysClockFreq+0x98>)
 800355e:	613b      	str	r3, [r7, #16]
      break;
 8003560:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003562:	693b      	ldr	r3, [r7, #16]
}
 8003564:	4618      	mov	r0, r3
 8003566:	371c      	adds	r7, #28
 8003568:	46bd      	mov	sp, r7
 800356a:	bc80      	pop	{r7}
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	40021000 	.word	0x40021000
 8003574:	007a1200 	.word	0x007a1200
 8003578:	0800a5a8 	.word	0x0800a5a8
 800357c:	0800a5b8 	.word	0x0800a5b8
 8003580:	003d0900 	.word	0x003d0900

08003584 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003584:	b480      	push	{r7}
 8003586:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003588:	4b02      	ldr	r3, [pc, #8]	; (8003594 <HAL_RCC_GetHCLKFreq+0x10>)
 800358a:	681b      	ldr	r3, [r3, #0]
}
 800358c:	4618      	mov	r0, r3
 800358e:	46bd      	mov	sp, r7
 8003590:	bc80      	pop	{r7}
 8003592:	4770      	bx	lr
 8003594:	20000020 	.word	0x20000020

08003598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800359c:	f7ff fff2 	bl	8003584 <HAL_RCC_GetHCLKFreq>
 80035a0:	4602      	mov	r2, r0
 80035a2:	4b05      	ldr	r3, [pc, #20]	; (80035b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	0a1b      	lsrs	r3, r3, #8
 80035a8:	f003 0307 	and.w	r3, r3, #7
 80035ac:	4903      	ldr	r1, [pc, #12]	; (80035bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80035ae:	5ccb      	ldrb	r3, [r1, r3]
 80035b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	40021000 	.word	0x40021000
 80035bc:	0800a5a0 	.word	0x0800a5a0

080035c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035c4:	f7ff ffde 	bl	8003584 <HAL_RCC_GetHCLKFreq>
 80035c8:	4602      	mov	r2, r0
 80035ca:	4b05      	ldr	r3, [pc, #20]	; (80035e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	0adb      	lsrs	r3, r3, #11
 80035d0:	f003 0307 	and.w	r3, r3, #7
 80035d4:	4903      	ldr	r1, [pc, #12]	; (80035e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035d6:	5ccb      	ldrb	r3, [r1, r3]
 80035d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035dc:	4618      	mov	r0, r3
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40021000 	.word	0x40021000
 80035e4:	0800a5a0 	.word	0x0800a5a0

080035e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b085      	sub	sp, #20
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035f0:	4b0a      	ldr	r3, [pc, #40]	; (800361c <RCC_Delay+0x34>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a0a      	ldr	r2, [pc, #40]	; (8003620 <RCC_Delay+0x38>)
 80035f6:	fba2 2303 	umull	r2, r3, r2, r3
 80035fa:	0a5b      	lsrs	r3, r3, #9
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	fb02 f303 	mul.w	r3, r2, r3
 8003602:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003604:	bf00      	nop
  }
  while (Delay --);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	1e5a      	subs	r2, r3, #1
 800360a:	60fa      	str	r2, [r7, #12]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1f9      	bne.n	8003604 <RCC_Delay+0x1c>
}
 8003610:	bf00      	nop
 8003612:	bf00      	nop
 8003614:	3714      	adds	r7, #20
 8003616:	46bd      	mov	sp, r7
 8003618:	bc80      	pop	{r7}
 800361a:	4770      	bx	lr
 800361c:	20000020 	.word	0x20000020
 8003620:	10624dd3 	.word	0x10624dd3

08003624 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800362c:	2300      	movs	r3, #0
 800362e:	613b      	str	r3, [r7, #16]
 8003630:	2300      	movs	r3, #0
 8003632:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b00      	cmp	r3, #0
 800363e:	d07d      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003640:	2300      	movs	r3, #0
 8003642:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003644:	4b4f      	ldr	r3, [pc, #316]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003646:	69db      	ldr	r3, [r3, #28]
 8003648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10d      	bne.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003650:	4b4c      	ldr	r3, [pc, #304]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003652:	69db      	ldr	r3, [r3, #28]
 8003654:	4a4b      	ldr	r2, [pc, #300]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003656:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800365a:	61d3      	str	r3, [r2, #28]
 800365c:	4b49      	ldr	r3, [pc, #292]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003664:	60bb      	str	r3, [r7, #8]
 8003666:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003668:	2301      	movs	r3, #1
 800366a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800366c:	4b46      	ldr	r3, [pc, #280]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003674:	2b00      	cmp	r3, #0
 8003676:	d118      	bne.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003678:	4b43      	ldr	r3, [pc, #268]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a42      	ldr	r2, [pc, #264]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800367e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003682:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003684:	f7fe fbc2 	bl	8001e0c <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800368a:	e008      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800368c:	f7fe fbbe 	bl	8001e0c <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b64      	cmp	r3, #100	; 0x64
 8003698:	d901      	bls.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e06d      	b.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800369e:	4b3a      	ldr	r3, [pc, #232]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0f0      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80036aa:	4b36      	ldr	r3, [pc, #216]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ac:	6a1b      	ldr	r3, [r3, #32]
 80036ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036b2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d02e      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d027      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036c8:	4b2e      	ldr	r3, [pc, #184]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036d0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036d2:	4b2e      	ldr	r3, [pc, #184]	; (800378c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80036d4:	2201      	movs	r2, #1
 80036d6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036d8:	4b2c      	ldr	r3, [pc, #176]	; (800378c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80036da:	2200      	movs	r2, #0
 80036dc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80036de:	4a29      	ldr	r2, [pc, #164]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d014      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ee:	f7fe fb8d 	bl	8001e0c <HAL_GetTick>
 80036f2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036f4:	e00a      	b.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036f6:	f7fe fb89 	bl	8001e0c <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	f241 3288 	movw	r2, #5000	; 0x1388
 8003704:	4293      	cmp	r3, r2
 8003706:	d901      	bls.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e036      	b.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800370c:	4b1d      	ldr	r3, [pc, #116]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	f003 0302 	and.w	r3, r3, #2
 8003714:	2b00      	cmp	r3, #0
 8003716:	d0ee      	beq.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003718:	4b1a      	ldr	r3, [pc, #104]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	4917      	ldr	r1, [pc, #92]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003726:	4313      	orrs	r3, r2
 8003728:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800372a:	7dfb      	ldrb	r3, [r7, #23]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d105      	bne.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003730:	4b14      	ldr	r3, [pc, #80]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003732:	69db      	ldr	r3, [r3, #28]
 8003734:	4a13      	ldr	r2, [pc, #76]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003736:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800373a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d008      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003748:	4b0e      	ldr	r3, [pc, #56]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	490b      	ldr	r1, [pc, #44]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003756:	4313      	orrs	r3, r2
 8003758:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0310 	and.w	r3, r3, #16
 8003762:	2b00      	cmp	r3, #0
 8003764:	d008      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003766:	4b07      	ldr	r3, [pc, #28]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	4904      	ldr	r1, [pc, #16]	; (8003784 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003774:	4313      	orrs	r3, r2
 8003776:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3718      	adds	r7, #24
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	40021000 	.word	0x40021000
 8003788:	40007000 	.word	0x40007000
 800378c:	42420440 	.word	0x42420440

08003790 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b088      	sub	sp, #32
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003798:	2300      	movs	r3, #0
 800379a:	617b      	str	r3, [r7, #20]
 800379c:	2300      	movs	r3, #0
 800379e:	61fb      	str	r3, [r7, #28]
 80037a0:	2300      	movs	r3, #0
 80037a2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80037a4:	2300      	movs	r3, #0
 80037a6:	60fb      	str	r3, [r7, #12]
 80037a8:	2300      	movs	r3, #0
 80037aa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b10      	cmp	r3, #16
 80037b0:	d00a      	beq.n	80037c8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2b10      	cmp	r3, #16
 80037b6:	f200 808a 	bhi.w	80038ce <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d045      	beq.n	800384c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d075      	beq.n	80038b2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80037c6:	e082      	b.n	80038ce <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80037c8:	4b46      	ldr	r3, [pc, #280]	; (80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80037ce:	4b45      	ldr	r3, [pc, #276]	; (80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d07b      	beq.n	80038d2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	0c9b      	lsrs	r3, r3, #18
 80037de:	f003 030f 	and.w	r3, r3, #15
 80037e2:	4a41      	ldr	r2, [pc, #260]	; (80038e8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80037e4:	5cd3      	ldrb	r3, [r2, r3]
 80037e6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d015      	beq.n	800381e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037f2:	4b3c      	ldr	r3, [pc, #240]	; (80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	0c5b      	lsrs	r3, r3, #17
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	4a3b      	ldr	r2, [pc, #236]	; (80038ec <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80037fe:	5cd3      	ldrb	r3, [r2, r3]
 8003800:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00d      	beq.n	8003828 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800380c:	4a38      	ldr	r2, [pc, #224]	; (80038f0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	fbb2 f2f3 	udiv	r2, r2, r3
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	fb02 f303 	mul.w	r3, r2, r3
 800381a:	61fb      	str	r3, [r7, #28]
 800381c:	e004      	b.n	8003828 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	4a34      	ldr	r2, [pc, #208]	; (80038f4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003822:	fb02 f303 	mul.w	r3, r2, r3
 8003826:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003828:	4b2e      	ldr	r3, [pc, #184]	; (80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003830:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003834:	d102      	bne.n	800383c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	61bb      	str	r3, [r7, #24]
      break;
 800383a:	e04a      	b.n	80038d2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	4a2d      	ldr	r2, [pc, #180]	; (80038f8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003842:	fba2 2303 	umull	r2, r3, r2, r3
 8003846:	085b      	lsrs	r3, r3, #1
 8003848:	61bb      	str	r3, [r7, #24]
      break;
 800384a:	e042      	b.n	80038d2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800384c:	4b25      	ldr	r3, [pc, #148]	; (80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003858:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800385c:	d108      	bne.n	8003870 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f003 0302 	and.w	r3, r3, #2
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003868:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800386c:	61bb      	str	r3, [r7, #24]
 800386e:	e01f      	b.n	80038b0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003876:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800387a:	d109      	bne.n	8003890 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800387c:	4b19      	ldr	r3, [pc, #100]	; (80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800387e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d003      	beq.n	8003890 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003888:	f649 4340 	movw	r3, #40000	; 0x9c40
 800388c:	61bb      	str	r3, [r7, #24]
 800388e:	e00f      	b.n	80038b0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003896:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800389a:	d11c      	bne.n	80038d6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800389c:	4b11      	ldr	r3, [pc, #68]	; (80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d016      	beq.n	80038d6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80038a8:	f24f 4324 	movw	r3, #62500	; 0xf424
 80038ac:	61bb      	str	r3, [r7, #24]
      break;
 80038ae:	e012      	b.n	80038d6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80038b0:	e011      	b.n	80038d6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80038b2:	f7ff fe85 	bl	80035c0 <HAL_RCC_GetPCLK2Freq>
 80038b6:	4602      	mov	r2, r0
 80038b8:	4b0a      	ldr	r3, [pc, #40]	; (80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	0b9b      	lsrs	r3, r3, #14
 80038be:	f003 0303 	and.w	r3, r3, #3
 80038c2:	3301      	adds	r3, #1
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ca:	61bb      	str	r3, [r7, #24]
      break;
 80038cc:	e004      	b.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80038ce:	bf00      	nop
 80038d0:	e002      	b.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80038d2:	bf00      	nop
 80038d4:	e000      	b.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80038d6:	bf00      	nop
    }
  }
  return (frequency);
 80038d8:	69bb      	ldr	r3, [r7, #24]
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3720      	adds	r7, #32
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	40021000 	.word	0x40021000
 80038e8:	0800a5bc 	.word	0x0800a5bc
 80038ec:	0800a5cc 	.word	0x0800a5cc
 80038f0:	007a1200 	.word	0x007a1200
 80038f4:	003d0900 	.word	0x003d0900
 80038f8:	aaaaaaab 	.word	0xaaaaaaab

080038fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d101      	bne.n	800390e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e041      	b.n	8003992 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d106      	bne.n	8003928 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7fd ffbe 	bl	80018a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2202      	movs	r2, #2
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	3304      	adds	r3, #4
 8003938:	4619      	mov	r1, r3
 800393a:	4610      	mov	r0, r2
 800393c:	f000 fe6c 	bl	8004618 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
	...

0800399c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d001      	beq.n	80039b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e03a      	b.n	8003a2a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2202      	movs	r2, #2
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68da      	ldr	r2, [r3, #12]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f042 0201 	orr.w	r2, r2, #1
 80039ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a18      	ldr	r2, [pc, #96]	; (8003a34 <HAL_TIM_Base_Start_IT+0x98>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d00e      	beq.n	80039f4 <HAL_TIM_Base_Start_IT+0x58>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039de:	d009      	beq.n	80039f4 <HAL_TIM_Base_Start_IT+0x58>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a14      	ldr	r2, [pc, #80]	; (8003a38 <HAL_TIM_Base_Start_IT+0x9c>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d004      	beq.n	80039f4 <HAL_TIM_Base_Start_IT+0x58>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a13      	ldr	r2, [pc, #76]	; (8003a3c <HAL_TIM_Base_Start_IT+0xa0>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d111      	bne.n	8003a18 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2b06      	cmp	r3, #6
 8003a04:	d010      	beq.n	8003a28 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f042 0201 	orr.w	r2, r2, #1
 8003a14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a16:	e007      	b.n	8003a28 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f042 0201 	orr.w	r2, r2, #1
 8003a26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3714      	adds	r7, #20
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bc80      	pop	{r7}
 8003a32:	4770      	bx	lr
 8003a34:	40012c00 	.word	0x40012c00
 8003a38:	40000400 	.word	0x40000400
 8003a3c:	40000800 	.word	0x40000800

08003a40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d101      	bne.n	8003a52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e041      	b.n	8003ad6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d106      	bne.n	8003a6c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 f839 	bl	8003ade <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2202      	movs	r2, #2
 8003a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	3304      	adds	r3, #4
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	4610      	mov	r0, r2
 8003a80:	f000 fdca 	bl	8004618 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3708      	adds	r7, #8
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}

08003ade <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b083      	sub	sp, #12
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bc80      	pop	{r7}
 8003aee:	4770      	bx	lr

08003af0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d109      	bne.n	8003b14 <HAL_TIM_PWM_Start+0x24>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	bf14      	ite	ne
 8003b0c:	2301      	movne	r3, #1
 8003b0e:	2300      	moveq	r3, #0
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	e022      	b.n	8003b5a <HAL_TIM_PWM_Start+0x6a>
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	d109      	bne.n	8003b2e <HAL_TIM_PWM_Start+0x3e>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	bf14      	ite	ne
 8003b26:	2301      	movne	r3, #1
 8003b28:	2300      	moveq	r3, #0
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	e015      	b.n	8003b5a <HAL_TIM_PWM_Start+0x6a>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2b08      	cmp	r3, #8
 8003b32:	d109      	bne.n	8003b48 <HAL_TIM_PWM_Start+0x58>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	bf14      	ite	ne
 8003b40:	2301      	movne	r3, #1
 8003b42:	2300      	moveq	r3, #0
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	e008      	b.n	8003b5a <HAL_TIM_PWM_Start+0x6a>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	bf14      	ite	ne
 8003b54:	2301      	movne	r3, #1
 8003b56:	2300      	moveq	r3, #0
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e05e      	b.n	8003c20 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d104      	bne.n	8003b72 <HAL_TIM_PWM_Start+0x82>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b70:	e013      	b.n	8003b9a <HAL_TIM_PWM_Start+0xaa>
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	2b04      	cmp	r3, #4
 8003b76:	d104      	bne.n	8003b82 <HAL_TIM_PWM_Start+0x92>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b80:	e00b      	b.n	8003b9a <HAL_TIM_PWM_Start+0xaa>
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	2b08      	cmp	r3, #8
 8003b86:	d104      	bne.n	8003b92 <HAL_TIM_PWM_Start+0xa2>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2202      	movs	r2, #2
 8003b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b90:	e003      	b.n	8003b9a <HAL_TIM_PWM_Start+0xaa>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2202      	movs	r2, #2
 8003b96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	6839      	ldr	r1, [r7, #0]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f001 f8c5 	bl	8004d32 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a1e      	ldr	r2, [pc, #120]	; (8003c28 <HAL_TIM_PWM_Start+0x138>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d107      	bne.n	8003bc2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bc0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a18      	ldr	r2, [pc, #96]	; (8003c28 <HAL_TIM_PWM_Start+0x138>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d00e      	beq.n	8003bea <HAL_TIM_PWM_Start+0xfa>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bd4:	d009      	beq.n	8003bea <HAL_TIM_PWM_Start+0xfa>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a14      	ldr	r2, [pc, #80]	; (8003c2c <HAL_TIM_PWM_Start+0x13c>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d004      	beq.n	8003bea <HAL_TIM_PWM_Start+0xfa>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a12      	ldr	r2, [pc, #72]	; (8003c30 <HAL_TIM_PWM_Start+0x140>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d111      	bne.n	8003c0e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f003 0307 	and.w	r3, r3, #7
 8003bf4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2b06      	cmp	r3, #6
 8003bfa:	d010      	beq.n	8003c1e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f042 0201 	orr.w	r2, r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c0c:	e007      	b.n	8003c1e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f042 0201 	orr.w	r2, r2, #1
 8003c1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3710      	adds	r7, #16
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	40012c00 	.word	0x40012c00
 8003c2c:	40000400 	.word	0x40000400
 8003c30:	40000800 	.word	0x40000800

08003c34 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e041      	b.n	8003cca <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d106      	bne.n	8003c60 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f839 	bl	8003cd2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2202      	movs	r2, #2
 8003c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	3304      	adds	r3, #4
 8003c70:	4619      	mov	r1, r3
 8003c72:	4610      	mov	r0, r2
 8003c74:	f000 fcd0 	bl	8004618 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	b083      	sub	sp, #12
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003cda:	bf00      	nop
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bc80      	pop	{r7}
 8003ce2:	4770      	bx	lr

08003ce4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d104      	bne.n	8003d02 <HAL_TIM_IC_Start_IT+0x1e>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	e013      	b.n	8003d2a <HAL_TIM_IC_Start_IT+0x46>
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	2b04      	cmp	r3, #4
 8003d06:	d104      	bne.n	8003d12 <HAL_TIM_IC_Start_IT+0x2e>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	e00b      	b.n	8003d2a <HAL_TIM_IC_Start_IT+0x46>
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	2b08      	cmp	r3, #8
 8003d16:	d104      	bne.n	8003d22 <HAL_TIM_IC_Start_IT+0x3e>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	e003      	b.n	8003d2a <HAL_TIM_IC_Start_IT+0x46>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d104      	bne.n	8003d3c <HAL_TIM_IC_Start_IT+0x58>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	e013      	b.n	8003d64 <HAL_TIM_IC_Start_IT+0x80>
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	2b04      	cmp	r3, #4
 8003d40:	d104      	bne.n	8003d4c <HAL_TIM_IC_Start_IT+0x68>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	e00b      	b.n	8003d64 <HAL_TIM_IC_Start_IT+0x80>
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	2b08      	cmp	r3, #8
 8003d50:	d104      	bne.n	8003d5c <HAL_TIM_IC_Start_IT+0x78>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	e003      	b.n	8003d64 <HAL_TIM_IC_Start_IT+0x80>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d66:	7bbb      	ldrb	r3, [r7, #14]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d102      	bne.n	8003d72 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d6c:	7b7b      	ldrb	r3, [r7, #13]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d001      	beq.n	8003d76 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e0b8      	b.n	8003ee8 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d104      	bne.n	8003d86 <HAL_TIM_IC_Start_IT+0xa2>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2202      	movs	r2, #2
 8003d80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d84:	e013      	b.n	8003dae <HAL_TIM_IC_Start_IT+0xca>
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	2b04      	cmp	r3, #4
 8003d8a:	d104      	bne.n	8003d96 <HAL_TIM_IC_Start_IT+0xb2>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d94:	e00b      	b.n	8003dae <HAL_TIM_IC_Start_IT+0xca>
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	2b08      	cmp	r3, #8
 8003d9a:	d104      	bne.n	8003da6 <HAL_TIM_IC_Start_IT+0xc2>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2202      	movs	r2, #2
 8003da0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003da4:	e003      	b.n	8003dae <HAL_TIM_IC_Start_IT+0xca>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2202      	movs	r2, #2
 8003daa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d104      	bne.n	8003dbe <HAL_TIM_IC_Start_IT+0xda>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2202      	movs	r2, #2
 8003db8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dbc:	e013      	b.n	8003de6 <HAL_TIM_IC_Start_IT+0x102>
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	2b04      	cmp	r3, #4
 8003dc2:	d104      	bne.n	8003dce <HAL_TIM_IC_Start_IT+0xea>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2202      	movs	r2, #2
 8003dc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003dcc:	e00b      	b.n	8003de6 <HAL_TIM_IC_Start_IT+0x102>
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	2b08      	cmp	r3, #8
 8003dd2:	d104      	bne.n	8003dde <HAL_TIM_IC_Start_IT+0xfa>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ddc:	e003      	b.n	8003de6 <HAL_TIM_IC_Start_IT+0x102>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2202      	movs	r2, #2
 8003de2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	2b0c      	cmp	r3, #12
 8003dea:	d841      	bhi.n	8003e70 <HAL_TIM_IC_Start_IT+0x18c>
 8003dec:	a201      	add	r2, pc, #4	; (adr r2, 8003df4 <HAL_TIM_IC_Start_IT+0x110>)
 8003dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df2:	bf00      	nop
 8003df4:	08003e29 	.word	0x08003e29
 8003df8:	08003e71 	.word	0x08003e71
 8003dfc:	08003e71 	.word	0x08003e71
 8003e00:	08003e71 	.word	0x08003e71
 8003e04:	08003e3b 	.word	0x08003e3b
 8003e08:	08003e71 	.word	0x08003e71
 8003e0c:	08003e71 	.word	0x08003e71
 8003e10:	08003e71 	.word	0x08003e71
 8003e14:	08003e4d 	.word	0x08003e4d
 8003e18:	08003e71 	.word	0x08003e71
 8003e1c:	08003e71 	.word	0x08003e71
 8003e20:	08003e71 	.word	0x08003e71
 8003e24:	08003e5f 	.word	0x08003e5f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	68da      	ldr	r2, [r3, #12]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f042 0202 	orr.w	r2, r2, #2
 8003e36:	60da      	str	r2, [r3, #12]
      break;
 8003e38:	e01d      	b.n	8003e76 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68da      	ldr	r2, [r3, #12]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f042 0204 	orr.w	r2, r2, #4
 8003e48:	60da      	str	r2, [r3, #12]
      break;
 8003e4a:	e014      	b.n	8003e76 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68da      	ldr	r2, [r3, #12]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f042 0208 	orr.w	r2, r2, #8
 8003e5a:	60da      	str	r2, [r3, #12]
      break;
 8003e5c:	e00b      	b.n	8003e76 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	68da      	ldr	r2, [r3, #12]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f042 0210 	orr.w	r2, r2, #16
 8003e6c:	60da      	str	r2, [r3, #12]
      break;
 8003e6e:	e002      	b.n	8003e76 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	73fb      	strb	r3, [r7, #15]
      break;
 8003e74:	bf00      	nop
  }

  if (status == HAL_OK)
 8003e76:	7bfb      	ldrb	r3, [r7, #15]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d134      	bne.n	8003ee6 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2201      	movs	r2, #1
 8003e82:	6839      	ldr	r1, [r7, #0]
 8003e84:	4618      	mov	r0, r3
 8003e86:	f000 ff54 	bl	8004d32 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a18      	ldr	r2, [pc, #96]	; (8003ef0 <HAL_TIM_IC_Start_IT+0x20c>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d00e      	beq.n	8003eb2 <HAL_TIM_IC_Start_IT+0x1ce>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e9c:	d009      	beq.n	8003eb2 <HAL_TIM_IC_Start_IT+0x1ce>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a14      	ldr	r2, [pc, #80]	; (8003ef4 <HAL_TIM_IC_Start_IT+0x210>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d004      	beq.n	8003eb2 <HAL_TIM_IC_Start_IT+0x1ce>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a12      	ldr	r2, [pc, #72]	; (8003ef8 <HAL_TIM_IC_Start_IT+0x214>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d111      	bne.n	8003ed6 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	f003 0307 	and.w	r3, r3, #7
 8003ebc:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	2b06      	cmp	r3, #6
 8003ec2:	d010      	beq.n	8003ee6 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f042 0201 	orr.w	r2, r2, #1
 8003ed2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ed4:	e007      	b.n	8003ee6 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f042 0201 	orr.w	r2, r2, #1
 8003ee4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	40012c00 	.word	0x40012c00
 8003ef4:	40000400 	.word	0x40000400
 8003ef8:	40000800 	.word	0x40000800

08003efc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d122      	bne.n	8003f58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	f003 0302 	and.w	r3, r3, #2
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d11b      	bne.n	8003f58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f06f 0202 	mvn.w	r2, #2
 8003f28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	f003 0303 	and.w	r3, r3, #3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d003      	beq.n	8003f46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f001 fe06 	bl	8005b50 <HAL_TIM_IC_CaptureCallback>
 8003f44:	e005      	b.n	8003f52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 fb4a 	bl	80045e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f000 fb50 	bl	80045f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	f003 0304 	and.w	r3, r3, #4
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	d122      	bne.n	8003fac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	f003 0304 	and.w	r3, r3, #4
 8003f70:	2b04      	cmp	r3, #4
 8003f72:	d11b      	bne.n	8003fac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f06f 0204 	mvn.w	r2, #4
 8003f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2202      	movs	r2, #2
 8003f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d003      	beq.n	8003f9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f001 fddc 	bl	8005b50 <HAL_TIM_IC_CaptureCallback>
 8003f98:	e005      	b.n	8003fa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 fb20 	bl	80045e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 fb26 	bl	80045f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	691b      	ldr	r3, [r3, #16]
 8003fb2:	f003 0308 	and.w	r3, r3, #8
 8003fb6:	2b08      	cmp	r3, #8
 8003fb8:	d122      	bne.n	8004000 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	f003 0308 	and.w	r3, r3, #8
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d11b      	bne.n	8004000 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f06f 0208 	mvn.w	r2, #8
 8003fd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2204      	movs	r2, #4
 8003fd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	69db      	ldr	r3, [r3, #28]
 8003fde:	f003 0303 	and.w	r3, r3, #3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d003      	beq.n	8003fee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f001 fdb2 	bl	8005b50 <HAL_TIM_IC_CaptureCallback>
 8003fec:	e005      	b.n	8003ffa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 faf6 	bl	80045e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f000 fafc 	bl	80045f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	f003 0310 	and.w	r3, r3, #16
 800400a:	2b10      	cmp	r3, #16
 800400c:	d122      	bne.n	8004054 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	f003 0310 	and.w	r3, r3, #16
 8004018:	2b10      	cmp	r3, #16
 800401a:	d11b      	bne.n	8004054 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f06f 0210 	mvn.w	r2, #16
 8004024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2208      	movs	r2, #8
 800402a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f001 fd88 	bl	8005b50 <HAL_TIM_IC_CaptureCallback>
 8004040:	e005      	b.n	800404e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 facc 	bl	80045e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 fad2 	bl	80045f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	f003 0301 	and.w	r3, r3, #1
 800405e:	2b01      	cmp	r3, #1
 8004060:	d10e      	bne.n	8004080 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	2b01      	cmp	r3, #1
 800406e:	d107      	bne.n	8004080 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f06f 0201 	mvn.w	r2, #1
 8004078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7fc fff6 	bl	800106c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800408a:	2b80      	cmp	r3, #128	; 0x80
 800408c:	d10e      	bne.n	80040ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004098:	2b80      	cmp	r3, #128	; 0x80
 800409a:	d107      	bne.n	80040ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80040a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f000 fecf 	bl	8004e4a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040b6:	2b40      	cmp	r3, #64	; 0x40
 80040b8:	d10e      	bne.n	80040d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c4:	2b40      	cmp	r3, #64	; 0x40
 80040c6:	d107      	bne.n	80040d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 fa96 	bl	8004604 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	f003 0320 	and.w	r3, r3, #32
 80040e2:	2b20      	cmp	r3, #32
 80040e4:	d10e      	bne.n	8004104 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	f003 0320 	and.w	r3, r3, #32
 80040f0:	2b20      	cmp	r3, #32
 80040f2:	d107      	bne.n	8004104 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f06f 0220 	mvn.w	r2, #32
 80040fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 fe9a 	bl	8004e38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004104:	bf00      	nop
 8004106:	3708      	adds	r7, #8
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b086      	sub	sp, #24
 8004110:	af00      	add	r7, sp, #0
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004118:	2300      	movs	r3, #0
 800411a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004122:	2b01      	cmp	r3, #1
 8004124:	d101      	bne.n	800412a <HAL_TIM_IC_ConfigChannel+0x1e>
 8004126:	2302      	movs	r3, #2
 8004128:	e088      	b.n	800423c <HAL_TIM_IC_ConfigChannel+0x130>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2201      	movs	r2, #1
 800412e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d11b      	bne.n	8004170 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6818      	ldr	r0, [r3, #0]
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	6819      	ldr	r1, [r3, #0]
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	685a      	ldr	r2, [r3, #4]
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	f000 fc50 	bl	80049ec <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	699a      	ldr	r2, [r3, #24]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 020c 	bic.w	r2, r2, #12
 800415a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6999      	ldr	r1, [r3, #24]
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	689a      	ldr	r2, [r3, #8]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	619a      	str	r2, [r3, #24]
 800416e:	e060      	b.n	8004232 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b04      	cmp	r3, #4
 8004174:	d11c      	bne.n	80041b0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6818      	ldr	r0, [r3, #0]
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	6819      	ldr	r1, [r3, #0]
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	685a      	ldr	r2, [r3, #4]
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f000 fcb9 	bl	8004afc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	699a      	ldr	r2, [r3, #24]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004198:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	6999      	ldr	r1, [r3, #24]
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	021a      	lsls	r2, r3, #8
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	619a      	str	r2, [r3, #24]
 80041ae:	e040      	b.n	8004232 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b08      	cmp	r3, #8
 80041b4:	d11b      	bne.n	80041ee <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6818      	ldr	r0, [r3, #0]
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	6819      	ldr	r1, [r3, #0]
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	685a      	ldr	r2, [r3, #4]
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	f000 fd04 	bl	8004bd2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	69da      	ldr	r2, [r3, #28]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 020c 	bic.w	r2, r2, #12
 80041d8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	69d9      	ldr	r1, [r3, #28]
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	689a      	ldr	r2, [r3, #8]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	61da      	str	r2, [r3, #28]
 80041ec:	e021      	b.n	8004232 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2b0c      	cmp	r3, #12
 80041f2:	d11c      	bne.n	800422e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6818      	ldr	r0, [r3, #0]
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	6819      	ldr	r1, [r3, #0]
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	f000 fd20 	bl	8004c48 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	69da      	ldr	r2, [r3, #28]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004216:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	69d9      	ldr	r1, [r3, #28]
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	021a      	lsls	r2, r3, #8
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	430a      	orrs	r2, r1
 800422a:	61da      	str	r2, [r3, #28]
 800422c:	e001      	b.n	8004232 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800423a:	7dfb      	ldrb	r3, [r7, #23]
}
 800423c:	4618      	mov	r0, r3
 800423e:	3718      	adds	r7, #24
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004250:	2300      	movs	r3, #0
 8004252:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800425a:	2b01      	cmp	r3, #1
 800425c:	d101      	bne.n	8004262 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800425e:	2302      	movs	r3, #2
 8004260:	e0ae      	b.n	80043c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b0c      	cmp	r3, #12
 800426e:	f200 809f 	bhi.w	80043b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004272:	a201      	add	r2, pc, #4	; (adr r2, 8004278 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004278:	080042ad 	.word	0x080042ad
 800427c:	080043b1 	.word	0x080043b1
 8004280:	080043b1 	.word	0x080043b1
 8004284:	080043b1 	.word	0x080043b1
 8004288:	080042ed 	.word	0x080042ed
 800428c:	080043b1 	.word	0x080043b1
 8004290:	080043b1 	.word	0x080043b1
 8004294:	080043b1 	.word	0x080043b1
 8004298:	0800432f 	.word	0x0800432f
 800429c:	080043b1 	.word	0x080043b1
 80042a0:	080043b1 	.word	0x080043b1
 80042a4:	080043b1 	.word	0x080043b1
 80042a8:	0800436f 	.word	0x0800436f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68b9      	ldr	r1, [r7, #8]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f000 fa12 	bl	80046dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	699a      	ldr	r2, [r3, #24]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f042 0208 	orr.w	r2, r2, #8
 80042c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	699a      	ldr	r2, [r3, #24]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f022 0204 	bic.w	r2, r2, #4
 80042d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	6999      	ldr	r1, [r3, #24]
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	691a      	ldr	r2, [r3, #16]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	619a      	str	r2, [r3, #24]
      break;
 80042ea:	e064      	b.n	80043b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	68b9      	ldr	r1, [r7, #8]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f000 fa58 	bl	80047a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	699a      	ldr	r2, [r3, #24]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004306:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	699a      	ldr	r2, [r3, #24]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004316:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	6999      	ldr	r1, [r3, #24]
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	021a      	lsls	r2, r3, #8
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	430a      	orrs	r2, r1
 800432a:	619a      	str	r2, [r3, #24]
      break;
 800432c:	e043      	b.n	80043b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68b9      	ldr	r1, [r7, #8]
 8004334:	4618      	mov	r0, r3
 8004336:	f000 faa1 	bl	800487c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	69da      	ldr	r2, [r3, #28]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f042 0208 	orr.w	r2, r2, #8
 8004348:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69da      	ldr	r2, [r3, #28]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 0204 	bic.w	r2, r2, #4
 8004358:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	69d9      	ldr	r1, [r3, #28]
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	691a      	ldr	r2, [r3, #16]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	61da      	str	r2, [r3, #28]
      break;
 800436c:	e023      	b.n	80043b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	68b9      	ldr	r1, [r7, #8]
 8004374:	4618      	mov	r0, r3
 8004376:	f000 faeb 	bl	8004950 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	69da      	ldr	r2, [r3, #28]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004388:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	69da      	ldr	r2, [r3, #28]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004398:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	69d9      	ldr	r1, [r3, #28]
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	021a      	lsls	r2, r3, #8
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	430a      	orrs	r2, r1
 80043ac:	61da      	str	r2, [r3, #28]
      break;
 80043ae:	e002      	b.n	80043b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	75fb      	strb	r3, [r7, #23]
      break;
 80043b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80043be:	7dfb      	ldrb	r3, [r7, #23]
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3718      	adds	r7, #24
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043d2:	2300      	movs	r3, #0
 80043d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d101      	bne.n	80043e4 <HAL_TIM_ConfigClockSource+0x1c>
 80043e0:	2302      	movs	r3, #2
 80043e2:	e0b4      	b.n	800454e <HAL_TIM_ConfigClockSource+0x186>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2202      	movs	r2, #2
 80043f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004402:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800440a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68ba      	ldr	r2, [r7, #8]
 8004412:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800441c:	d03e      	beq.n	800449c <HAL_TIM_ConfigClockSource+0xd4>
 800441e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004422:	f200 8087 	bhi.w	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 8004426:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800442a:	f000 8086 	beq.w	800453a <HAL_TIM_ConfigClockSource+0x172>
 800442e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004432:	d87f      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 8004434:	2b70      	cmp	r3, #112	; 0x70
 8004436:	d01a      	beq.n	800446e <HAL_TIM_ConfigClockSource+0xa6>
 8004438:	2b70      	cmp	r3, #112	; 0x70
 800443a:	d87b      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 800443c:	2b60      	cmp	r3, #96	; 0x60
 800443e:	d050      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x11a>
 8004440:	2b60      	cmp	r3, #96	; 0x60
 8004442:	d877      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 8004444:	2b50      	cmp	r3, #80	; 0x50
 8004446:	d03c      	beq.n	80044c2 <HAL_TIM_ConfigClockSource+0xfa>
 8004448:	2b50      	cmp	r3, #80	; 0x50
 800444a:	d873      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 800444c:	2b40      	cmp	r3, #64	; 0x40
 800444e:	d058      	beq.n	8004502 <HAL_TIM_ConfigClockSource+0x13a>
 8004450:	2b40      	cmp	r3, #64	; 0x40
 8004452:	d86f      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 8004454:	2b30      	cmp	r3, #48	; 0x30
 8004456:	d064      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0x15a>
 8004458:	2b30      	cmp	r3, #48	; 0x30
 800445a:	d86b      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 800445c:	2b20      	cmp	r3, #32
 800445e:	d060      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0x15a>
 8004460:	2b20      	cmp	r3, #32
 8004462:	d867      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 8004464:	2b00      	cmp	r3, #0
 8004466:	d05c      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0x15a>
 8004468:	2b10      	cmp	r3, #16
 800446a:	d05a      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0x15a>
 800446c:	e062      	b.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6818      	ldr	r0, [r3, #0]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	6899      	ldr	r1, [r3, #8]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	f000 fc39 	bl	8004cf4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004490:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	609a      	str	r2, [r3, #8]
      break;
 800449a:	e04f      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6818      	ldr	r0, [r3, #0]
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	6899      	ldr	r1, [r3, #8]
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	f000 fc22 	bl	8004cf4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	689a      	ldr	r2, [r3, #8]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044be:	609a      	str	r2, [r3, #8]
      break;
 80044c0:	e03c      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6818      	ldr	r0, [r3, #0]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	6859      	ldr	r1, [r3, #4]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	461a      	mov	r2, r3
 80044d0:	f000 fae6 	bl	8004aa0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2150      	movs	r1, #80	; 0x50
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 fbf0 	bl	8004cc0 <TIM_ITRx_SetConfig>
      break;
 80044e0:	e02c      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6818      	ldr	r0, [r3, #0]
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	6859      	ldr	r1, [r3, #4]
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	461a      	mov	r2, r3
 80044f0:	f000 fb40 	bl	8004b74 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2160      	movs	r1, #96	; 0x60
 80044fa:	4618      	mov	r0, r3
 80044fc:	f000 fbe0 	bl	8004cc0 <TIM_ITRx_SetConfig>
      break;
 8004500:	e01c      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6818      	ldr	r0, [r3, #0]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	6859      	ldr	r1, [r3, #4]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	461a      	mov	r2, r3
 8004510:	f000 fac6 	bl	8004aa0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2140      	movs	r1, #64	; 0x40
 800451a:	4618      	mov	r0, r3
 800451c:	f000 fbd0 	bl	8004cc0 <TIM_ITRx_SetConfig>
      break;
 8004520:	e00c      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4619      	mov	r1, r3
 800452c:	4610      	mov	r0, r2
 800452e:	f000 fbc7 	bl	8004cc0 <TIM_ITRx_SetConfig>
      break;
 8004532:	e003      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	73fb      	strb	r3, [r7, #15]
      break;
 8004538:	e000      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800453a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800454c:	7bfb      	ldrb	r3, [r7, #15]
}
 800454e:	4618      	mov	r0, r3
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
	...

08004558 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004558:	b480      	push	{r7}
 800455a:	b085      	sub	sp, #20
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004562:	2300      	movs	r3, #0
 8004564:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	2b0c      	cmp	r3, #12
 800456a:	d831      	bhi.n	80045d0 <HAL_TIM_ReadCapturedValue+0x78>
 800456c:	a201      	add	r2, pc, #4	; (adr r2, 8004574 <HAL_TIM_ReadCapturedValue+0x1c>)
 800456e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004572:	bf00      	nop
 8004574:	080045a9 	.word	0x080045a9
 8004578:	080045d1 	.word	0x080045d1
 800457c:	080045d1 	.word	0x080045d1
 8004580:	080045d1 	.word	0x080045d1
 8004584:	080045b3 	.word	0x080045b3
 8004588:	080045d1 	.word	0x080045d1
 800458c:	080045d1 	.word	0x080045d1
 8004590:	080045d1 	.word	0x080045d1
 8004594:	080045bd 	.word	0x080045bd
 8004598:	080045d1 	.word	0x080045d1
 800459c:	080045d1 	.word	0x080045d1
 80045a0:	080045d1 	.word	0x080045d1
 80045a4:	080045c7 	.word	0x080045c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ae:	60fb      	str	r3, [r7, #12]

      break;
 80045b0:	e00f      	b.n	80045d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b8:	60fb      	str	r3, [r7, #12]

      break;
 80045ba:	e00a      	b.n	80045d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045c2:	60fb      	str	r3, [r7, #12]

      break;
 80045c4:	e005      	b.n	80045d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045cc:	60fb      	str	r3, [r7, #12]

      break;
 80045ce:	e000      	b.n	80045d2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80045d0:	bf00      	nop
  }

  return tmpreg;
 80045d2:	68fb      	ldr	r3, [r7, #12]
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3714      	adds	r7, #20
 80045d8:	46bd      	mov	sp, r7
 80045da:	bc80      	pop	{r7}
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop

080045e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045e8:	bf00      	nop
 80045ea:	370c      	adds	r7, #12
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bc80      	pop	{r7}
 80045f0:	4770      	bx	lr

080045f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b083      	sub	sp, #12
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr

08004604 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	bc80      	pop	{r7}
 8004614:	4770      	bx	lr
	...

08004618 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a29      	ldr	r2, [pc, #164]	; (80046d0 <TIM_Base_SetConfig+0xb8>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d00b      	beq.n	8004648 <TIM_Base_SetConfig+0x30>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004636:	d007      	beq.n	8004648 <TIM_Base_SetConfig+0x30>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a26      	ldr	r2, [pc, #152]	; (80046d4 <TIM_Base_SetConfig+0xbc>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d003      	beq.n	8004648 <TIM_Base_SetConfig+0x30>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a25      	ldr	r2, [pc, #148]	; (80046d8 <TIM_Base_SetConfig+0xc0>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d108      	bne.n	800465a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800464e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	4313      	orrs	r3, r2
 8004658:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a1c      	ldr	r2, [pc, #112]	; (80046d0 <TIM_Base_SetConfig+0xb8>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d00b      	beq.n	800467a <TIM_Base_SetConfig+0x62>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004668:	d007      	beq.n	800467a <TIM_Base_SetConfig+0x62>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a19      	ldr	r2, [pc, #100]	; (80046d4 <TIM_Base_SetConfig+0xbc>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d003      	beq.n	800467a <TIM_Base_SetConfig+0x62>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a18      	ldr	r2, [pc, #96]	; (80046d8 <TIM_Base_SetConfig+0xc0>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d108      	bne.n	800468c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004680:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	68fa      	ldr	r2, [r7, #12]
 8004688:	4313      	orrs	r3, r2
 800468a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	4313      	orrs	r3, r2
 8004698:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	68fa      	ldr	r2, [r7, #12]
 800469e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	689a      	ldr	r2, [r3, #8]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a07      	ldr	r2, [pc, #28]	; (80046d0 <TIM_Base_SetConfig+0xb8>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d103      	bne.n	80046c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	691a      	ldr	r2, [r3, #16]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	615a      	str	r2, [r3, #20]
}
 80046c6:	bf00      	nop
 80046c8:	3714      	adds	r7, #20
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bc80      	pop	{r7}
 80046ce:	4770      	bx	lr
 80046d0:	40012c00 	.word	0x40012c00
 80046d4:	40000400 	.word	0x40000400
 80046d8:	40000800 	.word	0x40000800

080046dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046dc:	b480      	push	{r7}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a1b      	ldr	r3, [r3, #32]
 80046ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a1b      	ldr	r3, [r3, #32]
 80046f0:	f023 0201 	bic.w	r2, r3, #1
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800470a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0303 	bic.w	r3, r3, #3
 8004712:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	4313      	orrs	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	f023 0302 	bic.w	r3, r3, #2
 8004724:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	697a      	ldr	r2, [r7, #20]
 800472c:	4313      	orrs	r3, r2
 800472e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a1c      	ldr	r2, [pc, #112]	; (80047a4 <TIM_OC1_SetConfig+0xc8>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d10c      	bne.n	8004752 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	f023 0308 	bic.w	r3, r3, #8
 800473e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	4313      	orrs	r3, r2
 8004748:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	f023 0304 	bic.w	r3, r3, #4
 8004750:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a13      	ldr	r2, [pc, #76]	; (80047a4 <TIM_OC1_SetConfig+0xc8>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d111      	bne.n	800477e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004760:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004768:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	4313      	orrs	r3, r2
 8004772:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	4313      	orrs	r3, r2
 800477c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	693a      	ldr	r2, [r7, #16]
 8004782:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	685a      	ldr	r2, [r3, #4]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	697a      	ldr	r2, [r7, #20]
 8004796:	621a      	str	r2, [r3, #32]
}
 8004798:	bf00      	nop
 800479a:	371c      	adds	r7, #28
 800479c:	46bd      	mov	sp, r7
 800479e:	bc80      	pop	{r7}
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	40012c00 	.word	0x40012c00

080047a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b087      	sub	sp, #28
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a1b      	ldr	r3, [r3, #32]
 80047b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a1b      	ldr	r3, [r3, #32]
 80047bc:	f023 0210 	bic.w	r2, r3, #16
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	021b      	lsls	r3, r3, #8
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	f023 0320 	bic.w	r3, r3, #32
 80047f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	011b      	lsls	r3, r3, #4
 80047fa:	697a      	ldr	r2, [r7, #20]
 80047fc:	4313      	orrs	r3, r2
 80047fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a1d      	ldr	r2, [pc, #116]	; (8004878 <TIM_OC2_SetConfig+0xd0>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d10d      	bne.n	8004824 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800480e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	011b      	lsls	r3, r3, #4
 8004816:	697a      	ldr	r2, [r7, #20]
 8004818:	4313      	orrs	r3, r2
 800481a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004822:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a14      	ldr	r2, [pc, #80]	; (8004878 <TIM_OC2_SetConfig+0xd0>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d113      	bne.n	8004854 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004832:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800483a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	693a      	ldr	r2, [r7, #16]
 8004844:	4313      	orrs	r3, r2
 8004846:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	693a      	ldr	r2, [r7, #16]
 8004850:	4313      	orrs	r3, r2
 8004852:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	693a      	ldr	r2, [r7, #16]
 8004858:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	68fa      	ldr	r2, [r7, #12]
 800485e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	697a      	ldr	r2, [r7, #20]
 800486c:	621a      	str	r2, [r3, #32]
}
 800486e:	bf00      	nop
 8004870:	371c      	adds	r7, #28
 8004872:	46bd      	mov	sp, r7
 8004874:	bc80      	pop	{r7}
 8004876:	4770      	bx	lr
 8004878:	40012c00 	.word	0x40012c00

0800487c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800487c:	b480      	push	{r7}
 800487e:	b087      	sub	sp, #28
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a1b      	ldr	r3, [r3, #32]
 800488a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a1b      	ldr	r3, [r3, #32]
 8004890:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	69db      	ldr	r3, [r3, #28]
 80048a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f023 0303 	bic.w	r3, r3, #3
 80048b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80048c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	021b      	lsls	r3, r3, #8
 80048cc:	697a      	ldr	r2, [r7, #20]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a1d      	ldr	r2, [pc, #116]	; (800494c <TIM_OC3_SetConfig+0xd0>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d10d      	bne.n	80048f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	021b      	lsls	r3, r3, #8
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a14      	ldr	r2, [pc, #80]	; (800494c <TIM_OC3_SetConfig+0xd0>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d113      	bne.n	8004926 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004904:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800490c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	011b      	lsls	r3, r3, #4
 8004914:	693a      	ldr	r2, [r7, #16]
 8004916:	4313      	orrs	r3, r2
 8004918:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	011b      	lsls	r3, r3, #4
 8004920:	693a      	ldr	r2, [r7, #16]
 8004922:	4313      	orrs	r3, r2
 8004924:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	693a      	ldr	r2, [r7, #16]
 800492a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	68fa      	ldr	r2, [r7, #12]
 8004930:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	685a      	ldr	r2, [r3, #4]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	697a      	ldr	r2, [r7, #20]
 800493e:	621a      	str	r2, [r3, #32]
}
 8004940:	bf00      	nop
 8004942:	371c      	adds	r7, #28
 8004944:	46bd      	mov	sp, r7
 8004946:	bc80      	pop	{r7}
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	40012c00 	.word	0x40012c00

08004950 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004950:	b480      	push	{r7}
 8004952:	b087      	sub	sp, #28
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6a1b      	ldr	r3, [r3, #32]
 8004964:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	69db      	ldr	r3, [r3, #28]
 8004976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800497e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004986:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	021b      	lsls	r3, r3, #8
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	4313      	orrs	r3, r2
 8004992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800499a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	031b      	lsls	r3, r3, #12
 80049a2:	693a      	ldr	r2, [r7, #16]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a0f      	ldr	r2, [pc, #60]	; (80049e8 <TIM_OC4_SetConfig+0x98>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d109      	bne.n	80049c4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80049b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	695b      	ldr	r3, [r3, #20]
 80049bc:	019b      	lsls	r3, r3, #6
 80049be:	697a      	ldr	r2, [r7, #20]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	685a      	ldr	r2, [r3, #4]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	621a      	str	r2, [r3, #32]
}
 80049de:	bf00      	nop
 80049e0:	371c      	adds	r7, #28
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bc80      	pop	{r7}
 80049e6:	4770      	bx	lr
 80049e8:	40012c00 	.word	0x40012c00

080049ec <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b087      	sub	sp, #28
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]
 80049f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6a1b      	ldr	r3, [r3, #32]
 80049fe:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6a1b      	ldr	r3, [r3, #32]
 8004a04:	f023 0201 	bic.w	r2, r3, #1
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	699b      	ldr	r3, [r3, #24]
 8004a10:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	4a1f      	ldr	r2, [pc, #124]	; (8004a94 <TIM_TI1_SetConfig+0xa8>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d00b      	beq.n	8004a32 <TIM_TI1_SetConfig+0x46>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a20:	d007      	beq.n	8004a32 <TIM_TI1_SetConfig+0x46>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	4a1c      	ldr	r2, [pc, #112]	; (8004a98 <TIM_TI1_SetConfig+0xac>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d003      	beq.n	8004a32 <TIM_TI1_SetConfig+0x46>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	4a1b      	ldr	r2, [pc, #108]	; (8004a9c <TIM_TI1_SetConfig+0xb0>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d101      	bne.n	8004a36 <TIM_TI1_SetConfig+0x4a>
 8004a32:	2301      	movs	r3, #1
 8004a34:	e000      	b.n	8004a38 <TIM_TI1_SetConfig+0x4c>
 8004a36:	2300      	movs	r3, #0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d008      	beq.n	8004a4e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	f023 0303 	bic.w	r3, r3, #3
 8004a42:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004a44:	697a      	ldr	r2, [r7, #20]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	617b      	str	r3, [r7, #20]
 8004a4c:	e003      	b.n	8004a56 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f043 0301 	orr.w	r3, r3, #1
 8004a54:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	011b      	lsls	r3, r3, #4
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	697a      	ldr	r2, [r7, #20]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	f023 030a 	bic.w	r3, r3, #10
 8004a70:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	f003 030a 	and.w	r3, r3, #10
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	693a      	ldr	r2, [r7, #16]
 8004a88:	621a      	str	r2, [r3, #32]
}
 8004a8a:	bf00      	nop
 8004a8c:	371c      	adds	r7, #28
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bc80      	pop	{r7}
 8004a92:	4770      	bx	lr
 8004a94:	40012c00 	.word	0x40012c00
 8004a98:	40000400 	.word	0x40000400
 8004a9c:	40000800 	.word	0x40000800

08004aa0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b087      	sub	sp, #28
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	f023 0201 	bic.w	r2, r3, #1
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004aca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	011b      	lsls	r3, r3, #4
 8004ad0:	693a      	ldr	r2, [r7, #16]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	f023 030a 	bic.w	r3, r3, #10
 8004adc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	621a      	str	r2, [r3, #32]
}
 8004af2:	bf00      	nop
 8004af4:	371c      	adds	r7, #28
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr

08004afc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b087      	sub	sp, #28
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	f023 0210 	bic.w	r2, r3, #16
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	021b      	lsls	r3, r3, #8
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	031b      	lsls	r3, r3, #12
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b4e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	011b      	lsls	r3, r3, #4
 8004b54:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004b58:	697a      	ldr	r2, [r7, #20]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	693a      	ldr	r2, [r7, #16]
 8004b62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	621a      	str	r2, [r3, #32]
}
 8004b6a:	bf00      	nop
 8004b6c:	371c      	adds	r7, #28
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bc80      	pop	{r7}
 8004b72:	4770      	bx	lr

08004b74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b087      	sub	sp, #28
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	f023 0210 	bic.w	r2, r3, #16
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	699b      	ldr	r3, [r3, #24]
 8004b96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	031b      	lsls	r3, r3, #12
 8004ba4:	693a      	ldr	r2, [r7, #16]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004bb0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	697a      	ldr	r2, [r7, #20]
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	697a      	ldr	r2, [r7, #20]
 8004bc6:	621a      	str	r2, [r3, #32]
}
 8004bc8:	bf00      	nop
 8004bca:	371c      	adds	r7, #28
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bc80      	pop	{r7}
 8004bd0:	4770      	bx	lr

08004bd2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b087      	sub	sp, #28
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	60f8      	str	r0, [r7, #12]
 8004bda:	60b9      	str	r1, [r7, #8]
 8004bdc:	607a      	str	r2, [r7, #4]
 8004bde:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	f023 0303 	bic.w	r3, r3, #3
 8004bfe:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c0e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	011b      	lsls	r3, r3, #4
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	693a      	ldr	r2, [r7, #16]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c22:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	021b      	lsls	r3, r3, #8
 8004c28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	693a      	ldr	r2, [r7, #16]
 8004c36:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	697a      	ldr	r2, [r7, #20]
 8004c3c:	621a      	str	r2, [r3, #32]
}
 8004c3e:	bf00      	nop
 8004c40:	371c      	adds	r7, #28
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bc80      	pop	{r7}
 8004c46:	4770      	bx	lr

08004c48 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b087      	sub	sp, #28
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
 8004c54:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	69db      	ldr	r3, [r3, #28]
 8004c6c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c74:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	021b      	lsls	r3, r3, #8
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c86:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	031b      	lsls	r3, r3, #12
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c9a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	031b      	lsls	r3, r3, #12
 8004ca0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	697a      	ldr	r2, [r7, #20]
 8004cb4:	621a      	str	r2, [r3, #32]
}
 8004cb6:	bf00      	nop
 8004cb8:	371c      	adds	r7, #28
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bc80      	pop	{r7}
 8004cbe:	4770      	bx	lr

08004cc0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b085      	sub	sp, #20
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cd6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cd8:	683a      	ldr	r2, [r7, #0]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	f043 0307 	orr.w	r3, r3, #7
 8004ce2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68fa      	ldr	r2, [r7, #12]
 8004ce8:	609a      	str	r2, [r3, #8]
}
 8004cea:	bf00      	nop
 8004cec:	3714      	adds	r7, #20
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bc80      	pop	{r7}
 8004cf2:	4770      	bx	lr

08004cf4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b087      	sub	sp, #28
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	607a      	str	r2, [r7, #4]
 8004d00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	021a      	lsls	r2, r3, #8
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	431a      	orrs	r2, r3
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	697a      	ldr	r2, [r7, #20]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	609a      	str	r2, [r3, #8]
}
 8004d28:	bf00      	nop
 8004d2a:	371c      	adds	r7, #28
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bc80      	pop	{r7}
 8004d30:	4770      	bx	lr

08004d32 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b087      	sub	sp, #28
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	60f8      	str	r0, [r7, #12]
 8004d3a:	60b9      	str	r1, [r7, #8]
 8004d3c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	f003 031f 	and.w	r3, r3, #31
 8004d44:	2201      	movs	r2, #1
 8004d46:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6a1a      	ldr	r2, [r3, #32]
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	43db      	mvns	r3, r3
 8004d54:	401a      	ands	r2, r3
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6a1a      	ldr	r2, [r3, #32]
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	f003 031f 	and.w	r3, r3, #31
 8004d64:	6879      	ldr	r1, [r7, #4]
 8004d66:	fa01 f303 	lsl.w	r3, r1, r3
 8004d6a:	431a      	orrs	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	621a      	str	r2, [r3, #32]
}
 8004d70:	bf00      	nop
 8004d72:	371c      	adds	r7, #28
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bc80      	pop	{r7}
 8004d78:	4770      	bx	lr
	...

08004d7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b085      	sub	sp, #20
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d101      	bne.n	8004d94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d90:	2302      	movs	r3, #2
 8004d92:	e046      	b.n	8004e22 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2202      	movs	r2, #2
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a16      	ldr	r2, [pc, #88]	; (8004e2c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d00e      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004de0:	d009      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a12      	ldr	r2, [pc, #72]	; (8004e30 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d004      	beq.n	8004df6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a10      	ldr	r2, [pc, #64]	; (8004e34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d10c      	bne.n	8004e10 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004dfc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	68ba      	ldr	r2, [r7, #8]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3714      	adds	r7, #20
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bc80      	pop	{r7}
 8004e2a:	4770      	bx	lr
 8004e2c:	40012c00 	.word	0x40012c00
 8004e30:	40000400 	.word	0x40000400
 8004e34:	40000800 	.word	0x40000800

08004e38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e40:	bf00      	nop
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bc80      	pop	{r7}
 8004e48:	4770      	bx	lr

08004e4a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b083      	sub	sp, #12
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e52:	bf00      	nop
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bc80      	pop	{r7}
 8004e5a:	4770      	bx	lr

08004e5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e042      	b.n	8004ef4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d106      	bne.n	8004e88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7fc fde4 	bl	8001a50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2224      	movs	r2, #36	; 0x24
 8004e8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68da      	ldr	r2, [r3, #12]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f000 fdc5 	bl	8005a30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	691a      	ldr	r2, [r3, #16]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004eb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	695a      	ldr	r2, [r3, #20]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ec4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68da      	ldr	r2, [r3, #12]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ed4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2220      	movs	r2, #32
 8004ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2220      	movs	r2, #32
 8004ee8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004ef2:	2300      	movs	r3, #0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3708      	adds	r7, #8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b08a      	sub	sp, #40	; 0x28
 8004f00:	af02      	add	r7, sp, #8
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	603b      	str	r3, [r7, #0]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f16:	b2db      	uxtb	r3, r3
 8004f18:	2b20      	cmp	r3, #32
 8004f1a:	d16d      	bne.n	8004ff8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d002      	beq.n	8004f28 <HAL_UART_Transmit+0x2c>
 8004f22:	88fb      	ldrh	r3, [r7, #6]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d101      	bne.n	8004f2c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e066      	b.n	8004ffa <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2221      	movs	r2, #33	; 0x21
 8004f36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f3a:	f7fc ff67 	bl	8001e0c <HAL_GetTick>
 8004f3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	88fa      	ldrh	r2, [r7, #6]
 8004f44:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	88fa      	ldrh	r2, [r7, #6]
 8004f4a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f54:	d108      	bne.n	8004f68 <HAL_UART_Transmit+0x6c>
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d104      	bne.n	8004f68 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	61bb      	str	r3, [r7, #24]
 8004f66:	e003      	b.n	8004f70 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f70:	e02a      	b.n	8004fc8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	9300      	str	r3, [sp, #0]
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	2180      	movs	r1, #128	; 0x80
 8004f7c:	68f8      	ldr	r0, [r7, #12]
 8004f7e:	f000 fb14 	bl	80055aa <UART_WaitOnFlagUntilTimeout>
 8004f82:	4603      	mov	r3, r0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d001      	beq.n	8004f8c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e036      	b.n	8004ffa <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d10b      	bne.n	8004faa <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	881b      	ldrh	r3, [r3, #0]
 8004f96:	461a      	mov	r2, r3
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fa0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004fa2:	69bb      	ldr	r3, [r7, #24]
 8004fa4:	3302      	adds	r3, #2
 8004fa6:	61bb      	str	r3, [r7, #24]
 8004fa8:	e007      	b.n	8004fba <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	781a      	ldrb	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	b29a      	uxth	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1cf      	bne.n	8004f72 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	9300      	str	r3, [sp, #0]
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	2140      	movs	r1, #64	; 0x40
 8004fdc:	68f8      	ldr	r0, [r7, #12]
 8004fde:	f000 fae4 	bl	80055aa <UART_WaitOnFlagUntilTimeout>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d001      	beq.n	8004fec <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e006      	b.n	8004ffa <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2220      	movs	r2, #32
 8004ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	e000      	b.n	8004ffa <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004ff8:	2302      	movs	r3, #2
  }
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3720      	adds	r7, #32
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}

08005002 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005002:	b580      	push	{r7, lr}
 8005004:	b084      	sub	sp, #16
 8005006:	af00      	add	r7, sp, #0
 8005008:	60f8      	str	r0, [r7, #12]
 800500a:	60b9      	str	r1, [r7, #8]
 800500c:	4613      	mov	r3, r2
 800500e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005016:	b2db      	uxtb	r3, r3
 8005018:	2b20      	cmp	r3, #32
 800501a:	d112      	bne.n	8005042 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d002      	beq.n	8005028 <HAL_UART_Receive_IT+0x26>
 8005022:	88fb      	ldrh	r3, [r7, #6]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d101      	bne.n	800502c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e00b      	b.n	8005044 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2200      	movs	r2, #0
 8005030:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005032:	88fb      	ldrh	r3, [r7, #6]
 8005034:	461a      	mov	r2, r3
 8005036:	68b9      	ldr	r1, [r7, #8]
 8005038:	68f8      	ldr	r0, [r7, #12]
 800503a:	f000 fb24 	bl	8005686 <UART_Start_Receive_IT>
 800503e:	4603      	mov	r3, r0
 8005040:	e000      	b.n	8005044 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005042:	2302      	movs	r3, #2
  }
}
 8005044:	4618      	mov	r0, r3
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b0ba      	sub	sp, #232	; 0xe8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005072:	2300      	movs	r3, #0
 8005074:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005078:	2300      	movs	r3, #0
 800507a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800507e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005082:	f003 030f 	and.w	r3, r3, #15
 8005086:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800508a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800508e:	2b00      	cmp	r3, #0
 8005090:	d10f      	bne.n	80050b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005096:	f003 0320 	and.w	r3, r3, #32
 800509a:	2b00      	cmp	r3, #0
 800509c:	d009      	beq.n	80050b2 <HAL_UART_IRQHandler+0x66>
 800509e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050a2:	f003 0320 	and.w	r3, r3, #32
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d003      	beq.n	80050b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 fc01 	bl	80058b2 <UART_Receive_IT>
      return;
 80050b0:	e25b      	b.n	800556a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80050b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	f000 80de 	beq.w	8005278 <HAL_UART_IRQHandler+0x22c>
 80050bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050c0:	f003 0301 	and.w	r3, r3, #1
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d106      	bne.n	80050d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80050c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050cc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 80d1 	beq.w	8005278 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80050d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050da:	f003 0301 	and.w	r3, r3, #1
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00b      	beq.n	80050fa <HAL_UART_IRQHandler+0xae>
 80050e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d005      	beq.n	80050fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050f2:	f043 0201 	orr.w	r2, r3, #1
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050fe:	f003 0304 	and.w	r3, r3, #4
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00b      	beq.n	800511e <HAL_UART_IRQHandler+0xd2>
 8005106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b00      	cmp	r3, #0
 8005110:	d005      	beq.n	800511e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005116:	f043 0202 	orr.w	r2, r3, #2
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800511e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005122:	f003 0302 	and.w	r3, r3, #2
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00b      	beq.n	8005142 <HAL_UART_IRQHandler+0xf6>
 800512a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b00      	cmp	r3, #0
 8005134:	d005      	beq.n	8005142 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800513a:	f043 0204 	orr.w	r2, r3, #4
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005146:	f003 0308 	and.w	r3, r3, #8
 800514a:	2b00      	cmp	r3, #0
 800514c:	d011      	beq.n	8005172 <HAL_UART_IRQHandler+0x126>
 800514e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005152:	f003 0320 	and.w	r3, r3, #32
 8005156:	2b00      	cmp	r3, #0
 8005158:	d105      	bne.n	8005166 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800515a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800515e:	f003 0301 	and.w	r3, r3, #1
 8005162:	2b00      	cmp	r3, #0
 8005164:	d005      	beq.n	8005172 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800516a:	f043 0208 	orr.w	r2, r3, #8
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005176:	2b00      	cmp	r3, #0
 8005178:	f000 81f2 	beq.w	8005560 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800517c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005180:	f003 0320 	and.w	r3, r3, #32
 8005184:	2b00      	cmp	r3, #0
 8005186:	d008      	beq.n	800519a <HAL_UART_IRQHandler+0x14e>
 8005188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800518c:	f003 0320 	and.w	r3, r3, #32
 8005190:	2b00      	cmp	r3, #0
 8005192:	d002      	beq.n	800519a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 fb8c 	bl	80058b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	bf14      	ite	ne
 80051a8:	2301      	movne	r3, #1
 80051aa:	2300      	moveq	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051b6:	f003 0308 	and.w	r3, r3, #8
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d103      	bne.n	80051c6 <HAL_UART_IRQHandler+0x17a>
 80051be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d04f      	beq.n	8005266 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 fa96 	bl	80056f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d041      	beq.n	800525e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	3314      	adds	r3, #20
 80051e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80051e8:	e853 3f00 	ldrex	r3, [r3]
 80051ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80051f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80051f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	3314      	adds	r3, #20
 8005202:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005206:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800520a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800520e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005212:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005216:	e841 2300 	strex	r3, r2, [r1]
 800521a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800521e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1d9      	bne.n	80051da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800522a:	2b00      	cmp	r3, #0
 800522c:	d013      	beq.n	8005256 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005232:	4a7e      	ldr	r2, [pc, #504]	; (800542c <HAL_UART_IRQHandler+0x3e0>)
 8005234:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800523a:	4618      	mov	r0, r3
 800523c:	f7fd fbb4 	bl	80029a8 <HAL_DMA_Abort_IT>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d016      	beq.n	8005274 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800524a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005250:	4610      	mov	r0, r2
 8005252:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005254:	e00e      	b.n	8005274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 f993 	bl	8005582 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800525c:	e00a      	b.n	8005274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 f98f 	bl	8005582 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005264:	e006      	b.n	8005274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f98b 	bl	8005582 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005272:	e175      	b.n	8005560 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005274:	bf00      	nop
    return;
 8005276:	e173      	b.n	8005560 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800527c:	2b01      	cmp	r3, #1
 800527e:	f040 814f 	bne.w	8005520 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005286:	f003 0310 	and.w	r3, r3, #16
 800528a:	2b00      	cmp	r3, #0
 800528c:	f000 8148 	beq.w	8005520 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005294:	f003 0310 	and.w	r3, r3, #16
 8005298:	2b00      	cmp	r3, #0
 800529a:	f000 8141 	beq.w	8005520 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800529e:	2300      	movs	r3, #0
 80052a0:	60bb      	str	r3, [r7, #8]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	60bb      	str	r3, [r7, #8]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	60bb      	str	r3, [r7, #8]
 80052b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	695b      	ldr	r3, [r3, #20]
 80052ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052be:	2b00      	cmp	r3, #0
 80052c0:	f000 80b6 	beq.w	8005430 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80052d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f000 8145 	beq.w	8005564 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80052de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80052e2:	429a      	cmp	r2, r3
 80052e4:	f080 813e 	bcs.w	8005564 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80052ee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	2b20      	cmp	r3, #32
 80052f8:	f000 8088 	beq.w	800540c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	330c      	adds	r3, #12
 8005302:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005306:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800530a:	e853 3f00 	ldrex	r3, [r3]
 800530e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005312:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005316:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800531a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	330c      	adds	r3, #12
 8005324:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005328:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800532c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005330:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005334:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005338:	e841 2300 	strex	r3, r2, [r1]
 800533c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005340:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1d9      	bne.n	80052fc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	3314      	adds	r3, #20
 800534e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005350:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005352:	e853 3f00 	ldrex	r3, [r3]
 8005356:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005358:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800535a:	f023 0301 	bic.w	r3, r3, #1
 800535e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	3314      	adds	r3, #20
 8005368:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800536c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005370:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005372:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005374:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005378:	e841 2300 	strex	r3, r2, [r1]
 800537c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800537e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1e1      	bne.n	8005348 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	3314      	adds	r3, #20
 800538a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800538e:	e853 3f00 	ldrex	r3, [r3]
 8005392:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005394:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005396:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800539a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	3314      	adds	r3, #20
 80053a4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80053a8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80053aa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ac:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80053ae:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80053b0:	e841 2300 	strex	r3, r2, [r1]
 80053b4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80053b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1e3      	bne.n	8005384 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2220      	movs	r2, #32
 80053c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	330c      	adds	r3, #12
 80053d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053d4:	e853 3f00 	ldrex	r3, [r3]
 80053d8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80053da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053dc:	f023 0310 	bic.w	r3, r3, #16
 80053e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	330c      	adds	r3, #12
 80053ea:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80053ee:	65ba      	str	r2, [r7, #88]	; 0x58
 80053f0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80053f4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053f6:	e841 2300 	strex	r3, r2, [r1]
 80053fa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80053fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1e3      	bne.n	80053ca <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005406:	4618      	mov	r0, r3
 8005408:	f7fd fa93 	bl	8002932 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2202      	movs	r2, #2
 8005410:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800541a:	b29b      	uxth	r3, r3
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	b29b      	uxth	r3, r3
 8005420:	4619      	mov	r1, r3
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 f8b6 	bl	8005594 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005428:	e09c      	b.n	8005564 <HAL_UART_IRQHandler+0x518>
 800542a:	bf00      	nop
 800542c:	080057bd 	.word	0x080057bd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005438:	b29b      	uxth	r3, r3
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005444:	b29b      	uxth	r3, r3
 8005446:	2b00      	cmp	r3, #0
 8005448:	f000 808e 	beq.w	8005568 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800544c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005450:	2b00      	cmp	r3, #0
 8005452:	f000 8089 	beq.w	8005568 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	330c      	adds	r3, #12
 800545c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005460:	e853 3f00 	ldrex	r3, [r3]
 8005464:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005466:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005468:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800546c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	330c      	adds	r3, #12
 8005476:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800547a:	647a      	str	r2, [r7, #68]	; 0x44
 800547c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005480:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005482:	e841 2300 	strex	r3, r2, [r1]
 8005486:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005488:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1e3      	bne.n	8005456 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	3314      	adds	r3, #20
 8005494:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005498:	e853 3f00 	ldrex	r3, [r3]
 800549c:	623b      	str	r3, [r7, #32]
   return(result);
 800549e:	6a3b      	ldr	r3, [r7, #32]
 80054a0:	f023 0301 	bic.w	r3, r3, #1
 80054a4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	3314      	adds	r3, #20
 80054ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80054b2:	633a      	str	r2, [r7, #48]	; 0x30
 80054b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054ba:	e841 2300 	strex	r3, r2, [r1]
 80054be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80054c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1e3      	bne.n	800548e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2220      	movs	r2, #32
 80054ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	330c      	adds	r3, #12
 80054da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	e853 3f00 	ldrex	r3, [r3]
 80054e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f023 0310 	bic.w	r3, r3, #16
 80054ea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	330c      	adds	r3, #12
 80054f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80054f8:	61fa      	str	r2, [r7, #28]
 80054fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fc:	69b9      	ldr	r1, [r7, #24]
 80054fe:	69fa      	ldr	r2, [r7, #28]
 8005500:	e841 2300 	strex	r3, r2, [r1]
 8005504:	617b      	str	r3, [r7, #20]
   return(result);
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d1e3      	bne.n	80054d4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2202      	movs	r2, #2
 8005510:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005512:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005516:	4619      	mov	r1, r3
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f000 f83b 	bl	8005594 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800551e:	e023      	b.n	8005568 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005520:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005528:	2b00      	cmp	r3, #0
 800552a:	d009      	beq.n	8005540 <HAL_UART_IRQHandler+0x4f4>
 800552c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005530:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005534:	2b00      	cmp	r3, #0
 8005536:	d003      	beq.n	8005540 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 f953 	bl	80057e4 <UART_Transmit_IT>
    return;
 800553e:	e014      	b.n	800556a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005548:	2b00      	cmp	r3, #0
 800554a:	d00e      	beq.n	800556a <HAL_UART_IRQHandler+0x51e>
 800554c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005554:	2b00      	cmp	r3, #0
 8005556:	d008      	beq.n	800556a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 f992 	bl	8005882 <UART_EndTransmit_IT>
    return;
 800555e:	e004      	b.n	800556a <HAL_UART_IRQHandler+0x51e>
    return;
 8005560:	bf00      	nop
 8005562:	e002      	b.n	800556a <HAL_UART_IRQHandler+0x51e>
      return;
 8005564:	bf00      	nop
 8005566:	e000      	b.n	800556a <HAL_UART_IRQHandler+0x51e>
      return;
 8005568:	bf00      	nop
  }
}
 800556a:	37e8      	adds	r7, #232	; 0xe8
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	bc80      	pop	{r7}
 8005580:	4770      	bx	lr

08005582 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005582:	b480      	push	{r7}
 8005584:	b083      	sub	sp, #12
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800558a:	bf00      	nop
 800558c:	370c      	adds	r7, #12
 800558e:	46bd      	mov	sp, r7
 8005590:	bc80      	pop	{r7}
 8005592:	4770      	bx	lr

08005594 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	460b      	mov	r3, r1
 800559e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bc80      	pop	{r7}
 80055a8:	4770      	bx	lr

080055aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b090      	sub	sp, #64	; 0x40
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	60f8      	str	r0, [r7, #12]
 80055b2:	60b9      	str	r1, [r7, #8]
 80055b4:	603b      	str	r3, [r7, #0]
 80055b6:	4613      	mov	r3, r2
 80055b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055ba:	e050      	b.n	800565e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c2:	d04c      	beq.n	800565e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80055c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d007      	beq.n	80055da <UART_WaitOnFlagUntilTimeout+0x30>
 80055ca:	f7fc fc1f 	bl	8001e0c <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d241      	bcs.n	800565e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	330c      	adds	r3, #12
 80055e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	330c      	adds	r3, #12
 80055f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80055fa:	637a      	str	r2, [r7, #52]	; 0x34
 80055fc:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005600:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005602:	e841 2300 	strex	r3, r2, [r1]
 8005606:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1e5      	bne.n	80055da <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	3314      	adds	r3, #20
 8005614:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	e853 3f00 	ldrex	r3, [r3]
 800561c:	613b      	str	r3, [r7, #16]
   return(result);
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	f023 0301 	bic.w	r3, r3, #1
 8005624:	63bb      	str	r3, [r7, #56]	; 0x38
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	3314      	adds	r3, #20
 800562c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800562e:	623a      	str	r2, [r7, #32]
 8005630:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005632:	69f9      	ldr	r1, [r7, #28]
 8005634:	6a3a      	ldr	r2, [r7, #32]
 8005636:	e841 2300 	strex	r3, r2, [r1]
 800563a:	61bb      	str	r3, [r7, #24]
   return(result);
 800563c:	69bb      	ldr	r3, [r7, #24]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1e5      	bne.n	800560e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2220      	movs	r2, #32
 8005646:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2220      	movs	r2, #32
 800564e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e00f      	b.n	800567e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	4013      	ands	r3, r2
 8005668:	68ba      	ldr	r2, [r7, #8]
 800566a:	429a      	cmp	r2, r3
 800566c:	bf0c      	ite	eq
 800566e:	2301      	moveq	r3, #1
 8005670:	2300      	movne	r3, #0
 8005672:	b2db      	uxtb	r3, r3
 8005674:	461a      	mov	r2, r3
 8005676:	79fb      	ldrb	r3, [r7, #7]
 8005678:	429a      	cmp	r2, r3
 800567a:	d09f      	beq.n	80055bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3740      	adds	r7, #64	; 0x40
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}

08005686 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005686:	b480      	push	{r7}
 8005688:	b085      	sub	sp, #20
 800568a:	af00      	add	r7, sp, #0
 800568c:	60f8      	str	r0, [r7, #12]
 800568e:	60b9      	str	r1, [r7, #8]
 8005690:	4613      	mov	r3, r2
 8005692:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	68ba      	ldr	r2, [r7, #8]
 8005698:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	88fa      	ldrh	r2, [r7, #6]
 800569e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	88fa      	ldrh	r2, [r7, #6]
 80056a4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2222      	movs	r2, #34	; 0x22
 80056b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d007      	beq.n	80056cc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68da      	ldr	r2, [r3, #12]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056ca:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	695a      	ldr	r2, [r3, #20]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f042 0201 	orr.w	r2, r2, #1
 80056da:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68da      	ldr	r2, [r3, #12]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f042 0220 	orr.w	r2, r2, #32
 80056ea:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3714      	adds	r7, #20
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bc80      	pop	{r7}
 80056f6:	4770      	bx	lr

080056f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b095      	sub	sp, #84	; 0x54
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	330c      	adds	r3, #12
 8005706:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800570a:	e853 3f00 	ldrex	r3, [r3]
 800570e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005712:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005716:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	330c      	adds	r3, #12
 800571e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005720:	643a      	str	r2, [r7, #64]	; 0x40
 8005722:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005724:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005726:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005728:	e841 2300 	strex	r3, r2, [r1]
 800572c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800572e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005730:	2b00      	cmp	r3, #0
 8005732:	d1e5      	bne.n	8005700 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	3314      	adds	r3, #20
 800573a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573c:	6a3b      	ldr	r3, [r7, #32]
 800573e:	e853 3f00 	ldrex	r3, [r3]
 8005742:	61fb      	str	r3, [r7, #28]
   return(result);
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	f023 0301 	bic.w	r3, r3, #1
 800574a:	64bb      	str	r3, [r7, #72]	; 0x48
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	3314      	adds	r3, #20
 8005752:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005754:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005756:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005758:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800575a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800575c:	e841 2300 	strex	r3, r2, [r1]
 8005760:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1e5      	bne.n	8005734 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800576c:	2b01      	cmp	r3, #1
 800576e:	d119      	bne.n	80057a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	330c      	adds	r3, #12
 8005776:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	e853 3f00 	ldrex	r3, [r3]
 800577e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	f023 0310 	bic.w	r3, r3, #16
 8005786:	647b      	str	r3, [r7, #68]	; 0x44
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	330c      	adds	r3, #12
 800578e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005790:	61ba      	str	r2, [r7, #24]
 8005792:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005794:	6979      	ldr	r1, [r7, #20]
 8005796:	69ba      	ldr	r2, [r7, #24]
 8005798:	e841 2300 	strex	r3, r2, [r1]
 800579c:	613b      	str	r3, [r7, #16]
   return(result);
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1e5      	bne.n	8005770 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2220      	movs	r2, #32
 80057a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2200      	movs	r2, #0
 80057b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80057b2:	bf00      	nop
 80057b4:	3754      	adds	r7, #84	; 0x54
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bc80      	pop	{r7}
 80057ba:	4770      	bx	lr

080057bc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b084      	sub	sp, #16
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057d6:	68f8      	ldr	r0, [r7, #12]
 80057d8:	f7ff fed3 	bl	8005582 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057dc:	bf00      	nop
 80057de:	3710      	adds	r7, #16
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	2b21      	cmp	r3, #33	; 0x21
 80057f6:	d13e      	bne.n	8005876 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005800:	d114      	bne.n	800582c <UART_Transmit_IT+0x48>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d110      	bne.n	800582c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	881b      	ldrh	r3, [r3, #0]
 8005814:	461a      	mov	r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800581e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6a1b      	ldr	r3, [r3, #32]
 8005824:	1c9a      	adds	r2, r3, #2
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	621a      	str	r2, [r3, #32]
 800582a:	e008      	b.n	800583e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6a1b      	ldr	r3, [r3, #32]
 8005830:	1c59      	adds	r1, r3, #1
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	6211      	str	r1, [r2, #32]
 8005836:	781a      	ldrb	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005842:	b29b      	uxth	r3, r3
 8005844:	3b01      	subs	r3, #1
 8005846:	b29b      	uxth	r3, r3
 8005848:	687a      	ldr	r2, [r7, #4]
 800584a:	4619      	mov	r1, r3
 800584c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10f      	bne.n	8005872 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68da      	ldr	r2, [r3, #12]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005860:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68da      	ldr	r2, [r3, #12]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005870:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005872:	2300      	movs	r3, #0
 8005874:	e000      	b.n	8005878 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005876:	2302      	movs	r3, #2
  }
}
 8005878:	4618      	mov	r0, r3
 800587a:	3714      	adds	r7, #20
 800587c:	46bd      	mov	sp, r7
 800587e:	bc80      	pop	{r7}
 8005880:	4770      	bx	lr

08005882 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005882:	b580      	push	{r7, lr}
 8005884:	b082      	sub	sp, #8
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68da      	ldr	r2, [r3, #12]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005898:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2220      	movs	r2, #32
 800589e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f7ff fe64 	bl	8005570 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3708      	adds	r7, #8
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}

080058b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058b2:	b580      	push	{r7, lr}
 80058b4:	b08c      	sub	sp, #48	; 0x30
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	2b22      	cmp	r3, #34	; 0x22
 80058c4:	f040 80ae 	bne.w	8005a24 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058d0:	d117      	bne.n	8005902 <UART_Receive_IT+0x50>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d113      	bne.n	8005902 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80058da:	2300      	movs	r3, #0
 80058dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058f0:	b29a      	uxth	r2, r3
 80058f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058fa:	1c9a      	adds	r2, r3, #2
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	629a      	str	r2, [r3, #40]	; 0x28
 8005900:	e026      	b.n	8005950 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005906:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005908:	2300      	movs	r3, #0
 800590a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005914:	d007      	beq.n	8005926 <UART_Receive_IT+0x74>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d10a      	bne.n	8005934 <UART_Receive_IT+0x82>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d106      	bne.n	8005934 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	b2da      	uxtb	r2, r3
 800592e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005930:	701a      	strb	r2, [r3, #0]
 8005932:	e008      	b.n	8005946 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	b2db      	uxtb	r3, r3
 800593c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005940:	b2da      	uxtb	r2, r3
 8005942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005944:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800594a:	1c5a      	adds	r2, r3, #1
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005954:	b29b      	uxth	r3, r3
 8005956:	3b01      	subs	r3, #1
 8005958:	b29b      	uxth	r3, r3
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	4619      	mov	r1, r3
 800595e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005960:	2b00      	cmp	r3, #0
 8005962:	d15d      	bne.n	8005a20 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68da      	ldr	r2, [r3, #12]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f022 0220 	bic.w	r2, r2, #32
 8005972:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68da      	ldr	r2, [r3, #12]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005982:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	695a      	ldr	r2, [r3, #20]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f022 0201 	bic.w	r2, r2, #1
 8005992:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2220      	movs	r2, #32
 8005998:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d135      	bne.n	8005a16 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	330c      	adds	r3, #12
 80059b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	e853 3f00 	ldrex	r3, [r3]
 80059be:	613b      	str	r3, [r7, #16]
   return(result);
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	f023 0310 	bic.w	r3, r3, #16
 80059c6:	627b      	str	r3, [r7, #36]	; 0x24
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	330c      	adds	r3, #12
 80059ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059d0:	623a      	str	r2, [r7, #32]
 80059d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d4:	69f9      	ldr	r1, [r7, #28]
 80059d6:	6a3a      	ldr	r2, [r7, #32]
 80059d8:	e841 2300 	strex	r3, r2, [r1]
 80059dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1e5      	bne.n	80059b0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 0310 	and.w	r3, r3, #16
 80059ee:	2b10      	cmp	r3, #16
 80059f0:	d10a      	bne.n	8005a08 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059f2:	2300      	movs	r3, #0
 80059f4:	60fb      	str	r3, [r7, #12]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	60fb      	str	r3, [r7, #12]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	60fb      	str	r3, [r7, #12]
 8005a06:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f7ff fdc0 	bl	8005594 <HAL_UARTEx_RxEventCallback>
 8005a14:	e002      	b.n	8005a1c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f7fb fada 	bl	8000fd0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	e002      	b.n	8005a26 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005a20:	2300      	movs	r3, #0
 8005a22:	e000      	b.n	8005a26 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005a24:	2302      	movs	r3, #2
  }
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3730      	adds	r7, #48	; 0x30
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
	...

08005a30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	68da      	ldr	r2, [r3, #12]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	430a      	orrs	r2, r1
 8005a4c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	689a      	ldr	r2, [r3, #8]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	431a      	orrs	r2, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	695b      	ldr	r3, [r3, #20]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005a6a:	f023 030c 	bic.w	r3, r3, #12
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	6812      	ldr	r2, [r2, #0]
 8005a72:	68b9      	ldr	r1, [r7, #8]
 8005a74:	430b      	orrs	r3, r1
 8005a76:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	699a      	ldr	r2, [r3, #24]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a2c      	ldr	r2, [pc, #176]	; (8005b44 <UART_SetConfig+0x114>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d103      	bne.n	8005aa0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005a98:	f7fd fd92 	bl	80035c0 <HAL_RCC_GetPCLK2Freq>
 8005a9c:	60f8      	str	r0, [r7, #12]
 8005a9e:	e002      	b.n	8005aa6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005aa0:	f7fd fd7a 	bl	8003598 <HAL_RCC_GetPCLK1Freq>
 8005aa4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4413      	add	r3, r2
 8005aae:	009a      	lsls	r2, r3, #2
 8005ab0:	441a      	add	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	009b      	lsls	r3, r3, #2
 8005ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005abc:	4a22      	ldr	r2, [pc, #136]	; (8005b48 <UART_SetConfig+0x118>)
 8005abe:	fba2 2303 	umull	r2, r3, r2, r3
 8005ac2:	095b      	lsrs	r3, r3, #5
 8005ac4:	0119      	lsls	r1, r3, #4
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	4613      	mov	r3, r2
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	4413      	add	r3, r2
 8005ace:	009a      	lsls	r2, r3, #2
 8005ad0:	441a      	add	r2, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005adc:	4b1a      	ldr	r3, [pc, #104]	; (8005b48 <UART_SetConfig+0x118>)
 8005ade:	fba3 0302 	umull	r0, r3, r3, r2
 8005ae2:	095b      	lsrs	r3, r3, #5
 8005ae4:	2064      	movs	r0, #100	; 0x64
 8005ae6:	fb00 f303 	mul.w	r3, r0, r3
 8005aea:	1ad3      	subs	r3, r2, r3
 8005aec:	011b      	lsls	r3, r3, #4
 8005aee:	3332      	adds	r3, #50	; 0x32
 8005af0:	4a15      	ldr	r2, [pc, #84]	; (8005b48 <UART_SetConfig+0x118>)
 8005af2:	fba2 2303 	umull	r2, r3, r2, r3
 8005af6:	095b      	lsrs	r3, r3, #5
 8005af8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005afc:	4419      	add	r1, r3
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	4613      	mov	r3, r2
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	4413      	add	r3, r2
 8005b06:	009a      	lsls	r2, r3, #2
 8005b08:	441a      	add	r2, r3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b14:	4b0c      	ldr	r3, [pc, #48]	; (8005b48 <UART_SetConfig+0x118>)
 8005b16:	fba3 0302 	umull	r0, r3, r3, r2
 8005b1a:	095b      	lsrs	r3, r3, #5
 8005b1c:	2064      	movs	r0, #100	; 0x64
 8005b1e:	fb00 f303 	mul.w	r3, r0, r3
 8005b22:	1ad3      	subs	r3, r2, r3
 8005b24:	011b      	lsls	r3, r3, #4
 8005b26:	3332      	adds	r3, #50	; 0x32
 8005b28:	4a07      	ldr	r2, [pc, #28]	; (8005b48 <UART_SetConfig+0x118>)
 8005b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b2e:	095b      	lsrs	r3, r3, #5
 8005b30:	f003 020f 	and.w	r2, r3, #15
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	440a      	add	r2, r1
 8005b3a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005b3c:	bf00      	nop
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	40013800 	.word	0x40013800
 8005b48:	51eb851f 	.word	0x51eb851f
 8005b4c:	00000000 	.word	0x00000000

08005b50 <HAL_TIM_IC_CaptureCallback>:
#define TRIG_PIN GPIO_PIN_9
#define TRIG_PORT GPIOA


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b082      	sub	sp, #8
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	7f1b      	ldrb	r3, [r3, #28]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	f040 8083 	bne.w	8005c68 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 8005b62:	4b45      	ldr	r3, [pc, #276]	; (8005c78 <HAL_TIM_IC_CaptureCallback+0x128>)
 8005b64:	781b      	ldrb	r3, [r3, #0]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d11a      	bne.n	8005ba0 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8005b6a:	2100      	movs	r1, #0
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f7fe fcf3 	bl	8004558 <HAL_TIM_ReadCapturedValue>
 8005b72:	4603      	mov	r3, r0
 8005b74:	4a41      	ldr	r2, [pc, #260]	; (8005c7c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8005b76:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8005b78:	4b3f      	ldr	r3, [pc, #252]	; (8005c78 <HAL_TIM_IC_CaptureCallback+0x128>)
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	6a1a      	ldr	r2, [r3, #32]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f022 020a 	bic.w	r2, r2, #10
 8005b8c:	621a      	str	r2, [r3, #32]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	6a1a      	ldr	r2, [r3, #32]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f042 0202 	orr.w	r2, r2, #2
 8005b9c:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8005b9e:	e063      	b.n	8005c68 <HAL_TIM_IC_CaptureCallback+0x118>
		else if (Is_First_Captured==1)   // if the first is already captured
 8005ba0:	4b35      	ldr	r3, [pc, #212]	; (8005c78 <HAL_TIM_IC_CaptureCallback+0x128>)
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d15f      	bne.n	8005c68 <HAL_TIM_IC_CaptureCallback+0x118>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8005ba8:	2100      	movs	r1, #0
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f7fe fcd4 	bl	8004558 <HAL_TIM_ReadCapturedValue>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	4a33      	ldr	r2, [pc, #204]	; (8005c80 <HAL_TIM_IC_CaptureCallback+0x130>)
 8005bb4:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 8005bbe:	4b30      	ldr	r3, [pc, #192]	; (8005c80 <HAL_TIM_IC_CaptureCallback+0x130>)
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	4b2e      	ldr	r3, [pc, #184]	; (8005c7c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d907      	bls.n	8005bda <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 8005bca:	4b2d      	ldr	r3, [pc, #180]	; (8005c80 <HAL_TIM_IC_CaptureCallback+0x130>)
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	4b2b      	ldr	r3, [pc, #172]	; (8005c7c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	4a2b      	ldr	r2, [pc, #172]	; (8005c84 <HAL_TIM_IC_CaptureCallback+0x134>)
 8005bd6:	6013      	str	r3, [r2, #0]
 8005bd8:	e00f      	b.n	8005bfa <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 8005bda:	4b28      	ldr	r3, [pc, #160]	; (8005c7c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	4b28      	ldr	r3, [pc, #160]	; (8005c80 <HAL_TIM_IC_CaptureCallback+0x130>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d909      	bls.n	8005bfa <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8005be6:	4b26      	ldr	r3, [pc, #152]	; (8005c80 <HAL_TIM_IC_CaptureCallback+0x130>)
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	4b24      	ldr	r3, [pc, #144]	; (8005c7c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8005bf4:	33ff      	adds	r3, #255	; 0xff
 8005bf6:	4a23      	ldr	r2, [pc, #140]	; (8005c84 <HAL_TIM_IC_CaptureCallback+0x134>)
 8005bf8:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 8005bfa:	4b22      	ldr	r3, [pc, #136]	; (8005c84 <HAL_TIM_IC_CaptureCallback+0x134>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f7fa fbf0 	bl	80003e4 <__aeabi_ui2d>
 8005c04:	a31a      	add	r3, pc, #104	; (adr r3, 8005c70 <HAL_TIM_IC_CaptureCallback+0x120>)
 8005c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0a:	f7fa fc65 	bl	80004d8 <__aeabi_dmul>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	460b      	mov	r3, r1
 8005c12:	4610      	mov	r0, r2
 8005c14:	4619      	mov	r1, r3
 8005c16:	f04f 0200 	mov.w	r2, #0
 8005c1a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005c1e:	f7fa fd85 	bl	800072c <__aeabi_ddiv>
 8005c22:	4602      	mov	r2, r0
 8005c24:	460b      	mov	r3, r1
 8005c26:	4610      	mov	r0, r2
 8005c28:	4619      	mov	r1, r3
 8005c2a:	f7fa ff2d 	bl	8000a88 <__aeabi_d2uiz>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	b2da      	uxtb	r2, r3
 8005c32:	4b15      	ldr	r3, [pc, #84]	; (8005c88 <HAL_TIM_IC_CaptureCallback+0x138>)
 8005c34:	701a      	strb	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 8005c36:	4b10      	ldr	r3, [pc, #64]	; (8005c78 <HAL_TIM_IC_CaptureCallback+0x128>)
 8005c38:	2200      	movs	r2, #0
 8005c3a:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	6a1a      	ldr	r2, [r3, #32]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f022 020a 	bic.w	r2, r2, #10
 8005c4a:	621a      	str	r2, [r3, #32]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6a12      	ldr	r2, [r2, #32]
 8005c56:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8005c58:	4b0c      	ldr	r3, [pc, #48]	; (8005c8c <HAL_TIM_IC_CaptureCallback+0x13c>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68da      	ldr	r2, [r3, #12]
 8005c5e:	4b0b      	ldr	r3, [pc, #44]	; (8005c8c <HAL_TIM_IC_CaptureCallback+0x13c>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f022 0202 	bic.w	r2, r2, #2
 8005c66:	60da      	str	r2, [r3, #12]
}
 8005c68:	bf00      	nop
 8005c6a:	3708      	adds	r7, #8
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}
 8005c70:	b020c49c 	.word	0xb020c49c
 8005c74:	3fa16872 	.word	0x3fa16872
 8005c78:	200003e4 	.word	0x200003e4
 8005c7c:	200003d8 	.word	0x200003d8
 8005c80:	200003dc 	.word	0x200003dc
 8005c84:	200003e0 	.word	0x200003e0
 8005c88:	200003e5 	.word	0x200003e5
 8005c8c:	20000298 	.word	0x20000298

08005c90 <delay>:

void delay(uint16_t time){
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	4603      	mov	r3, r0
 8005c98:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8005c9a:	4b08      	ldr	r3, [pc, #32]	; (8005cbc <delay+0x2c>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim1) < time);
 8005ca2:	bf00      	nop
 8005ca4:	4b05      	ldr	r3, [pc, #20]	; (8005cbc <delay+0x2c>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005caa:	88fb      	ldrh	r3, [r7, #6]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d3f9      	bcc.n	8005ca4 <delay+0x14>
}
 8005cb0:	bf00      	nop
 8005cb2:	bf00      	nop
 8005cb4:	370c      	adds	r7, #12
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bc80      	pop	{r7}
 8005cba:	4770      	bx	lr
 8005cbc:	20000298 	.word	0x20000298

08005cc0 <HCSR04_GetDis>:

uint8_t HCSR04_GetDis (void)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005cca:	480c      	ldr	r0, [pc, #48]	; (8005cfc <HCSR04_GetDis+0x3c>)
 8005ccc:	f7fd f868 	bl	8002da0 <HAL_GPIO_WritePin>
	delay(10);  // wait for 10 us
 8005cd0:	200a      	movs	r0, #10
 8005cd2:	f7ff ffdd 	bl	8005c90 <delay>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005cdc:	4807      	ldr	r0, [pc, #28]	; (8005cfc <HCSR04_GetDis+0x3c>)
 8005cde:	f7fd f85f 	bl	8002da0 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8005ce2:	4b07      	ldr	r3, [pc, #28]	; (8005d00 <HCSR04_GetDis+0x40>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68da      	ldr	r2, [r3, #12]
 8005ce8:	4b05      	ldr	r3, [pc, #20]	; (8005d00 <HCSR04_GetDis+0x40>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f042 0202 	orr.w	r2, r2, #2
 8005cf0:	60da      	str	r2, [r3, #12]
	return Distance;
 8005cf2:	4b04      	ldr	r3, [pc, #16]	; (8005d04 <HCSR04_GetDis+0x44>)
 8005cf4:	781b      	ldrb	r3, [r3, #0]
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	bd80      	pop	{r7, pc}
 8005cfa:	bf00      	nop
 8005cfc:	40010800 	.word	0x40010800
 8005d00:	20000298 	.word	0x20000298
 8005d04:	200003e5 	.word	0x200003e5

08005d08 <past_errors>:
int speed_left_debug = 0;
/*Static variable*/
static int errors[10] = { 0 };
static int lastError = 0;
/*Supports PID algorithm*/
void past_errors(int error) {
 8005d08:	b480      	push	{r7}
 8005d0a:	b085      	sub	sp, #20
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
	for (int i = 9; i > 0; i--) {
 8005d10:	2309      	movs	r3, #9
 8005d12:	60fb      	str	r3, [r7, #12]
 8005d14:	e00b      	b.n	8005d2e <past_errors+0x26>
		errors[i] = errors[i - 1];
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	4a0a      	ldr	r2, [pc, #40]	; (8005d44 <past_errors+0x3c>)
 8005d1c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005d20:	4908      	ldr	r1, [pc, #32]	; (8005d44 <past_errors+0x3c>)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 9; i > 0; i--) {
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	3b01      	subs	r3, #1
 8005d2c:	60fb      	str	r3, [r7, #12]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	dcf0      	bgt.n	8005d16 <past_errors+0xe>
	}
	errors[0] = error;
 8005d34:	4a03      	ldr	r2, [pc, #12]	; (8005d44 <past_errors+0x3c>)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6013      	str	r3, [r2, #0]
}
 8005d3a:	bf00      	nop
 8005d3c:	3714      	adds	r7, #20
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bc80      	pop	{r7}
 8005d42:	4770      	bx	lr
 8005d44:	200003e8 	.word	0x200003e8

08005d48 <errors_sum>:
int errors_sum(int index, int abs) {
 8005d48:	b480      	push	{r7}
 8005d4a:	b085      	sub	sp, #20
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	6039      	str	r1, [r7, #0]
	int sum = 0;
 8005d52:	2300      	movs	r3, #0
 8005d54:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < index; i++) {
 8005d56:	2300      	movs	r3, #0
 8005d58:	60bb      	str	r3, [r7, #8]
 8005d5a:	e01a      	b.n	8005d92 <errors_sum+0x4a>
		if (abs == 1 && errors[i] < 0)
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d10d      	bne.n	8005d7e <errors_sum+0x36>
 8005d62:	4a11      	ldr	r2, [pc, #68]	; (8005da8 <errors_sum+0x60>)
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	da07      	bge.n	8005d7e <errors_sum+0x36>
			sum += -errors[i];
 8005d6e:	4a0e      	ldr	r2, [pc, #56]	; (8005da8 <errors_sum+0x60>)
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	60fb      	str	r3, [r7, #12]
 8005d7c:	e006      	b.n	8005d8c <errors_sum+0x44>
		else
			sum += errors[i];
 8005d7e:	4a0a      	ldr	r2, [pc, #40]	; (8005da8 <errors_sum+0x60>)
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	4413      	add	r3, r2
 8005d8a:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < index; i++) {
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	3301      	adds	r3, #1
 8005d90:	60bb      	str	r3, [r7, #8]
 8005d92:	68ba      	ldr	r2, [r7, #8]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	dbe0      	blt.n	8005d5c <errors_sum+0x14>
	}
	return sum;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3714      	adds	r7, #20
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bc80      	pop	{r7}
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	200003e8 	.word	0x200003e8

08005dac <PID_control>:
/*PID Control*/
void PID_control(float *Kx, uint16_t *threshold_func_PID)	// Kx: Kp, Ki, Kd
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b08a      	sub	sp, #40	; 0x28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
	int position = define_data(threshold_func_PID);
 8005db6:	6838      	ldr	r0, [r7, #0]
 8005db8:	f000 fa60 	bl	800627c <define_data>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	61fb      	str	r3, [r7, #28]
	int error = 4000 - position;
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	f5c3 637a 	rsb	r3, r3, #4000	; 0xfa0
 8005dc6:	61bb      	str	r3, [r7, #24]
	int P = 0;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	617b      	str	r3, [r7, #20]
	int I = 0;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	613b      	str	r3, [r7, #16]
	int D = 0;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	60fb      	str	r3, [r7, #12]

	past_errors(error);
 8005dd4:	69b8      	ldr	r0, [r7, #24]
 8005dd6:	f7ff ff97 	bl	8005d08 <past_errors>
	// Kx: Kp, Ki, Kd
	P = error * Kx[0];
 8005dda:	69b8      	ldr	r0, [r7, #24]
 8005ddc:	f7fa ff2e 	bl	8000c3c <__aeabi_i2f>
 8005de0:	4602      	mov	r2, r0
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4619      	mov	r1, r3
 8005de8:	4610      	mov	r0, r2
 8005dea:	f7fa ff7b 	bl	8000ce4 <__aeabi_fmul>
 8005dee:	4603      	mov	r3, r0
 8005df0:	4618      	mov	r0, r3
 8005df2:	f7fb f8c7 	bl	8000f84 <__aeabi_f2iz>
 8005df6:	4603      	mov	r3, r0
 8005df8:	617b      	str	r3, [r7, #20]
	I = errors_sum(5, 0) * Kx[1];
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	2005      	movs	r0, #5
 8005dfe:	f7ff ffa3 	bl	8005d48 <errors_sum>
 8005e02:	4603      	mov	r3, r0
 8005e04:	4618      	mov	r0, r3
 8005e06:	f7fa ff19 	bl	8000c3c <__aeabi_i2f>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	3304      	adds	r3, #4
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4619      	mov	r1, r3
 8005e14:	4610      	mov	r0, r2
 8005e16:	f7fa ff65 	bl	8000ce4 <__aeabi_fmul>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f7fb f8b1 	bl	8000f84 <__aeabi_f2iz>
 8005e22:	4603      	mov	r3, r0
 8005e24:	613b      	str	r3, [r7, #16]
	D = (error - lastError) * Kx[2];
 8005e26:	4b22      	ldr	r3, [pc, #136]	; (8005eb0 <PID_control+0x104>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	69ba      	ldr	r2, [r7, #24]
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f7fa ff04 	bl	8000c3c <__aeabi_i2f>
 8005e34:	4602      	mov	r2, r0
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	3308      	adds	r3, #8
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	4610      	mov	r0, r2
 8005e40:	f7fa ff50 	bl	8000ce4 <__aeabi_fmul>
 8005e44:	4603      	mov	r3, r0
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7fb f89c 	bl	8000f84 <__aeabi_f2iz>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	60fb      	str	r3, [r7, #12]

	lastError = error;
 8005e50:	4a17      	ldr	r2, [pc, #92]	; (8005eb0 <PID_control+0x104>)
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	6013      	str	r3, [r2, #0]

	int motorspeed = P + I + D;
 8005e56:	697a      	ldr	r2, [r7, #20]
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	4413      	add	r3, r2
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	4413      	add	r3, r2
 8005e60:	60bb      	str	r3, [r7, #8]

	int motor_speed_right = basespeedr - motorspeed;
 8005e62:	4b14      	ldr	r3, [pc, #80]	; (8005eb4 <PID_control+0x108>)
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	461a      	mov	r2, r3
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	627b      	str	r3, [r7, #36]	; 0x24
	int motor_speed_left = basespeedl + motorspeed;
 8005e6e:	4b12      	ldr	r3, [pc, #72]	; (8005eb8 <PID_control+0x10c>)
 8005e70:	781b      	ldrb	r3, [r3, #0]
 8005e72:	461a      	mov	r2, r3
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	4413      	add	r3, r2
 8005e78:	623b      	str	r3, [r7, #32]
	/*Feed rate*/
	if (motor_speed_right > maxspeedl) {
 8005e7a:	4b10      	ldr	r3, [pc, #64]	; (8005ebc <PID_control+0x110>)
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	461a      	mov	r2, r3
 8005e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e82:	4293      	cmp	r3, r2
 8005e84:	dd02      	ble.n	8005e8c <PID_control+0xe0>
		motor_speed_right = maxspeedl;
 8005e86:	4b0d      	ldr	r3, [pc, #52]	; (8005ebc <PID_control+0x110>)
 8005e88:	781b      	ldrb	r3, [r3, #0]
 8005e8a:	627b      	str	r3, [r7, #36]	; 0x24
	}
	if (motor_speed_left > maxspeedr) {
 8005e8c:	4b0c      	ldr	r3, [pc, #48]	; (8005ec0 <PID_control+0x114>)
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	461a      	mov	r2, r3
 8005e92:	6a3b      	ldr	r3, [r7, #32]
 8005e94:	4293      	cmp	r3, r2
 8005e96:	dd02      	ble.n	8005e9e <PID_control+0xf2>
		motor_speed_left = maxspeedr;
 8005e98:	4b09      	ldr	r3, [pc, #36]	; (8005ec0 <PID_control+0x114>)
 8005e9a:	781b      	ldrb	r3, [r3, #0]
 8005e9c:	623b      	str	r3, [r7, #32]
	}
	/*Control motor*/
	forward_brake(motor_speed_right, motor_speed_left);
 8005e9e:	6a39      	ldr	r1, [r7, #32]
 8005ea0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005ea2:	f000 fe4b 	bl	8006b3c <forward_brake>

}
 8005ea6:	bf00      	nop
 8005ea8:	3728      	adds	r7, #40	; 0x28
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	20000410 	.word	0x20000410
 8005eb4:	20000029 	.word	0x20000029
 8005eb8:	2000002a 	.word	0x2000002a
 8005ebc:	2000002c 	.word	0x2000002c
 8005ec0:	2000002b 	.word	0x2000002b

08005ec4 <Ne_vat_can___Cua_phai>:
/*Ne_vat_can___Cua_phai*/
void Ne_vat_can___Cua_phai(uint8_t speed_Right, uint8_t speed_Left,
		uint32_t Time_Move, uint32_t Time_Right, uint32_t Time_Left) {
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60ba      	str	r2, [r7, #8]
 8005ecc:	607b      	str	r3, [r7, #4]
 8005ece:	4603      	mov	r3, r0
 8005ed0:	73fb      	strb	r3, [r7, #15]
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	73bb      	strb	r3, [r7, #14]
//		ADC_get_rawValue_sensor 	= IC74hc4051_Read_rawADC_7Chan();
	static uint16_t *ss3 = 0;
	motor_control(-20, -20);
 8005ed6:	f06f 0113 	mvn.w	r1, #19
 8005eda:	f06f 0013 	mvn.w	r0, #19
 8005ede:	f000 fd73 	bl	80069c8 <motor_control>
	HAL_Delay(500);
 8005ee2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005ee6:	f7fb ff9b 	bl	8001e20 <HAL_Delay>

	motor_control(0, speed_Left);
 8005eea:	7bbb      	ldrb	r3, [r7, #14]
 8005eec:	4619      	mov	r1, r3
 8005eee:	2000      	movs	r0, #0
 8005ef0:	f000 fd6a 	bl	80069c8 <motor_control>
	HAL_Delay(Time_Right);
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f7fb ff93 	bl	8001e20 <HAL_Delay>

	motor_control(40, 35);
 8005efa:	2123      	movs	r1, #35	; 0x23
 8005efc:	2028      	movs	r0, #40	; 0x28
 8005efe:	f000 fd63 	bl	80069c8 <motor_control>
	HAL_Delay(Time_Move);
 8005f02:	68b8      	ldr	r0, [r7, #8]
 8005f04:	f7fb ff8c 	bl	8001e20 <HAL_Delay>

	motor_control(speed_Right, 0);
 8005f08:	7bfb      	ldrb	r3, [r7, #15]
 8005f0a:	2100      	movs	r1, #0
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f000 fd5b 	bl	80069c8 <motor_control>
	HAL_Delay(Time_Left);
 8005f12:	69b8      	ldr	r0, [r7, #24]
 8005f14:	f7fb ff84 	bl	8001e20 <HAL_Delay>

	ss3 = IC74hc4051_Read_rawADC_1Chan(3);
 8005f18:	2003      	movs	r0, #3
 8005f1a:	f000 f8eb 	bl	80060f4 <IC74hc4051_Read_rawADC_1Chan>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	4a12      	ldr	r2, [pc, #72]	; (8005f6c <Ne_vat_can___Cua_phai+0xa8>)
 8005f22:	6013      	str	r3, [r2, #0]
	while (ss3[3] >= 2800) {
 8005f24:	e009      	b.n	8005f3a <Ne_vat_can___Cua_phai+0x76>
		motor_control(40, 35);
 8005f26:	2123      	movs	r1, #35	; 0x23
 8005f28:	2028      	movs	r0, #40	; 0x28
 8005f2a:	f000 fd4d 	bl	80069c8 <motor_control>
		ss3 = IC74hc4051_Read_rawADC_1Chan(3);
 8005f2e:	2003      	movs	r0, #3
 8005f30:	f000 f8e0 	bl	80060f4 <IC74hc4051_Read_rawADC_1Chan>
 8005f34:	4603      	mov	r3, r0
 8005f36:	4a0d      	ldr	r2, [pc, #52]	; (8005f6c <Ne_vat_can___Cua_phai+0xa8>)
 8005f38:	6013      	str	r3, [r2, #0]
	while (ss3[3] >= 2800) {
 8005f3a:	4b0c      	ldr	r3, [pc, #48]	; (8005f6c <Ne_vat_can___Cua_phai+0xa8>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	3306      	adds	r3, #6
 8005f40:	881b      	ldrh	r3, [r3, #0]
 8005f42:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 8005f46:	d2ee      	bcs.n	8005f26 <Ne_vat_can___Cua_phai+0x62>
	}
	motor_control(-20, -20);
 8005f48:	f06f 0113 	mvn.w	r1, #19
 8005f4c:	f06f 0013 	mvn.w	r0, #19
 8005f50:	f000 fd3a 	bl	80069c8 <motor_control>
	HAL_Delay(500);
 8005f54:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005f58:	f7fb ff62 	bl	8001e20 <HAL_Delay>
	motor_control(0, 0);
 8005f5c:	2100      	movs	r1, #0
 8005f5e:	2000      	movs	r0, #0
 8005f60:	f000 fd32 	bl	80069c8 <motor_control>
}
 8005f64:	bf00      	nop
 8005f66:	3710      	adds	r7, #16
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}
 8005f6c:	20000414 	.word	0x20000414

08005f70 <IC74HC4051_Init>:
		static uint16_t	pre_pos						= 0;
/*Init function of 74HC4051 and 74HC595*/
	/*74HC4051 INIT*/
		void IC74HC4051_Init(	ADC_HandleTypeDef handler, GPIO_TypeDef * GPIO, 									\
								uint16_t GPIO_Pin_S0, uint16_t GPIO_Pin_S1, uint16_t GPIO_Pin_S2)					\
		{
 8005f70:	b084      	sub	sp, #16
 8005f72:	b4b0      	push	{r4, r5, r7}
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	f107 040c 	add.w	r4, r7, #12
 8005f7a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			hadc_lib 							= 	handler;
 8005f7e:	4b10      	ldr	r3, [pc, #64]	; (8005fc0 <IC74HC4051_Init+0x50>)
 8005f80:	461d      	mov	r5, r3
 8005f82:	f107 040c 	add.w	r4, r7, #12
 8005f86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005f88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005f8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005f8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005f8e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8005f92:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
			IC74HC4051_GPIOx 					= 	GPIO;
 8005f96:	4a0b      	ldr	r2, [pc, #44]	; (8005fc4 <IC74HC4051_Init+0x54>)
 8005f98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f9a:	6013      	str	r3, [r2, #0]
			IC74HC4051_S0_Pin 					= 	GPIO_Pin_S0;
 8005f9c:	4a0a      	ldr	r2, [pc, #40]	; (8005fc8 <IC74HC4051_Init+0x58>)
 8005f9e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005fa2:	8013      	strh	r3, [r2, #0]
			IC74HC4051_S1_Pin 					= 	GPIO_Pin_S1;
 8005fa4:	4a09      	ldr	r2, [pc, #36]	; (8005fcc <IC74HC4051_Init+0x5c>)
 8005fa6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005faa:	8013      	strh	r3, [r2, #0]
			IC74HC4051_S2_Pin 					= 	GPIO_Pin_S2;
 8005fac:	4a08      	ldr	r2, [pc, #32]	; (8005fd0 <IC74HC4051_Init+0x60>)
 8005fae:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005fb2:	8013      	strh	r3, [r2, #0]
		}
 8005fb4:	bf00      	nop
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bcb0      	pop	{r4, r5, r7}
 8005fba:	b004      	add	sp, #16
 8005fbc:	4770      	bx	lr
 8005fbe:	bf00      	nop
 8005fc0:	20000420 	.word	0x20000420
 8005fc4:	20000450 	.word	0x20000450
 8005fc8:	20000454 	.word	0x20000454
 8005fcc:	20000456 	.word	0x20000456
 8005fd0:	20000458 	.word	0x20000458

08005fd4 <IC74HC595_Init>:
	/*74HC595 INIT*/
		void IC74HC595_Init(	GPIO_TypeDef * DS_Port, GPIO_TypeDef * Shift_Port, GPIO_TypeDef * ST_Port, 			\
								uint16_t DS_Pin, uint16_t SH_Pin, uint16_t ST_Pin)									\
		{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b085      	sub	sp, #20
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]
 8005fe0:	807b      	strh	r3, [r7, #2]
			IC74HC595_ST_Port		=	ST_Port;
 8005fe2:	4a0b      	ldr	r2, [pc, #44]	; (8006010 <IC74HC595_Init+0x3c>)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6013      	str	r3, [r2, #0]
			IC74hc595_DS_Port		= 	DS_Port;
 8005fe8:	4a0a      	ldr	r2, [pc, #40]	; (8006014 <IC74HC595_Init+0x40>)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6013      	str	r3, [r2, #0]
			IC74HC595_Shift_Port	=	Shift_Port;
 8005fee:	4a0a      	ldr	r2, [pc, #40]	; (8006018 <IC74HC595_Init+0x44>)
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	6013      	str	r3, [r2, #0]
			IC74HC595_ST_Pin		=	ST_Pin;
 8005ff4:	4a09      	ldr	r2, [pc, #36]	; (800601c <IC74HC595_Init+0x48>)
 8005ff6:	8bbb      	ldrh	r3, [r7, #28]
 8005ff8:	8013      	strh	r3, [r2, #0]
			IC74hc595_Shift_Pin		=	SH_Pin;
 8005ffa:	4a09      	ldr	r2, [pc, #36]	; (8006020 <IC74HC595_Init+0x4c>)
 8005ffc:	8b3b      	ldrh	r3, [r7, #24]
 8005ffe:	8013      	strh	r3, [r2, #0]
			IC74hc595_DS_Pin		=	DS_Pin;
 8006000:	4a08      	ldr	r2, [pc, #32]	; (8006024 <IC74HC595_Init+0x50>)
 8006002:	887b      	ldrh	r3, [r7, #2]
 8006004:	8013      	strh	r3, [r2, #0]
		}
 8006006:	bf00      	nop
 8006008:	3714      	adds	r7, #20
 800600a:	46bd      	mov	sp, r7
 800600c:	bc80      	pop	{r7}
 800600e:	4770      	bx	lr
 8006010:	2000045c 	.word	0x2000045c
 8006014:	20000460 	.word	0x20000460
 8006018:	20000464 	.word	0x20000464
 800601c:	2000046c 	.word	0x2000046c
 8006020:	20000468 	.word	0x20000468
 8006024:	2000046a 	.word	0x2000046a

08006028 <IC74hc4051_BitRead>:
/*74HC4051 FUNCTION*/
	GPIO_PinState IC74hc4051_BitRead(uint8_t channel_01, uint8_t index)
	{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	4603      	mov	r3, r0
 8006030:	460a      	mov	r2, r1
 8006032:	71fb      	strb	r3, [r7, #7]
 8006034:	4613      	mov	r3, r2
 8006036:	71bb      	strb	r3, [r7, #6]
		if(((channel_01 >> index) & 1) == 0)
 8006038:	79fa      	ldrb	r2, [r7, #7]
 800603a:	79bb      	ldrb	r3, [r7, #6]
 800603c:	fa42 f303 	asr.w	r3, r2, r3
 8006040:	f003 0301 	and.w	r3, r3, #1
 8006044:	2b00      	cmp	r3, #0
 8006046:	d101      	bne.n	800604c <IC74hc4051_BitRead+0x24>
		{
			return GPIO_PIN_RESET;
 8006048:	2300      	movs	r3, #0
 800604a:	e000      	b.n	800604e <IC74hc4051_BitRead+0x26>
		}
		else
		{
			return GPIO_PIN_SET;
 800604c:	2301      	movs	r3, #1
		}
	}
 800604e:	4618      	mov	r0, r3
 8006050:	370c      	adds	r7, #12
 8006052:	46bd      	mov	sp, r7
 8006054:	bc80      	pop	{r7}
 8006056:	4770      	bx	lr

08006058 <IC74hc4051_SelectChannel>:
	void IC74hc4051_SelectChannel(uint8_t channel)
	{
 8006058:	b5b0      	push	{r4, r5, r7, lr}
 800605a:	b082      	sub	sp, #8
 800605c:	af00      	add	r7, sp, #0
 800605e:	4603      	mov	r3, r0
 8006060:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(IC74HC4051_GPIOx, IC74HC4051_S0_Pin | IC74HC4051_S1_Pin | IC74HC4051_S2_Pin, GPIO_PIN_RESET);
 8006062:	4b20      	ldr	r3, [pc, #128]	; (80060e4 <IC74hc4051_SelectChannel+0x8c>)
 8006064:	6818      	ldr	r0, [r3, #0]
 8006066:	4b20      	ldr	r3, [pc, #128]	; (80060e8 <IC74hc4051_SelectChannel+0x90>)
 8006068:	881a      	ldrh	r2, [r3, #0]
 800606a:	4b20      	ldr	r3, [pc, #128]	; (80060ec <IC74hc4051_SelectChannel+0x94>)
 800606c:	881b      	ldrh	r3, [r3, #0]
 800606e:	4313      	orrs	r3, r2
 8006070:	b29a      	uxth	r2, r3
 8006072:	4b1f      	ldr	r3, [pc, #124]	; (80060f0 <IC74hc4051_SelectChannel+0x98>)
 8006074:	881b      	ldrh	r3, [r3, #0]
 8006076:	4313      	orrs	r3, r2
 8006078:	b29b      	uxth	r3, r3
 800607a:	2200      	movs	r2, #0
 800607c:	4619      	mov	r1, r3
 800607e:	f7fc fe8f 	bl	8002da0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IC74HC4051_GPIOx, IC74HC4051_S0_Pin, IC74hc4051_BitRead(channel, 0));
 8006082:	4b18      	ldr	r3, [pc, #96]	; (80060e4 <IC74hc4051_SelectChannel+0x8c>)
 8006084:	681c      	ldr	r4, [r3, #0]
 8006086:	4b18      	ldr	r3, [pc, #96]	; (80060e8 <IC74hc4051_SelectChannel+0x90>)
 8006088:	881d      	ldrh	r5, [r3, #0]
 800608a:	79fb      	ldrb	r3, [r7, #7]
 800608c:	2100      	movs	r1, #0
 800608e:	4618      	mov	r0, r3
 8006090:	f7ff ffca 	bl	8006028 <IC74hc4051_BitRead>
 8006094:	4603      	mov	r3, r0
 8006096:	461a      	mov	r2, r3
 8006098:	4629      	mov	r1, r5
 800609a:	4620      	mov	r0, r4
 800609c:	f7fc fe80 	bl	8002da0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IC74HC4051_GPIOx, IC74HC4051_S1_Pin, IC74hc4051_BitRead(channel, 1));
 80060a0:	4b10      	ldr	r3, [pc, #64]	; (80060e4 <IC74hc4051_SelectChannel+0x8c>)
 80060a2:	681c      	ldr	r4, [r3, #0]
 80060a4:	4b11      	ldr	r3, [pc, #68]	; (80060ec <IC74hc4051_SelectChannel+0x94>)
 80060a6:	881d      	ldrh	r5, [r3, #0]
 80060a8:	79fb      	ldrb	r3, [r7, #7]
 80060aa:	2101      	movs	r1, #1
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7ff ffbb 	bl	8006028 <IC74hc4051_BitRead>
 80060b2:	4603      	mov	r3, r0
 80060b4:	461a      	mov	r2, r3
 80060b6:	4629      	mov	r1, r5
 80060b8:	4620      	mov	r0, r4
 80060ba:	f7fc fe71 	bl	8002da0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IC74HC4051_GPIOx, IC74HC4051_S2_Pin, IC74hc4051_BitRead(channel, 2));
 80060be:	4b09      	ldr	r3, [pc, #36]	; (80060e4 <IC74hc4051_SelectChannel+0x8c>)
 80060c0:	681c      	ldr	r4, [r3, #0]
 80060c2:	4b0b      	ldr	r3, [pc, #44]	; (80060f0 <IC74hc4051_SelectChannel+0x98>)
 80060c4:	881d      	ldrh	r5, [r3, #0]
 80060c6:	79fb      	ldrb	r3, [r7, #7]
 80060c8:	2102      	movs	r1, #2
 80060ca:	4618      	mov	r0, r3
 80060cc:	f7ff ffac 	bl	8006028 <IC74hc4051_BitRead>
 80060d0:	4603      	mov	r3, r0
 80060d2:	461a      	mov	r2, r3
 80060d4:	4629      	mov	r1, r5
 80060d6:	4620      	mov	r0, r4
 80060d8:	f7fc fe62 	bl	8002da0 <HAL_GPIO_WritePin>
	}
 80060dc:	bf00      	nop
 80060de:	3708      	adds	r7, #8
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bdb0      	pop	{r4, r5, r7, pc}
 80060e4:	20000450 	.word	0x20000450
 80060e8:	20000454 	.word	0x20000454
 80060ec:	20000456 	.word	0x20000456
 80060f0:	20000458 	.word	0x20000458

080060f4 <IC74hc4051_Read_rawADC_1Chan>:
	/*Read real Value 1 Sensor*/
	uint16_t* IC74hc4051_Read_rawADC_1Chan(uint8_t i)
	{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b082      	sub	sp, #8
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	4603      	mov	r3, r0
 80060fc:	71fb      	strb	r3, [r7, #7]
		static uint16_t 		value1[8] 	= {0};
		IC74hc4051_SelectChannel(i);  													// select one mux pin at a time
 80060fe:	79fb      	ldrb	r3, [r7, #7]
 8006100:	4618      	mov	r0, r3
 8006102:	f7ff ffa9 	bl	8006058 <IC74hc4051_SelectChannel>
		HAL_ADC_Start(&hadc_lib); 															// start the ADC
 8006106:	480c      	ldr	r0, [pc, #48]	; (8006138 <IC74hc4051_Read_rawADC_1Chan+0x44>)
 8006108:	f7fb ff86 	bl	8002018 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc_lib, 100);  										// poll for conversion
 800610c:	2164      	movs	r1, #100	; 0x64
 800610e:	480a      	ldr	r0, [pc, #40]	; (8006138 <IC74hc4051_Read_rawADC_1Chan+0x44>)
 8006110:	f7fc f85c 	bl	80021cc <HAL_ADC_PollForConversion>
		value1[i] = HAL_ADC_GetValue(&hadc_lib);  											// store adc value in value
 8006114:	4808      	ldr	r0, [pc, #32]	; (8006138 <IC74hc4051_Read_rawADC_1Chan+0x44>)
 8006116:	f7fc f95f 	bl	80023d8 <HAL_ADC_GetValue>
 800611a:	4602      	mov	r2, r0
 800611c:	79fb      	ldrb	r3, [r7, #7]
 800611e:	b291      	uxth	r1, r2
 8006120:	4a06      	ldr	r2, [pc, #24]	; (800613c <IC74hc4051_Read_rawADC_1Chan+0x48>)
 8006122:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		HAL_ADC_Stop(&hadc_lib);
 8006126:	4804      	ldr	r0, [pc, #16]	; (8006138 <IC74hc4051_Read_rawADC_1Chan+0x44>)
 8006128:	f7fc f824 	bl	8002174 <HAL_ADC_Stop>
		return value1;
 800612c:	4b03      	ldr	r3, [pc, #12]	; (800613c <IC74hc4051_Read_rawADC_1Chan+0x48>)
	}
 800612e:	4618      	mov	r0, r3
 8006130:	3708      	adds	r7, #8
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop
 8006138:	20000420 	.word	0x20000420
 800613c:	20000474 	.word	0x20000474

08006140 <IC74hc4051_Read_rawADC_7Chan>:
	/*Read real Value 7 Sensor*/
	uint16_t* IC74hc4051_Read_rawADC_7Chan()
	{
 8006140:	b580      	push	{r7, lr}
 8006142:	b082      	sub	sp, #8
 8006144:	af00      	add	r7, sp, #0
		uint8_t 				i			= 0;
 8006146:	2300      	movs	r3, #0
 8006148:	71fb      	strb	r3, [r7, #7]
		static uint16_t 		value[8] 	= {0};
		for(i = 0; i <= 7; i++)
 800614a:	2300      	movs	r3, #0
 800614c:	71fb      	strb	r3, [r7, #7]
 800614e:	e01e      	b.n	800618e <IC74hc4051_Read_rawADC_7Chan+0x4e>
		{
			IC74hc4051_SelectChannel(i);												// select one mux pin at a time
 8006150:	79fb      	ldrb	r3, [r7, #7]
 8006152:	4618      	mov	r0, r3
 8006154:	f7ff ff80 	bl	8006058 <IC74hc4051_SelectChannel>
			HAL_ADC_Start(&hadc_lib); 														// start the ADC
 8006158:	4811      	ldr	r0, [pc, #68]	; (80061a0 <IC74hc4051_Read_rawADC_7Chan+0x60>)
 800615a:	f7fb ff5d 	bl	8002018 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc_lib, 1000);  									// poll for conversion
 800615e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006162:	480f      	ldr	r0, [pc, #60]	; (80061a0 <IC74hc4051_Read_rawADC_7Chan+0x60>)
 8006164:	f7fc f832 	bl	80021cc <HAL_ADC_PollForConversion>
			value[i] 	=  (HAL_ADC_GetValue(&hadc_lib) *100) / 4096;  						// store adc value in value, return value between 0 - 100
 8006168:	480d      	ldr	r0, [pc, #52]	; (80061a0 <IC74hc4051_Read_rawADC_7Chan+0x60>)
 800616a:	f7fc f935 	bl	80023d8 <HAL_ADC_GetValue>
 800616e:	4603      	mov	r3, r0
 8006170:	2264      	movs	r2, #100	; 0x64
 8006172:	fb02 f303 	mul.w	r3, r2, r3
 8006176:	0b1a      	lsrs	r2, r3, #12
 8006178:	79fb      	ldrb	r3, [r7, #7]
 800617a:	b291      	uxth	r1, r2
 800617c:	4a09      	ldr	r2, [pc, #36]	; (80061a4 <IC74hc4051_Read_rawADC_7Chan+0x64>)
 800617e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			HAL_ADC_Stop(&hadc_lib);
 8006182:	4807      	ldr	r0, [pc, #28]	; (80061a0 <IC74hc4051_Read_rawADC_7Chan+0x60>)
 8006184:	f7fb fff6 	bl	8002174 <HAL_ADC_Stop>
		for(i = 0; i <= 7; i++)
 8006188:	79fb      	ldrb	r3, [r7, #7]
 800618a:	3301      	adds	r3, #1
 800618c:	71fb      	strb	r3, [r7, #7]
 800618e:	79fb      	ldrb	r3, [r7, #7]
 8006190:	2b07      	cmp	r3, #7
 8006192:	d9dd      	bls.n	8006150 <IC74hc4051_Read_rawADC_7Chan+0x10>
		}
		return value;
 8006194:	4b03      	ldr	r3, [pc, #12]	; (80061a4 <IC74hc4051_Read_rawADC_7Chan+0x64>)
	}
 8006196:	4618      	mov	r0, r3
 8006198:	3708      	adds	r7, #8
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	20000420 	.word	0x20000420
 80061a4:	20000484 	.word	0x20000484

080061a8 <IC74HC595>:
/*74HC595 FUNCTION*/
	void IC74HC595(uint16_t  tt)
	{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	4603      	mov	r3, r0
 80061b0:	80fb      	strh	r3, [r7, #6]
		uint16_t	tam 	= 	0;
 80061b2:	2300      	movs	r3, #0
 80061b4:	81bb      	strh	r3, [r7, #12]
		uint8_t		i 		= 	0;
 80061b6:	2300      	movs	r3, #0
 80061b8:	73fb      	strb	r3, [r7, #15]
		tam 				= 	tt;
 80061ba:	88fb      	ldrh	r3, [r7, #6]
 80061bc:	81bb      	strh	r3, [r7, #12]
		for(i = 0; i < 8; i++)
 80061be:	2300      	movs	r3, #0
 80061c0:	73fb      	strb	r3, [r7, #15]
 80061c2:	e031      	b.n	8006228 <IC74HC595+0x80>
		{
			if(tam & (0x80 >> i))
 80061c4:	89ba      	ldrh	r2, [r7, #12]
 80061c6:	7bfb      	ldrb	r3, [r7, #15]
 80061c8:	2180      	movs	r1, #128	; 0x80
 80061ca:	fa41 f303 	asr.w	r3, r1, r3
 80061ce:	4013      	ands	r3, r2
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d008      	beq.n	80061e6 <IC74HC595+0x3e>
			{
				HAL_GPIO_WritePin(IC74hc595_DS_Port, IC74hc595_DS_Pin, GPIO_PIN_SET);
 80061d4:	4b23      	ldr	r3, [pc, #140]	; (8006264 <IC74HC595+0xbc>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a23      	ldr	r2, [pc, #140]	; (8006268 <IC74HC595+0xc0>)
 80061da:	8811      	ldrh	r1, [r2, #0]
 80061dc:	2201      	movs	r2, #1
 80061de:	4618      	mov	r0, r3
 80061e0:	f7fc fdde 	bl	8002da0 <HAL_GPIO_WritePin>
 80061e4:	e007      	b.n	80061f6 <IC74HC595+0x4e>
			}
			else
			{
				HAL_GPIO_WritePin(IC74hc595_DS_Port, IC74hc595_DS_Pin, GPIO_PIN_RESET);
 80061e6:	4b1f      	ldr	r3, [pc, #124]	; (8006264 <IC74HC595+0xbc>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a1f      	ldr	r2, [pc, #124]	; (8006268 <IC74HC595+0xc0>)
 80061ec:	8811      	ldrh	r1, [r2, #0]
 80061ee:	2200      	movs	r2, #0
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7fc fdd5 	bl	8002da0 <HAL_GPIO_WritePin>
			}
			HAL_GPIO_WritePin(IC74HC595_Shift_Port, IC74hc595_Shift_Pin ,GPIO_PIN_SET);
 80061f6:	4b1d      	ldr	r3, [pc, #116]	; (800626c <IC74HC595+0xc4>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a1d      	ldr	r2, [pc, #116]	; (8006270 <IC74HC595+0xc8>)
 80061fc:	8811      	ldrh	r1, [r2, #0]
 80061fe:	2201      	movs	r2, #1
 8006200:	4618      	mov	r0, r3
 8006202:	f7fc fdcd 	bl	8002da0 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8006206:	2001      	movs	r0, #1
 8006208:	f7fb fe0a 	bl	8001e20 <HAL_Delay>
			HAL_GPIO_WritePin(IC74HC595_Shift_Port, IC74hc595_Shift_Pin, GPIO_PIN_RESET);
 800620c:	4b17      	ldr	r3, [pc, #92]	; (800626c <IC74HC595+0xc4>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a17      	ldr	r2, [pc, #92]	; (8006270 <IC74HC595+0xc8>)
 8006212:	8811      	ldrh	r1, [r2, #0]
 8006214:	2200      	movs	r2, #0
 8006216:	4618      	mov	r0, r3
 8006218:	f7fc fdc2 	bl	8002da0 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 800621c:	2001      	movs	r0, #1
 800621e:	f7fb fdff 	bl	8001e20 <HAL_Delay>
		for(i = 0; i < 8; i++)
 8006222:	7bfb      	ldrb	r3, [r7, #15]
 8006224:	3301      	adds	r3, #1
 8006226:	73fb      	strb	r3, [r7, #15]
 8006228:	7bfb      	ldrb	r3, [r7, #15]
 800622a:	2b07      	cmp	r3, #7
 800622c:	d9ca      	bls.n	80061c4 <IC74HC595+0x1c>
		}
		HAL_GPIO_WritePin(IC74HC595_ST_Port, IC74HC595_ST_Pin, GPIO_PIN_SET);
 800622e:	4b11      	ldr	r3, [pc, #68]	; (8006274 <IC74HC595+0xcc>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a11      	ldr	r2, [pc, #68]	; (8006278 <IC74HC595+0xd0>)
 8006234:	8811      	ldrh	r1, [r2, #0]
 8006236:	2201      	movs	r2, #1
 8006238:	4618      	mov	r0, r3
 800623a:	f7fc fdb1 	bl	8002da0 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 800623e:	2001      	movs	r0, #1
 8006240:	f7fb fdee 	bl	8001e20 <HAL_Delay>
		HAL_GPIO_WritePin(IC74HC595_ST_Port, IC74HC595_ST_Pin, GPIO_PIN_RESET);
 8006244:	4b0b      	ldr	r3, [pc, #44]	; (8006274 <IC74HC595+0xcc>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a0b      	ldr	r2, [pc, #44]	; (8006278 <IC74HC595+0xd0>)
 800624a:	8811      	ldrh	r1, [r2, #0]
 800624c:	2200      	movs	r2, #0
 800624e:	4618      	mov	r0, r3
 8006250:	f7fc fda6 	bl	8002da0 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8006254:	2001      	movs	r0, #1
 8006256:	f7fb fde3 	bl	8001e20 <HAL_Delay>
	}
 800625a:	bf00      	nop
 800625c:	3710      	adds	r7, #16
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	20000460 	.word	0x20000460
 8006268:	2000046a 	.word	0x2000046a
 800626c:	20000464 	.word	0x20000464
 8006270:	20000468 	.word	0x20000468
 8006274:	2000045c 	.word	0x2000045c
 8006278:	2000046c 	.word	0x2000046c

0800627c <define_data>:
/*Blink LED on Sensor*/
	uint16_t define_data(uint16_t* threshold)
	{
 800627c:	b590      	push	{r4, r7, lr}
 800627e:	b089      	sub	sp, #36	; 0x24
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
		ADC_get_rawValue_sensor 	= IC74hc4051_Read_rawADC_7Chan(); 				/*Extern variable*/
 8006284:	f7ff ff5c 	bl	8006140 <IC74hc4051_Read_rawADC_7Chan>
 8006288:	4603      	mov	r3, r0
 800628a:	4a93      	ldr	r2, [pc, #588]	; (80064d8 <define_data+0x25c>)
 800628c:	6013      	str	r3, [r2, #0]
		/*Func variable*/
			uint16_t 	Led_Feedback 				= 0x00;
 800628e:	2300      	movs	r3, #0
 8006290:	83fb      	strh	r3, [r7, #30]
			uint16_t 	MATLED[7] 					= {0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40}; // Cathode chung ( chn GND ni chung)
 8006292:	4b92      	ldr	r3, [pc, #584]	; (80064dc <define_data+0x260>)
 8006294:	f107 040c 	add.w	r4, r7, #12
 8006298:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800629a:	c407      	stmia	r4!, {r0, r1, r2}
 800629c:	8023      	strh	r3, [r4, #0]
		/*VAL Support func PID*/
			uint16_t 	pos 						= 0;
 800629e:	2300      	movs	r3, #0
 80062a0:	83bb      	strh	r3, [r7, #28]
						active	 					= 0;							/*Extern variable*/
 80062a2:	4b8f      	ldr	r3, [pc, #572]	; (80064e0 <define_data+0x264>)
 80062a4:	2200      	movs	r2, #0
 80062a6:	701a      	strb	r2, [r3, #0]
//						last_end 					= END_MIDDLE;					/*Extern variable*/
		/*Check line: BLACK and change value: POS*/
			if (state_line_check == LINE_BLACK)
 80062a8:	4b8e      	ldr	r3, [pc, #568]	; (80064e4 <define_data+0x268>)
 80062aa:	781b      	ldrb	r3, [r3, #0]
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	f040 8131 	bne.w	8006514 <define_data+0x298>
			{
				if (threshold[0] < ADC_get_rawValue_sensor[S0])
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	881a      	ldrh	r2, [r3, #0]
 80062b6:	4b88      	ldr	r3, [pc, #544]	; (80064d8 <define_data+0x25c>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	881b      	ldrh	r3, [r3, #0]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d21b      	bcs.n	80062f8 <define_data+0x7c>
				{
					pos += 1000;
 80062c0:	8bbb      	ldrh	r3, [r7, #28]
 80062c2:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80062c6:	83bb      	strh	r3, [r7, #28]
					Led_Feedback |= MATLED[0];									// Set BIT
 80062c8:	89ba      	ldrh	r2, [r7, #12]
 80062ca:	8bfb      	ldrh	r3, [r7, #30]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	83fb      	strh	r3, [r7, #30]
					if((active == 0) && (last_end == END_LEFT))
 80062d0:	4b83      	ldr	r3, [pc, #524]	; (80064e0 <define_data+0x264>)
 80062d2:	781b      	ldrb	r3, [r3, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d105      	bne.n	80062e4 <define_data+0x68>
 80062d8:	4b83      	ldr	r3, [pc, #524]	; (80064e8 <define_data+0x26c>)
 80062da:	781b      	ldrb	r3, [r3, #0]
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d101      	bne.n	80062e4 <define_data+0x68>
					{
						__NOP();
 80062e0:	bf00      	nop
 80062e2:	e012      	b.n	800630a <define_data+0x8e>
					}
					else
					{
						last_end = END_RIGHT;
 80062e4:	4b80      	ldr	r3, [pc, #512]	; (80064e8 <define_data+0x26c>)
 80062e6:	2202      	movs	r2, #2
 80062e8:	701a      	strb	r2, [r3, #0]
						active++;
 80062ea:	4b7d      	ldr	r3, [pc, #500]	; (80064e0 <define_data+0x264>)
 80062ec:	781b      	ldrb	r3, [r3, #0]
 80062ee:	3301      	adds	r3, #1
 80062f0:	b2da      	uxtb	r2, r3
 80062f2:	4b7b      	ldr	r3, [pc, #492]	; (80064e0 <define_data+0x264>)
 80062f4:	701a      	strb	r2, [r3, #0]
 80062f6:	e008      	b.n	800630a <define_data+0x8e>
					}
				}
				else
				{
					Led_Feedback &= ~MATLED[0];									// Clear BIT
 80062f8:	89bb      	ldrh	r3, [r7, #12]
 80062fa:	b21b      	sxth	r3, r3
 80062fc:	43db      	mvns	r3, r3
 80062fe:	b21a      	sxth	r2, r3
 8006300:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006304:	4013      	ands	r3, r2
 8006306:	b21b      	sxth	r3, r3
 8006308:	83fb      	strh	r3, [r7, #30]
				}
				if (threshold[6] < ADC_get_rawValue_sensor[S6])
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	330c      	adds	r3, #12
 800630e:	881a      	ldrh	r2, [r3, #0]
 8006310:	4b71      	ldr	r3, [pc, #452]	; (80064d8 <define_data+0x25c>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	330a      	adds	r3, #10
 8006316:	881b      	ldrh	r3, [r3, #0]
 8006318:	429a      	cmp	r2, r3
 800631a:	d21c      	bcs.n	8006356 <define_data+0xda>
				{
					pos += 7000;
 800631c:	8bbb      	ldrh	r3, [r7, #28]
 800631e:	f503 53da 	add.w	r3, r3, #6976	; 0x1b40
 8006322:	3318      	adds	r3, #24
 8006324:	83bb      	strh	r3, [r7, #28]
					Led_Feedback |= MATLED[6];									// Set BIT
 8006326:	8b3a      	ldrh	r2, [r7, #24]
 8006328:	8bfb      	ldrh	r3, [r7, #30]
 800632a:	4313      	orrs	r3, r2
 800632c:	83fb      	strh	r3, [r7, #30]
					if((active == 0) && (last_end == END_RIGHT))
 800632e:	4b6c      	ldr	r3, [pc, #432]	; (80064e0 <define_data+0x264>)
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d105      	bne.n	8006342 <define_data+0xc6>
 8006336:	4b6c      	ldr	r3, [pc, #432]	; (80064e8 <define_data+0x26c>)
 8006338:	781b      	ldrb	r3, [r3, #0]
 800633a:	2b02      	cmp	r3, #2
 800633c:	d101      	bne.n	8006342 <define_data+0xc6>
					{
						__NOP();
 800633e:	bf00      	nop
 8006340:	e012      	b.n	8006368 <define_data+0xec>
					}
					else
					{
						last_end = END_LEFT;
 8006342:	4b69      	ldr	r3, [pc, #420]	; (80064e8 <define_data+0x26c>)
 8006344:	2201      	movs	r2, #1
 8006346:	701a      	strb	r2, [r3, #0]
						active++;
 8006348:	4b65      	ldr	r3, [pc, #404]	; (80064e0 <define_data+0x264>)
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	3301      	adds	r3, #1
 800634e:	b2da      	uxtb	r2, r3
 8006350:	4b63      	ldr	r3, [pc, #396]	; (80064e0 <define_data+0x264>)
 8006352:	701a      	strb	r2, [r3, #0]
 8006354:	e008      	b.n	8006368 <define_data+0xec>
					}// Set BIT
				}
				else
				{
					Led_Feedback &= ~MATLED[6];									// Clear BIT
 8006356:	8b3b      	ldrh	r3, [r7, #24]
 8006358:	b21b      	sxth	r3, r3
 800635a:	43db      	mvns	r3, r3
 800635c:	b21a      	sxth	r2, r3
 800635e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006362:	4013      	ands	r3, r2
 8006364:	b21b      	sxth	r3, r3
 8006366:	83fb      	strh	r3, [r7, #30]
				}
				if (threshold[1] < ADC_get_rawValue_sensor[S1])
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	3302      	adds	r3, #2
 800636c:	881a      	ldrh	r2, [r3, #0]
 800636e:	4b5a      	ldr	r3, [pc, #360]	; (80064d8 <define_data+0x25c>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	3302      	adds	r3, #2
 8006374:	881b      	ldrh	r3, [r3, #0]
 8006376:	429a      	cmp	r2, r3
 8006378:	d21b      	bcs.n	80063b2 <define_data+0x136>
				{
					pos += 2000;
 800637a:	8bbb      	ldrh	r3, [r7, #28]
 800637c:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8006380:	83bb      	strh	r3, [r7, #28]
					Led_Feedback |= MATLED[1];									// Set BIT
 8006382:	89fa      	ldrh	r2, [r7, #14]
 8006384:	8bfb      	ldrh	r3, [r7, #30]
 8006386:	4313      	orrs	r3, r2
 8006388:	83fb      	strh	r3, [r7, #30]
//					last_end = END_RIGHT;
					if((active == 0) && (last_end == END_LEFT))
 800638a:	4b55      	ldr	r3, [pc, #340]	; (80064e0 <define_data+0x264>)
 800638c:	781b      	ldrb	r3, [r3, #0]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d105      	bne.n	800639e <define_data+0x122>
 8006392:	4b55      	ldr	r3, [pc, #340]	; (80064e8 <define_data+0x26c>)
 8006394:	781b      	ldrb	r3, [r3, #0]
 8006396:	2b01      	cmp	r3, #1
 8006398:	d101      	bne.n	800639e <define_data+0x122>
					{
						__NOP();
 800639a:	bf00      	nop
 800639c:	e012      	b.n	80063c4 <define_data+0x148>
					}
					else
					{
						last_end 					= END_MIDDLE;
 800639e:	4b52      	ldr	r3, [pc, #328]	; (80064e8 <define_data+0x26c>)
 80063a0:	2204      	movs	r2, #4
 80063a2:	701a      	strb	r2, [r3, #0]
						active++;
 80063a4:	4b4e      	ldr	r3, [pc, #312]	; (80064e0 <define_data+0x264>)
 80063a6:	781b      	ldrb	r3, [r3, #0]
 80063a8:	3301      	adds	r3, #1
 80063aa:	b2da      	uxtb	r2, r3
 80063ac:	4b4c      	ldr	r3, [pc, #304]	; (80064e0 <define_data+0x264>)
 80063ae:	701a      	strb	r2, [r3, #0]
 80063b0:	e008      	b.n	80063c4 <define_data+0x148>
					}
				}
				else
				{
					Led_Feedback &= ~MATLED[1];									// Clear BIT
 80063b2:	89fb      	ldrh	r3, [r7, #14]
 80063b4:	b21b      	sxth	r3, r3
 80063b6:	43db      	mvns	r3, r3
 80063b8:	b21a      	sxth	r2, r3
 80063ba:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80063be:	4013      	ands	r3, r2
 80063c0:	b21b      	sxth	r3, r3
 80063c2:	83fb      	strh	r3, [r7, #30]
				}
				if (threshold[2] < ADC_get_rawValue_sensor[S2])
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	3304      	adds	r3, #4
 80063c8:	881a      	ldrh	r2, [r3, #0]
 80063ca:	4b43      	ldr	r3, [pc, #268]	; (80064d8 <define_data+0x25c>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	3304      	adds	r3, #4
 80063d0:	881b      	ldrh	r3, [r3, #0]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d211      	bcs.n	80063fa <define_data+0x17e>
				{
					pos += 3000;
 80063d6:	8bbb      	ldrh	r3, [r7, #28]
 80063d8:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 80063dc:	83bb      	strh	r3, [r7, #28]
					active++;
 80063de:	4b40      	ldr	r3, [pc, #256]	; (80064e0 <define_data+0x264>)
 80063e0:	781b      	ldrb	r3, [r3, #0]
 80063e2:	3301      	adds	r3, #1
 80063e4:	b2da      	uxtb	r2, r3
 80063e6:	4b3e      	ldr	r3, [pc, #248]	; (80064e0 <define_data+0x264>)
 80063e8:	701a      	strb	r2, [r3, #0]
					Led_Feedback |= MATLED[2];
 80063ea:	8a3a      	ldrh	r2, [r7, #16]
 80063ec:	8bfb      	ldrh	r3, [r7, #30]
 80063ee:	4313      	orrs	r3, r2
 80063f0:	83fb      	strh	r3, [r7, #30]
					last_end 					= END_MIDDLE;// Set BIT
 80063f2:	4b3d      	ldr	r3, [pc, #244]	; (80064e8 <define_data+0x26c>)
 80063f4:	2204      	movs	r2, #4
 80063f6:	701a      	strb	r2, [r3, #0]
 80063f8:	e008      	b.n	800640c <define_data+0x190>
				}
				else
				{
					Led_Feedback &= ~MATLED[2];									// Clear BIT
 80063fa:	8a3b      	ldrh	r3, [r7, #16]
 80063fc:	b21b      	sxth	r3, r3
 80063fe:	43db      	mvns	r3, r3
 8006400:	b21a      	sxth	r2, r3
 8006402:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006406:	4013      	ands	r3, r2
 8006408:	b21b      	sxth	r3, r3
 800640a:	83fb      	strh	r3, [r7, #30]
				}
				if (threshold[3] < ADC_get_rawValue_sensor[S3])
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	3306      	adds	r3, #6
 8006410:	881a      	ldrh	r2, [r3, #0]
 8006412:	4b31      	ldr	r3, [pc, #196]	; (80064d8 <define_data+0x25c>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	3308      	adds	r3, #8
 8006418:	881b      	ldrh	r3, [r3, #0]
 800641a:	429a      	cmp	r2, r3
 800641c:	d211      	bcs.n	8006442 <define_data+0x1c6>
				{
					pos += 4000;
 800641e:	8bbb      	ldrh	r3, [r7, #28]
 8006420:	f503 637a 	add.w	r3, r3, #4000	; 0xfa0
 8006424:	83bb      	strh	r3, [r7, #28]
					active++;
 8006426:	4b2e      	ldr	r3, [pc, #184]	; (80064e0 <define_data+0x264>)
 8006428:	781b      	ldrb	r3, [r3, #0]
 800642a:	3301      	adds	r3, #1
 800642c:	b2da      	uxtb	r2, r3
 800642e:	4b2c      	ldr	r3, [pc, #176]	; (80064e0 <define_data+0x264>)
 8006430:	701a      	strb	r2, [r3, #0]
					Led_Feedback |= MATLED[3];
 8006432:	8a7a      	ldrh	r2, [r7, #18]
 8006434:	8bfb      	ldrh	r3, [r7, #30]
 8006436:	4313      	orrs	r3, r2
 8006438:	83fb      	strh	r3, [r7, #30]
					last_end 					= END_MIDDLE;// Set BIT
 800643a:	4b2b      	ldr	r3, [pc, #172]	; (80064e8 <define_data+0x26c>)
 800643c:	2204      	movs	r2, #4
 800643e:	701a      	strb	r2, [r3, #0]
 8006440:	e008      	b.n	8006454 <define_data+0x1d8>
				}
				else
				{
					Led_Feedback &= ~MATLED[3];									// Clear BIT
 8006442:	8a7b      	ldrh	r3, [r7, #18]
 8006444:	b21b      	sxth	r3, r3
 8006446:	43db      	mvns	r3, r3
 8006448:	b21a      	sxth	r2, r3
 800644a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800644e:	4013      	ands	r3, r2
 8006450:	b21b      	sxth	r3, r3
 8006452:	83fb      	strh	r3, [r7, #30]
				}
				if (threshold[4] < ADC_get_rawValue_sensor[S4])
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	3308      	adds	r3, #8
 8006458:	881a      	ldrh	r2, [r3, #0]
 800645a:	4b1f      	ldr	r3, [pc, #124]	; (80064d8 <define_data+0x25c>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	330c      	adds	r3, #12
 8006460:	881b      	ldrh	r3, [r3, #0]
 8006462:	429a      	cmp	r2, r3
 8006464:	d212      	bcs.n	800648c <define_data+0x210>
				{
					pos += 5000;
 8006466:	8bbb      	ldrh	r3, [r7, #28]
 8006468:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800646c:	3308      	adds	r3, #8
 800646e:	83bb      	strh	r3, [r7, #28]
					active++;
 8006470:	4b1b      	ldr	r3, [pc, #108]	; (80064e0 <define_data+0x264>)
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	3301      	adds	r3, #1
 8006476:	b2da      	uxtb	r2, r3
 8006478:	4b19      	ldr	r3, [pc, #100]	; (80064e0 <define_data+0x264>)
 800647a:	701a      	strb	r2, [r3, #0]
					Led_Feedback |= MATLED[4];
 800647c:	8aba      	ldrh	r2, [r7, #20]
 800647e:	8bfb      	ldrh	r3, [r7, #30]
 8006480:	4313      	orrs	r3, r2
 8006482:	83fb      	strh	r3, [r7, #30]
					last_end 					= END_MIDDLE;// Set BIT
 8006484:	4b18      	ldr	r3, [pc, #96]	; (80064e8 <define_data+0x26c>)
 8006486:	2204      	movs	r2, #4
 8006488:	701a      	strb	r2, [r3, #0]
 800648a:	e008      	b.n	800649e <define_data+0x222>
				}
				else
				{
					Led_Feedback &= ~MATLED[4];									// Clear BIT
 800648c:	8abb      	ldrh	r3, [r7, #20]
 800648e:	b21b      	sxth	r3, r3
 8006490:	43db      	mvns	r3, r3
 8006492:	b21a      	sxth	r2, r3
 8006494:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006498:	4013      	ands	r3, r2
 800649a:	b21b      	sxth	r3, r3
 800649c:	83fb      	strh	r3, [r7, #30]
				}
				if (threshold[5] < ADC_get_rawValue_sensor[S5])
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	330a      	adds	r3, #10
 80064a2:	881a      	ldrh	r2, [r3, #0]
 80064a4:	4b0c      	ldr	r3, [pc, #48]	; (80064d8 <define_data+0x25c>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	330e      	adds	r3, #14
 80064aa:	881b      	ldrh	r3, [r3, #0]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d227      	bcs.n	8006500 <define_data+0x284>
				{
					pos += 6000;
 80064b0:	8bbb      	ldrh	r3, [r7, #28]
 80064b2:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 80064b6:	3310      	adds	r3, #16
 80064b8:	83bb      	strh	r3, [r7, #28]
					Led_Feedback |= MATLED[5];									// Set BIT
 80064ba:	8afa      	ldrh	r2, [r7, #22]
 80064bc:	8bfb      	ldrh	r3, [r7, #30]
 80064be:	4313      	orrs	r3, r2
 80064c0:	83fb      	strh	r3, [r7, #30]
//					last_end = END_LEFT;
					if((active == 0) && (last_end == END_RIGHT))
 80064c2:	4b07      	ldr	r3, [pc, #28]	; (80064e0 <define_data+0x264>)
 80064c4:	781b      	ldrb	r3, [r3, #0]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d110      	bne.n	80064ec <define_data+0x270>
 80064ca:	4b07      	ldr	r3, [pc, #28]	; (80064e8 <define_data+0x26c>)
 80064cc:	781b      	ldrb	r3, [r3, #0]
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d10c      	bne.n	80064ec <define_data+0x270>
					{
						__NOP();
 80064d2:	bf00      	nop
 80064d4:	e13d      	b.n	8006752 <define_data+0x4d6>
 80064d6:	bf00      	nop
 80064d8:	2000041c 	.word	0x2000041c
 80064dc:	0800a418 	.word	0x0800a418
 80064e0:	2000041a 	.word	0x2000041a
 80064e4:	20000470 	.word	0x20000470
 80064e8:	2000002d 	.word	0x2000002d
					}
					else
					{
						last_end 					= END_MIDDLE;
 80064ec:	4b90      	ldr	r3, [pc, #576]	; (8006730 <define_data+0x4b4>)
 80064ee:	2204      	movs	r2, #4
 80064f0:	701a      	strb	r2, [r3, #0]
						active++;
 80064f2:	4b90      	ldr	r3, [pc, #576]	; (8006734 <define_data+0x4b8>)
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	3301      	adds	r3, #1
 80064f8:	b2da      	uxtb	r2, r3
 80064fa:	4b8e      	ldr	r3, [pc, #568]	; (8006734 <define_data+0x4b8>)
 80064fc:	701a      	strb	r2, [r3, #0]
 80064fe:	e128      	b.n	8006752 <define_data+0x4d6>
					}
				}
				else
				{
					Led_Feedback &= ~MATLED[5];									// Clear BIT
 8006500:	8afb      	ldrh	r3, [r7, #22]
 8006502:	b21b      	sxth	r3, r3
 8006504:	43db      	mvns	r3, r3
 8006506:	b21a      	sxth	r2, r3
 8006508:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800650c:	4013      	ands	r3, r2
 800650e:	b21b      	sxth	r3, r3
 8006510:	83fb      	strh	r3, [r7, #30]
 8006512:	e11e      	b.n	8006752 <define_data+0x4d6>
				}
			}
		/*End check line: BLACK*/

		/*Check line: WHITE and change value: POS*/
			else if(state_line_check == LINE_WHITE)
 8006514:	4b88      	ldr	r3, [pc, #544]	; (8006738 <define_data+0x4bc>)
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	2b00      	cmp	r3, #0
 800651a:	f040 811a 	bne.w	8006752 <define_data+0x4d6>
			{
				if (threshold[0] >= ADC_get_rawValue_sensor[S0])
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	881a      	ldrh	r2, [r3, #0]
 8006522:	4b86      	ldr	r3, [pc, #536]	; (800673c <define_data+0x4c0>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	881b      	ldrh	r3, [r3, #0]
 8006528:	429a      	cmp	r2, r3
 800652a:	d31b      	bcc.n	8006564 <define_data+0x2e8>
				{
					pos += 1000;
 800652c:	8bbb      	ldrh	r3, [r7, #28]
 800652e:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8006532:	83bb      	strh	r3, [r7, #28]
					Led_Feedback |= MATLED[0];									// Set BIT
 8006534:	89ba      	ldrh	r2, [r7, #12]
 8006536:	8bfb      	ldrh	r3, [r7, #30]
 8006538:	4313      	orrs	r3, r2
 800653a:	83fb      	strh	r3, [r7, #30]
					if((active == 0) && (last_end == END_LEFT))
 800653c:	4b7d      	ldr	r3, [pc, #500]	; (8006734 <define_data+0x4b8>)
 800653e:	781b      	ldrb	r3, [r3, #0]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d105      	bne.n	8006550 <define_data+0x2d4>
 8006544:	4b7a      	ldr	r3, [pc, #488]	; (8006730 <define_data+0x4b4>)
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d101      	bne.n	8006550 <define_data+0x2d4>
					{
						__NOP();
 800654c:	bf00      	nop
 800654e:	e012      	b.n	8006576 <define_data+0x2fa>
					}
					else
					{
						last_end = END_RIGHT;
 8006550:	4b77      	ldr	r3, [pc, #476]	; (8006730 <define_data+0x4b4>)
 8006552:	2202      	movs	r2, #2
 8006554:	701a      	strb	r2, [r3, #0]
						active++;
 8006556:	4b77      	ldr	r3, [pc, #476]	; (8006734 <define_data+0x4b8>)
 8006558:	781b      	ldrb	r3, [r3, #0]
 800655a:	3301      	adds	r3, #1
 800655c:	b2da      	uxtb	r2, r3
 800655e:	4b75      	ldr	r3, [pc, #468]	; (8006734 <define_data+0x4b8>)
 8006560:	701a      	strb	r2, [r3, #0]
 8006562:	e008      	b.n	8006576 <define_data+0x2fa>
					}
				}
				else
				{
					Led_Feedback &= ~MATLED[0];									// Clear BIT
 8006564:	89bb      	ldrh	r3, [r7, #12]
 8006566:	b21b      	sxth	r3, r3
 8006568:	43db      	mvns	r3, r3
 800656a:	b21a      	sxth	r2, r3
 800656c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006570:	4013      	ands	r3, r2
 8006572:	b21b      	sxth	r3, r3
 8006574:	83fb      	strh	r3, [r7, #30]
				}
				if (threshold[6] >= ADC_get_rawValue_sensor[S6])
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	330c      	adds	r3, #12
 800657a:	881a      	ldrh	r2, [r3, #0]
 800657c:	4b6f      	ldr	r3, [pc, #444]	; (800673c <define_data+0x4c0>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	330a      	adds	r3, #10
 8006582:	881b      	ldrh	r3, [r3, #0]
 8006584:	429a      	cmp	r2, r3
 8006586:	d31c      	bcc.n	80065c2 <define_data+0x346>
				{
					pos += 7000;
 8006588:	8bbb      	ldrh	r3, [r7, #28]
 800658a:	f503 53da 	add.w	r3, r3, #6976	; 0x1b40
 800658e:	3318      	adds	r3, #24
 8006590:	83bb      	strh	r3, [r7, #28]
					Led_Feedback |= MATLED[6];
 8006592:	8b3a      	ldrh	r2, [r7, #24]
 8006594:	8bfb      	ldrh	r3, [r7, #30]
 8006596:	4313      	orrs	r3, r2
 8006598:	83fb      	strh	r3, [r7, #30]
					if((active == 0) && (last_end == END_RIGHT))
 800659a:	4b66      	ldr	r3, [pc, #408]	; (8006734 <define_data+0x4b8>)
 800659c:	781b      	ldrb	r3, [r3, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d105      	bne.n	80065ae <define_data+0x332>
 80065a2:	4b63      	ldr	r3, [pc, #396]	; (8006730 <define_data+0x4b4>)
 80065a4:	781b      	ldrb	r3, [r3, #0]
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d101      	bne.n	80065ae <define_data+0x332>
					{
						__NOP();
 80065aa:	bf00      	nop
 80065ac:	e012      	b.n	80065d4 <define_data+0x358>
					}
					else
					{
						last_end = END_LEFT;
 80065ae:	4b60      	ldr	r3, [pc, #384]	; (8006730 <define_data+0x4b4>)
 80065b0:	2201      	movs	r2, #1
 80065b2:	701a      	strb	r2, [r3, #0]
						active++;
 80065b4:	4b5f      	ldr	r3, [pc, #380]	; (8006734 <define_data+0x4b8>)
 80065b6:	781b      	ldrb	r3, [r3, #0]
 80065b8:	3301      	adds	r3, #1
 80065ba:	b2da      	uxtb	r2, r3
 80065bc:	4b5d      	ldr	r3, [pc, #372]	; (8006734 <define_data+0x4b8>)
 80065be:	701a      	strb	r2, [r3, #0]
 80065c0:	e008      	b.n	80065d4 <define_data+0x358>
					}// Set BIT
				}
				else
				{
					Led_Feedback &= ~MATLED[6];									// Clear BIT
 80065c2:	8b3b      	ldrh	r3, [r7, #24]
 80065c4:	b21b      	sxth	r3, r3
 80065c6:	43db      	mvns	r3, r3
 80065c8:	b21a      	sxth	r2, r3
 80065ca:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80065ce:	4013      	ands	r3, r2
 80065d0:	b21b      	sxth	r3, r3
 80065d2:	83fb      	strh	r3, [r7, #30]
				}
				if (threshold[1] >= ADC_get_rawValue_sensor[S1])
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	3302      	adds	r3, #2
 80065d8:	881a      	ldrh	r2, [r3, #0]
 80065da:	4b58      	ldr	r3, [pc, #352]	; (800673c <define_data+0x4c0>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	3302      	adds	r3, #2
 80065e0:	881b      	ldrh	r3, [r3, #0]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d311      	bcc.n	800660a <define_data+0x38e>
				{
					pos += 2000;
 80065e6:	8bbb      	ldrh	r3, [r7, #28]
 80065e8:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80065ec:	83bb      	strh	r3, [r7, #28]
					active++;
 80065ee:	4b51      	ldr	r3, [pc, #324]	; (8006734 <define_data+0x4b8>)
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	3301      	adds	r3, #1
 80065f4:	b2da      	uxtb	r2, r3
 80065f6:	4b4f      	ldr	r3, [pc, #316]	; (8006734 <define_data+0x4b8>)
 80065f8:	701a      	strb	r2, [r3, #0]
					Led_Feedback |= MATLED[1];									// Set BIT
 80065fa:	89fa      	ldrh	r2, [r7, #14]
 80065fc:	8bfb      	ldrh	r3, [r7, #30]
 80065fe:	4313      	orrs	r3, r2
 8006600:	83fb      	strh	r3, [r7, #30]
//					last_end = END_RIGHT;
					last_end 					= END_MIDDLE;
 8006602:	4b4b      	ldr	r3, [pc, #300]	; (8006730 <define_data+0x4b4>)
 8006604:	2204      	movs	r2, #4
 8006606:	701a      	strb	r2, [r3, #0]
 8006608:	e008      	b.n	800661c <define_data+0x3a0>
				}
				else
				{
					Led_Feedback &= ~MATLED[1];									// Clear BIT
 800660a:	89fb      	ldrh	r3, [r7, #14]
 800660c:	b21b      	sxth	r3, r3
 800660e:	43db      	mvns	r3, r3
 8006610:	b21a      	sxth	r2, r3
 8006612:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006616:	4013      	ands	r3, r2
 8006618:	b21b      	sxth	r3, r3
 800661a:	83fb      	strh	r3, [r7, #30]
				}
				if (threshold[2] >= ADC_get_rawValue_sensor[S2])
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	3304      	adds	r3, #4
 8006620:	881a      	ldrh	r2, [r3, #0]
 8006622:	4b46      	ldr	r3, [pc, #280]	; (800673c <define_data+0x4c0>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	3304      	adds	r3, #4
 8006628:	881b      	ldrh	r3, [r3, #0]
 800662a:	429a      	cmp	r2, r3
 800662c:	d311      	bcc.n	8006652 <define_data+0x3d6>
				{
					pos += 3000;
 800662e:	8bbb      	ldrh	r3, [r7, #28]
 8006630:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8006634:	83bb      	strh	r3, [r7, #28]
					active++;
 8006636:	4b3f      	ldr	r3, [pc, #252]	; (8006734 <define_data+0x4b8>)
 8006638:	781b      	ldrb	r3, [r3, #0]
 800663a:	3301      	adds	r3, #1
 800663c:	b2da      	uxtb	r2, r3
 800663e:	4b3d      	ldr	r3, [pc, #244]	; (8006734 <define_data+0x4b8>)
 8006640:	701a      	strb	r2, [r3, #0]
					Led_Feedback |= MATLED[2];									// Set BIT
 8006642:	8a3a      	ldrh	r2, [r7, #16]
 8006644:	8bfb      	ldrh	r3, [r7, #30]
 8006646:	4313      	orrs	r3, r2
 8006648:	83fb      	strh	r3, [r7, #30]
					last_end 					= END_MIDDLE;
 800664a:	4b39      	ldr	r3, [pc, #228]	; (8006730 <define_data+0x4b4>)
 800664c:	2204      	movs	r2, #4
 800664e:	701a      	strb	r2, [r3, #0]
 8006650:	e008      	b.n	8006664 <define_data+0x3e8>
				}
				else
				{
					Led_Feedback &= ~MATLED[2];									// Clear BIT
 8006652:	8a3b      	ldrh	r3, [r7, #16]
 8006654:	b21b      	sxth	r3, r3
 8006656:	43db      	mvns	r3, r3
 8006658:	b21a      	sxth	r2, r3
 800665a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800665e:	4013      	ands	r3, r2
 8006660:	b21b      	sxth	r3, r3
 8006662:	83fb      	strh	r3, [r7, #30]
				}
				if (threshold[3] >= ADC_get_rawValue_sensor[S3])
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	3306      	adds	r3, #6
 8006668:	881a      	ldrh	r2, [r3, #0]
 800666a:	4b34      	ldr	r3, [pc, #208]	; (800673c <define_data+0x4c0>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	3308      	adds	r3, #8
 8006670:	881b      	ldrh	r3, [r3, #0]
 8006672:	429a      	cmp	r2, r3
 8006674:	d311      	bcc.n	800669a <define_data+0x41e>
				{
					pos += 4000;
 8006676:	8bbb      	ldrh	r3, [r7, #28]
 8006678:	f503 637a 	add.w	r3, r3, #4000	; 0xfa0
 800667c:	83bb      	strh	r3, [r7, #28]
					active++;
 800667e:	4b2d      	ldr	r3, [pc, #180]	; (8006734 <define_data+0x4b8>)
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	3301      	adds	r3, #1
 8006684:	b2da      	uxtb	r2, r3
 8006686:	4b2b      	ldr	r3, [pc, #172]	; (8006734 <define_data+0x4b8>)
 8006688:	701a      	strb	r2, [r3, #0]
					Led_Feedback |= MATLED[3];
 800668a:	8a7a      	ldrh	r2, [r7, #18]
 800668c:	8bfb      	ldrh	r3, [r7, #30]
 800668e:	4313      	orrs	r3, r2
 8006690:	83fb      	strh	r3, [r7, #30]
					last_end 					= END_MIDDLE;// Set BIT
 8006692:	4b27      	ldr	r3, [pc, #156]	; (8006730 <define_data+0x4b4>)
 8006694:	2204      	movs	r2, #4
 8006696:	701a      	strb	r2, [r3, #0]
 8006698:	e008      	b.n	80066ac <define_data+0x430>
				}
				else
				{
					Led_Feedback &= ~MATLED[3];									// Clear BIT
 800669a:	8a7b      	ldrh	r3, [r7, #18]
 800669c:	b21b      	sxth	r3, r3
 800669e:	43db      	mvns	r3, r3
 80066a0:	b21a      	sxth	r2, r3
 80066a2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80066a6:	4013      	ands	r3, r2
 80066a8:	b21b      	sxth	r3, r3
 80066aa:	83fb      	strh	r3, [r7, #30]
				}
				if (threshold[4] >= ADC_get_rawValue_sensor[S4])
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	3308      	adds	r3, #8
 80066b0:	881a      	ldrh	r2, [r3, #0]
 80066b2:	4b22      	ldr	r3, [pc, #136]	; (800673c <define_data+0x4c0>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	330c      	adds	r3, #12
 80066b8:	881b      	ldrh	r3, [r3, #0]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d312      	bcc.n	80066e4 <define_data+0x468>
				{
					pos += 5000;
 80066be:	8bbb      	ldrh	r3, [r7, #28]
 80066c0:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80066c4:	3308      	adds	r3, #8
 80066c6:	83bb      	strh	r3, [r7, #28]
					active++;
 80066c8:	4b1a      	ldr	r3, [pc, #104]	; (8006734 <define_data+0x4b8>)
 80066ca:	781b      	ldrb	r3, [r3, #0]
 80066cc:	3301      	adds	r3, #1
 80066ce:	b2da      	uxtb	r2, r3
 80066d0:	4b18      	ldr	r3, [pc, #96]	; (8006734 <define_data+0x4b8>)
 80066d2:	701a      	strb	r2, [r3, #0]
					Led_Feedback |= MATLED[4];									// Set BIT
 80066d4:	8aba      	ldrh	r2, [r7, #20]
 80066d6:	8bfb      	ldrh	r3, [r7, #30]
 80066d8:	4313      	orrs	r3, r2
 80066da:	83fb      	strh	r3, [r7, #30]
					last_end 					= END_MIDDLE;
 80066dc:	4b14      	ldr	r3, [pc, #80]	; (8006730 <define_data+0x4b4>)
 80066de:	2204      	movs	r2, #4
 80066e0:	701a      	strb	r2, [r3, #0]
 80066e2:	e008      	b.n	80066f6 <define_data+0x47a>
				}
				else
				{
					Led_Feedback &= ~MATLED[4];									// Clear BIT
 80066e4:	8abb      	ldrh	r3, [r7, #20]
 80066e6:	b21b      	sxth	r3, r3
 80066e8:	43db      	mvns	r3, r3
 80066ea:	b21a      	sxth	r2, r3
 80066ec:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80066f0:	4013      	ands	r3, r2
 80066f2:	b21b      	sxth	r3, r3
 80066f4:	83fb      	strh	r3, [r7, #30]
				}
				if (threshold[5] >= ADC_get_rawValue_sensor[S5])
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	330a      	adds	r3, #10
 80066fa:	881a      	ldrh	r2, [r3, #0]
 80066fc:	4b0f      	ldr	r3, [pc, #60]	; (800673c <define_data+0x4c0>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	330e      	adds	r3, #14
 8006702:	881b      	ldrh	r3, [r3, #0]
 8006704:	429a      	cmp	r2, r3
 8006706:	d31b      	bcc.n	8006740 <define_data+0x4c4>
				{
					pos += 6000;
 8006708:	8bbb      	ldrh	r3, [r7, #28]
 800670a:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 800670e:	3310      	adds	r3, #16
 8006710:	83bb      	strh	r3, [r7, #28]
					active++;
 8006712:	4b08      	ldr	r3, [pc, #32]	; (8006734 <define_data+0x4b8>)
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	3301      	adds	r3, #1
 8006718:	b2da      	uxtb	r2, r3
 800671a:	4b06      	ldr	r3, [pc, #24]	; (8006734 <define_data+0x4b8>)
 800671c:	701a      	strb	r2, [r3, #0]
					Led_Feedback |= MATLED[5];									// Set BIT
 800671e:	8afa      	ldrh	r2, [r7, #22]
 8006720:	8bfb      	ldrh	r3, [r7, #30]
 8006722:	4313      	orrs	r3, r2
 8006724:	83fb      	strh	r3, [r7, #30]
//					last_end = END_LEFT;
					last_end 					= END_MIDDLE;
 8006726:	4b02      	ldr	r3, [pc, #8]	; (8006730 <define_data+0x4b4>)
 8006728:	2204      	movs	r2, #4
 800672a:	701a      	strb	r2, [r3, #0]
 800672c:	e011      	b.n	8006752 <define_data+0x4d6>
 800672e:	bf00      	nop
 8006730:	2000002d 	.word	0x2000002d
 8006734:	2000041a 	.word	0x2000041a
 8006738:	20000470 	.word	0x20000470
 800673c:	2000041c 	.word	0x2000041c
				}
				else
				{
					Led_Feedback &= ~MATLED[5];									// Clear BIT
 8006740:	8afb      	ldrh	r3, [r7, #22]
 8006742:	b21b      	sxth	r3, r3
 8006744:	43db      	mvns	r3, r3
 8006746:	b21a      	sxth	r2, r3
 8006748:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800674c:	4013      	ands	r3, r2
 800674e:	b21b      	sxth	r3, r3
 8006750:	83fb      	strh	r3, [r7, #30]
				}
			}
		/* End check line: WHITE*/
		/* Set LED on Sensor circuit */
			IC74HC595(Led_Feedback);
 8006752:	8bfb      	ldrh	r3, [r7, #30]
 8006754:	4618      	mov	r0, r3
 8006756:	f7ff fd27 	bl	80061a8 <IC74HC595>
		/*Check sensor: Giai quyet vach xuong ca*/
			pos_sensor = Led_Feedback;
 800675a:	4a21      	ldr	r2, [pc, #132]	; (80067e0 <define_data+0x564>)
 800675c:	8bfb      	ldrh	r3, [r7, #30]
 800675e:	8013      	strh	r3, [r2, #0]
			if		(Check_error(pos_sensor) == LINE_ERROR)								// If haven't right state
 8006760:	4b1f      	ldr	r3, [pc, #124]	; (80067e0 <define_data+0x564>)
 8006762:	881b      	ldrh	r3, [r3, #0]
 8006764:	4618      	mov	r0, r3
 8006766:	f000 f849 	bl	80067fc <Check_error>
 800676a:	4603      	mov	r3, r0
 800676c:	2b08      	cmp	r3, #8
 800676e:	d10a      	bne.n	8006786 <define_data+0x50a>
			{
				/*Tam dung doc sensor va cho chay theo vi tri cu~*/
					active 						= pre_active;
 8006770:	4b1c      	ldr	r3, [pc, #112]	; (80067e4 <define_data+0x568>)
 8006772:	781a      	ldrb	r2, [r3, #0]
 8006774:	4b1c      	ldr	r3, [pc, #112]	; (80067e8 <define_data+0x56c>)
 8006776:	701a      	strb	r2, [r3, #0]
					pos							= pre_pos;
 8006778:	4b1c      	ldr	r3, [pc, #112]	; (80067ec <define_data+0x570>)
 800677a:	881b      	ldrh	r3, [r3, #0]
 800677c:	83bb      	strh	r3, [r7, #28]
					last_end 					= END_MIDDLE;
 800677e:	4b1c      	ldr	r3, [pc, #112]	; (80067f0 <define_data+0x574>)
 8006780:	2204      	movs	r2, #4
 8006782:	701a      	strb	r2, [r3, #0]
 8006784:	e00e      	b.n	80067a4 <define_data+0x528>
			}
			else if	(Check_error(pos_sensor) == LINE_VALID)
 8006786:	4b16      	ldr	r3, [pc, #88]	; (80067e0 <define_data+0x564>)
 8006788:	881b      	ldrh	r3, [r3, #0]
 800678a:	4618      	mov	r0, r3
 800678c:	f000 f836 	bl	80067fc <Check_error>
 8006790:	4603      	mov	r3, r0
 8006792:	2b09      	cmp	r3, #9
 8006794:	d106      	bne.n	80067a4 <define_data+0x528>
			{
					pre_active					= active;
 8006796:	4b14      	ldr	r3, [pc, #80]	; (80067e8 <define_data+0x56c>)
 8006798:	781a      	ldrb	r2, [r3, #0]
 800679a:	4b12      	ldr	r3, [pc, #72]	; (80067e4 <define_data+0x568>)
 800679c:	701a      	strb	r2, [r3, #0]
					pre_pos						= pos;
 800679e:	4a13      	ldr	r2, [pc, #76]	; (80067ec <define_data+0x570>)
 80067a0:	8bbb      	ldrh	r3, [r7, #28]
 80067a2:	8013      	strh	r3, [r2, #0]
			}
		/*Return value*/
			if (active == 0)
 80067a4:	4b10      	ldr	r3, [pc, #64]	; (80067e8 <define_data+0x56c>)
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d10c      	bne.n	80067c6 <define_data+0x54a>
			{
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 80067ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80067b0:	4810      	ldr	r0, [pc, #64]	; (80067f4 <define_data+0x578>)
 80067b2:	f7fc fb0d 	bl	8002dd0 <HAL_GPIO_TogglePin>
				last_idle ++;
 80067b6:	4b10      	ldr	r3, [pc, #64]	; (80067f8 <define_data+0x57c>)
 80067b8:	881b      	ldrh	r3, [r3, #0]
 80067ba:	3301      	adds	r3, #1
 80067bc:	b29a      	uxth	r2, r3
 80067be:	4b0e      	ldr	r3, [pc, #56]	; (80067f8 <define_data+0x57c>)
 80067c0:	801a      	strh	r2, [r3, #0]
				return 0;
 80067c2:	2300      	movs	r3, #0
 80067c4:	e008      	b.n	80067d8 <define_data+0x55c>
			}
			else
			{
				last_idle = 0;
 80067c6:	4b0c      	ldr	r3, [pc, #48]	; (80067f8 <define_data+0x57c>)
 80067c8:	2200      	movs	r2, #0
 80067ca:	801a      	strh	r2, [r3, #0]
				return pos/(uint16_t)active;
 80067cc:	8bbb      	ldrh	r3, [r7, #28]
 80067ce:	4a06      	ldr	r2, [pc, #24]	; (80067e8 <define_data+0x56c>)
 80067d0:	7812      	ldrb	r2, [r2, #0]
 80067d2:	fb93 f3f2 	sdiv	r3, r3, r2
 80067d6:	b29b      	uxth	r3, r3
			}
	}
 80067d8:	4618      	mov	r0, r3
 80067da:	3724      	adds	r7, #36	; 0x24
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd90      	pop	{r4, r7, pc}
 80067e0:	2000046e 	.word	0x2000046e
 80067e4:	20000471 	.word	0x20000471
 80067e8:	2000041a 	.word	0x2000041a
 80067ec:	20000472 	.word	0x20000472
 80067f0:	2000002d 	.word	0x2000002d
 80067f4:	40010c00 	.word	0x40010c00
 80067f8:	20000418 	.word	0x20000418

080067fc <Check_error>:
	/*Line signal error??*/
	LINE_STATE Check_error(uint16_t F_pos_SS)
	{
 80067fc:	b490      	push	{r4, r7}
 80067fe:	b08e      	sub	sp, #56	; 0x38
 8006800:	af00      	add	r7, sp, #0
 8006802:	4603      	mov	r3, r0
 8006804:	80fb      	strh	r3, [r7, #6]
		uint16_t 	pos1_valid[7]	=	{0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40};
 8006806:	4b53      	ldr	r3, [pc, #332]	; (8006954 <Check_error+0x158>)
 8006808:	f107 0420 	add.w	r4, r7, #32
 800680c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800680e:	c407      	stmia	r4!, {r0, r1, r2}
 8006810:	8023      	strh	r3, [r4, #0]
		uint16_t 	pos2_valid[6]	=	{0x60, 0x18, 0x06, 0x30, 0x0C, 0x03};
 8006812:	4a51      	ldr	r2, [pc, #324]	; (8006958 <Check_error+0x15c>)
 8006814:	f107 0314 	add.w	r3, r7, #20
 8006818:	ca07      	ldmia	r2, {r0, r1, r2}
 800681a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		uint16_t	pos3_valid[5]	=	{0x38, 0x07, 0x70, 0x0D, 0x1C};
 800681e:	4a4f      	ldr	r2, [pc, #316]	; (800695c <Check_error+0x160>)
 8006820:	f107 0308 	add.w	r3, r7, #8
 8006824:	ca07      	ldmia	r2, {r0, r1, r2}
 8006826:	c303      	stmia	r3!, {r0, r1}
 8006828:	801a      	strh	r2, [r3, #0]
//		uint16_t 	pos4_valid[4]	= 	{0xF0, 0x0F, 0x1E, 0x3C};
//		uint16_t 	pos5_valid[2]	= 	{0x7C, 0x1F};

		uint16_t	tam 			= 	F_pos_SS;
 800682a:	88fb      	ldrh	r3, [r7, #6]
 800682c:	863b      	strh	r3, [r7, #48]	; 0x30
		uint8_t 	count			=	0;
 800682e:	2300      	movs	r3, #0
 8006830:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		uint8_t		valid_mem		=	0;
 8006834:	2300      	movs	r3, #0
 8006836:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
		/*How many SS get line = count*/
			for(uint8_t i = 1; i <= 7; i++)
 800683a:	2301      	movs	r3, #1
 800683c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8006840:	e012      	b.n	8006868 <Check_error+0x6c>
			{
				if(tam & (0x80 >> i))
 8006842:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8006844:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8006848:	2180      	movs	r1, #128	; 0x80
 800684a:	fa41 f303 	asr.w	r3, r1, r3
 800684e:	4013      	ands	r3, r2
 8006850:	2b00      	cmp	r3, #0
 8006852:	d004      	beq.n	800685e <Check_error+0x62>
				{
					count++;
 8006854:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006858:	3301      	adds	r3, #1
 800685a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			for(uint8_t i = 1; i <= 7; i++)
 800685e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8006862:	3301      	adds	r3, #1
 8006864:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8006868:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800686c:	2b07      	cmp	r3, #7
 800686e:	d9e8      	bls.n	8006842 <Check_error+0x46>
				}
			}
		/*State Line BLACK LINE*/
			/*STate LINE BLACK = 1*/
			if(count == 1)
 8006870:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006874:	2b01      	cmp	r3, #1
 8006876:	d11c      	bne.n	80068b2 <Check_error+0xb6>
			{
				for(uint8_t i1 = 0; i1 <= sizeof(pos1_valid); i1++)
 8006878:	2300      	movs	r3, #0
 800687a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 800687e:	e013      	b.n	80068a8 <Check_error+0xac>
				{
					if(tam == pos1_valid[i1])
 8006880:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8006884:	005b      	lsls	r3, r3, #1
 8006886:	3338      	adds	r3, #56	; 0x38
 8006888:	443b      	add	r3, r7
 800688a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800688e:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8006890:	429a      	cmp	r2, r3
 8006892:	d104      	bne.n	800689e <Check_error+0xa2>
					{
						valid_mem++;
 8006894:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8006898:	3301      	adds	r3, #1
 800689a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
				for(uint8_t i1 = 0; i1 <= sizeof(pos1_valid); i1++)
 800689e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80068a2:	3301      	adds	r3, #1
 80068a4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80068a8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80068ac:	2b0e      	cmp	r3, #14
 80068ae:	d9e7      	bls.n	8006880 <Check_error+0x84>
 80068b0:	e040      	b.n	8006934 <Check_error+0x138>
					}
				}
			}
			/*STate LINE BLACK = 2*/
			else if(count == 2)
 80068b2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	d11c      	bne.n	80068f4 <Check_error+0xf8>
			{
				for(uint8_t i2 = 0; i2 <= sizeof(pos2_valid); i2++)
 80068ba:	2300      	movs	r3, #0
 80068bc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068c0:	e013      	b.n	80068ea <Check_error+0xee>
				{
					if(tam == pos2_valid[i2])
 80068c2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80068c6:	005b      	lsls	r3, r3, #1
 80068c8:	3338      	adds	r3, #56	; 0x38
 80068ca:	443b      	add	r3, r7
 80068cc:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80068d0:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d104      	bne.n	80068e0 <Check_error+0xe4>
					{
						valid_mem++;
 80068d6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80068da:	3301      	adds	r3, #1
 80068dc:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
				for(uint8_t i2 = 0; i2 <= sizeof(pos2_valid); i2++)
 80068e0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80068e4:	3301      	adds	r3, #1
 80068e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068ea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80068ee:	2b0c      	cmp	r3, #12
 80068f0:	d9e7      	bls.n	80068c2 <Check_error+0xc6>
 80068f2:	e01f      	b.n	8006934 <Check_error+0x138>
					}
				}
			}
			/*STate LINE BLACK = 3*/
			else if(count == 3)
 80068f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80068f8:	2b03      	cmp	r3, #3
 80068fa:	d11b      	bne.n	8006934 <Check_error+0x138>
			{
				for(uint8_t i3 = 0; i3 <= sizeof(pos3_valid); i3++)
 80068fc:	2300      	movs	r3, #0
 80068fe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8006902:	e013      	b.n	800692c <Check_error+0x130>
				{
					if(tam == pos3_valid[i3])
 8006904:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006908:	005b      	lsls	r3, r3, #1
 800690a:	3338      	adds	r3, #56	; 0x38
 800690c:	443b      	add	r3, r7
 800690e:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8006912:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8006914:	429a      	cmp	r2, r3
 8006916:	d104      	bne.n	8006922 <Check_error+0x126>
					{
						valid_mem++;
 8006918:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800691c:	3301      	adds	r3, #1
 800691e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
				for(uint8_t i3 = 0; i3 <= sizeof(pos3_valid); i3++)
 8006922:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006926:	3301      	adds	r3, #1
 8006928:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800692c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006930:	2b0a      	cmp	r3, #10
 8006932:	d9e7      	bls.n	8006904 <Check_error+0x108>
//						valid_mem++;
//					}
//				}
//			}

		if(valid_mem >= 1 || count == 0)
 8006934:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8006938:	2b00      	cmp	r3, #0
 800693a:	d103      	bne.n	8006944 <Check_error+0x148>
 800693c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006940:	2b00      	cmp	r3, #0
 8006942:	d101      	bne.n	8006948 <Check_error+0x14c>
		{
			return LINE_VALID;
 8006944:	2309      	movs	r3, #9
 8006946:	e000      	b.n	800694a <Check_error+0x14e>
		}
		else
		{
			return LINE_ERROR;
 8006948:	2308      	movs	r3, #8
		}
	}
 800694a:	4618      	mov	r0, r3
 800694c:	3738      	adds	r7, #56	; 0x38
 800694e:	46bd      	mov	sp, r7
 8006950:	bc90      	pop	{r4, r7}
 8006952:	4770      	bx	lr
 8006954:	0800a418 	.word	0x0800a418
 8006958:	0800a428 	.word	0x0800a428
 800695c:	0800a434 	.word	0x0800a434

08006960 <TimerInit>:
/* Phn code ng c - thut ton PID  */
	void TimerInit(TIM_HandleTypeDef * timerHandler_right, TIM_HandleTypeDef * timerHandler_left, 	\
						uint32_t Channel_R, uint32_t Channel_L, 									\
						GPIO_TypeDef *GPIO_R, uint16_t GPIO_Pin_R, 									\
						GPIO_TypeDef *GPIO_L, uint16_t GPIO_Pin_L)									\
	{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
 800696c:	603b      	str	r3, [r7, #0]
		handlerTimerInLib_left 	= 	timerHandler_left;
 800696e:	4a0e      	ldr	r2, [pc, #56]	; (80069a8 <TimerInit+0x48>)
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	6013      	str	r3, [r2, #0]
		handlerTimerInLib_right	= 	timerHandler_right;
 8006974:	4a0d      	ldr	r2, [pc, #52]	; (80069ac <TimerInit+0x4c>)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	6013      	str	r3, [r2, #0]

		Channel_TIM_right		=	Channel_R;
 800697a:	4a0d      	ldr	r2, [pc, #52]	; (80069b0 <TimerInit+0x50>)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6013      	str	r3, [r2, #0]
		Channel_TIM_left		=	Channel_L;
 8006980:	4a0c      	ldr	r2, [pc, #48]	; (80069b4 <TimerInit+0x54>)
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	6013      	str	r3, [r2, #0]
		/*Port on lib_motor.c*/
			Port_DIR_Right			=	GPIO_R;
 8006986:	4a0c      	ldr	r2, [pc, #48]	; (80069b8 <TimerInit+0x58>)
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	6013      	str	r3, [r2, #0]
			Port_DIR_Left			=	GPIO_L;
 800698c:	4a0b      	ldr	r2, [pc, #44]	; (80069bc <TimerInit+0x5c>)
 800698e:	6a3b      	ldr	r3, [r7, #32]
 8006990:	6013      	str	r3, [r2, #0]
		/*Pin on lib_motor.c*/
			Pin_DIR_Right			=	GPIO_Pin_R;
 8006992:	4a0b      	ldr	r2, [pc, #44]	; (80069c0 <TimerInit+0x60>)
 8006994:	8bbb      	ldrh	r3, [r7, #28]
 8006996:	8013      	strh	r3, [r2, #0]
			Pin_DIR_Left			=	GPIO_Pin_L;
 8006998:	4a0a      	ldr	r2, [pc, #40]	; (80069c4 <TimerInit+0x64>)
 800699a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800699c:	8013      	strh	r3, [r2, #0]
	}
 800699e:	bf00      	nop
 80069a0:	3714      	adds	r7, #20
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bc80      	pop	{r7}
 80069a6:	4770      	bx	lr
 80069a8:	2000049c 	.word	0x2000049c
 80069ac:	20000498 	.word	0x20000498
 80069b0:	200004a0 	.word	0x200004a0
 80069b4:	200004a4 	.word	0x200004a4
 80069b8:	200004a8 	.word	0x200004a8
 80069bc:	200004ac 	.word	0x200004ac
 80069c0:	200004b0 	.word	0x200004b0
 80069c4:	200004b2 	.word	0x200004b2

080069c8 <motor_control>:
/*Output speed motor*/
	void motor_control (int speed_right, int speed_left) 	//forward_brake(motor_speed_increase, motor_speed_decread)
	{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
		int speed_motor_right_PV = speed_right;			 	// 0 <= |speed left or right| <= 100
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	60fb      	str	r3, [r7, #12]
		int speed_motor_left_PV = speed_left;
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	60bb      	str	r3, [r7, #8]

		if(speed_left < 0)
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	da05      	bge.n	80069ec <motor_control+0x24>
		{
			motor_left_down(100 - (- speed_motor_left_PV));
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	3364      	adds	r3, #100	; 0x64
 80069e4:	4618      	mov	r0, r3
 80069e6:	f000 f981 	bl	8006cec <motor_left_down>
 80069ea:	e005      	b.n	80069f8 <motor_control+0x30>
		}
		else
		{
			motor_left_move(100 - speed_motor_left_PV);
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 80069f2:	4618      	mov	r0, r3
 80069f4:	f000 f93e 	bl	8006c74 <motor_left_move>
		}
		if(speed_right < 0)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	da05      	bge.n	8006a0a <motor_control+0x42>
		{
			motor_right_down(100 - (- speed_motor_right_PV));
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	3364      	adds	r3, #100	; 0x64
 8006a02:	4618      	mov	r0, r3
 8006a04:	f000 f8fa 	bl	8006bfc <motor_right_down>
		}
		else
		{
			motor_right_move(100 - speed_motor_right_PV);
		}
	}
 8006a08:	e005      	b.n	8006a16 <motor_control+0x4e>
			motor_right_move(100 - speed_motor_right_PV);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8006a10:	4618      	mov	r0, r3
 8006a12:	f000 f8b7 	bl	8006b84 <motor_right_move>
	}
 8006a16:	bf00      	nop
 8006a18:	3710      	adds	r7, #16
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
	...

08006a20 <quick_turn>:
	void quick_turn()
	{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	af00      	add	r7, sp, #0
//		static uint8_t last_end_pre = 0;

		if (last_idle <= 14) /*36ms last_idle + 1*/
 8006a24:	4b40      	ldr	r3, [pc, #256]	; (8006b28 <quick_turn+0x108>)
 8006a26:	881b      	ldrh	r3, [r3, #0]
 8006a28:	2b0e      	cmp	r3, #14
 8006a2a:	d82e      	bhi.n	8006a8a <quick_turn+0x6a>
		{
			if(state_motor == 1)
 8006a2c:	4b3f      	ldr	r3, [pc, #252]	; (8006b2c <quick_turn+0x10c>)
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d126      	bne.n	8006a82 <quick_turn+0x62>
			{
				switch (last_end)
 8006a34:	4b3e      	ldr	r3, [pc, #248]	; (8006b30 <quick_turn+0x110>)
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	2b04      	cmp	r3, #4
 8006a3a:	d006      	beq.n	8006a4a <quick_turn+0x2a>
 8006a3c:	2b04      	cmp	r3, #4
 8006a3e:	dc1e      	bgt.n	8006a7e <quick_turn+0x5e>
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d007      	beq.n	8006a54 <quick_turn+0x34>
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	d010      	beq.n	8006a6a <quick_turn+0x4a>
 8006a48:	e019      	b.n	8006a7e <quick_turn+0x5e>
				{
					case END_MIDDLE:	/*SS giua la SS cuoi cung nhan vach den*/
						motor_control(40,32);
 8006a4a:	2120      	movs	r1, #32
 8006a4c:	2028      	movs	r0, #40	; 0x28
 8006a4e:	f7ff ffbb 	bl	80069c8 <motor_control>
						break;
 8006a52:	e067      	b.n	8006b24 <quick_turn+0x104>
					case END_LEFT:		/*SS ben trai la SS cuoi cung nhan vach den*/
						motor_control(quick_speed_right - 5, -quick_speed_left);
 8006a54:	4b37      	ldr	r3, [pc, #220]	; (8006b34 <quick_turn+0x114>)
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	3b05      	subs	r3, #5
 8006a5a:	4a37      	ldr	r2, [pc, #220]	; (8006b38 <quick_turn+0x118>)
 8006a5c:	7812      	ldrb	r2, [r2, #0]
 8006a5e:	4252      	negs	r2, r2
 8006a60:	4611      	mov	r1, r2
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7ff ffb0 	bl	80069c8 <motor_control>
						break;
 8006a68:	e05c      	b.n	8006b24 <quick_turn+0x104>
					case END_RIGHT:		/*SS ben phai la SS cuoi cung nhan vach den*/
						motor_control(-quick_speed_left, quick_speed_right);
 8006a6a:	4b33      	ldr	r3, [pc, #204]	; (8006b38 <quick_turn+0x118>)
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	425b      	negs	r3, r3
 8006a70:	4a30      	ldr	r2, [pc, #192]	; (8006b34 <quick_turn+0x114>)
 8006a72:	7812      	ldrb	r2, [r2, #0]
 8006a74:	4611      	mov	r1, r2
 8006a76:	4618      	mov	r0, r3
 8006a78:	f7ff ffa6 	bl	80069c8 <motor_control>
						break;
 8006a7c:	e052      	b.n	8006b24 <quick_turn+0x104>
					default:
						__NOP();
 8006a7e:	bf00      	nop
						break;
 8006a80:	e050      	b.n	8006b24 <quick_turn+0x104>
				}
			}
			else
			{
				motor_stop(0);
 8006a82:	2000      	movs	r0, #0
 8006a84:	f000 f96e 	bl	8006d64 <motor_stop>
//						speed_right_debug = 30;
//						speed_left_debug = -30;
				}
			}
		}
	}
 8006a88:	e04c      	b.n	8006b24 <quick_turn+0x104>
		else if(last_idle <= 35) /*1.5s*/
 8006a8a:	4b27      	ldr	r3, [pc, #156]	; (8006b28 <quick_turn+0x108>)
 8006a8c:	881b      	ldrh	r3, [r3, #0]
 8006a8e:	2b23      	cmp	r3, #35	; 0x23
 8006a90:	d825      	bhi.n	8006ade <quick_turn+0xbe>
			if(state_motor == 1)
 8006a92:	4b26      	ldr	r3, [pc, #152]	; (8006b2c <quick_turn+0x10c>)
 8006a94:	781b      	ldrb	r3, [r3, #0]
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d11d      	bne.n	8006ad6 <quick_turn+0xb6>
				switch (last_end)
 8006a9a:	4b25      	ldr	r3, [pc, #148]	; (8006b30 <quick_turn+0x110>)
 8006a9c:	781b      	ldrb	r3, [r3, #0]
 8006a9e:	2b04      	cmp	r3, #4
 8006aa0:	d006      	beq.n	8006ab0 <quick_turn+0x90>
 8006aa2:	2b04      	cmp	r3, #4
 8006aa4:	dc15      	bgt.n	8006ad2 <quick_turn+0xb2>
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d007      	beq.n	8006aba <quick_turn+0x9a>
 8006aaa:	2b02      	cmp	r3, #2
 8006aac:	d00b      	beq.n	8006ac6 <quick_turn+0xa6>
 8006aae:	e010      	b.n	8006ad2 <quick_turn+0xb2>
						motor_control(40,32);
 8006ab0:	2120      	movs	r1, #32
 8006ab2:	2028      	movs	r0, #40	; 0x28
 8006ab4:	f7ff ff88 	bl	80069c8 <motor_control>
						break;
 8006ab8:	e034      	b.n	8006b24 <quick_turn+0x104>
						motor_control(40, -20);
 8006aba:	f06f 0113 	mvn.w	r1, #19
 8006abe:	2028      	movs	r0, #40	; 0x28
 8006ac0:	f7ff ff82 	bl	80069c8 <motor_control>
						break;
 8006ac4:	e02e      	b.n	8006b24 <quick_turn+0x104>
						motor_control(-15, 45);
 8006ac6:	212d      	movs	r1, #45	; 0x2d
 8006ac8:	f06f 000e 	mvn.w	r0, #14
 8006acc:	f7ff ff7c 	bl	80069c8 <motor_control>
						break;
 8006ad0:	e028      	b.n	8006b24 <quick_turn+0x104>
						__NOP();
 8006ad2:	bf00      	nop
						break;
 8006ad4:	e026      	b.n	8006b24 <quick_turn+0x104>
				motor_stop(0);
 8006ad6:	2000      	movs	r0, #0
 8006ad8:	f000 f944 	bl	8006d64 <motor_stop>
	}
 8006adc:	e022      	b.n	8006b24 <quick_turn+0x104>
			if(state_motor == 1)
 8006ade:	4b13      	ldr	r3, [pc, #76]	; (8006b2c <quick_turn+0x10c>)
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d11d      	bne.n	8006b22 <quick_turn+0x102>
				switch (last_end)
 8006ae6:	4b12      	ldr	r3, [pc, #72]	; (8006b30 <quick_turn+0x110>)
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	2b04      	cmp	r3, #4
 8006aec:	d006      	beq.n	8006afc <quick_turn+0xdc>
 8006aee:	2b04      	cmp	r3, #4
 8006af0:	dc15      	bgt.n	8006b1e <quick_turn+0xfe>
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d007      	beq.n	8006b06 <quick_turn+0xe6>
 8006af6:	2b02      	cmp	r3, #2
 8006af8:	d00b      	beq.n	8006b12 <quick_turn+0xf2>
 8006afa:	e010      	b.n	8006b1e <quick_turn+0xfe>
						motor_control(30,35);
 8006afc:	2123      	movs	r1, #35	; 0x23
 8006afe:	201e      	movs	r0, #30
 8006b00:	f7ff ff62 	bl	80069c8 <motor_control>
						break;
 8006b04:	e00e      	b.n	8006b24 <quick_turn+0x104>
						motor_control(-15, 45);
 8006b06:	212d      	movs	r1, #45	; 0x2d
 8006b08:	f06f 000e 	mvn.w	r0, #14
 8006b0c:	f7ff ff5c 	bl	80069c8 <motor_control>
						break;
 8006b10:	e008      	b.n	8006b24 <quick_turn+0x104>
						motor_control(40, -20);
 8006b12:	f06f 0113 	mvn.w	r1, #19
 8006b16:	2028      	movs	r0, #40	; 0x28
 8006b18:	f7ff ff56 	bl	80069c8 <motor_control>
						break;
 8006b1c:	e002      	b.n	8006b24 <quick_turn+0x104>
						__NOP();
 8006b1e:	bf00      	nop
						break;
 8006b20:	e000      	b.n	8006b24 <quick_turn+0x104>
			}
 8006b22:	bf00      	nop
	}
 8006b24:	bf00      	nop
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	20000418 	.word	0x20000418
 8006b2c:	20000494 	.word	0x20000494
 8006b30:	2000002d 	.word	0x2000002d
 8006b34:	2000002e 	.word	0x2000002e
 8006b38:	2000002f 	.word	0x2000002f

08006b3c <forward_brake>:
	void forward_brake(int pos_right, int pos_left)
	{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b082      	sub	sp, #8
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
 8006b44:	6039      	str	r1, [r7, #0]
		if (active == 0)
 8006b46:	4b0d      	ldr	r3, [pc, #52]	; (8006b7c <forward_brake+0x40>)
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d102      	bne.n	8006b54 <forward_brake+0x18>
		{
			quick_turn();
 8006b4e:	f7ff ff67 	bl	8006a20 <quick_turn>
			else
			{
				motor_stop(0);
			}
		}
	}
 8006b52:	e00f      	b.n	8006b74 <forward_brake+0x38>
		else if(active > 0)
 8006b54:	4b09      	ldr	r3, [pc, #36]	; (8006b7c <forward_brake+0x40>)
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00b      	beq.n	8006b74 <forward_brake+0x38>
			if(state_motor == 1)
 8006b5c:	4b08      	ldr	r3, [pc, #32]	; (8006b80 <forward_brake+0x44>)
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d104      	bne.n	8006b6e <forward_brake+0x32>
				motor_control(pos_right, pos_left);
 8006b64:	6839      	ldr	r1, [r7, #0]
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f7ff ff2e 	bl	80069c8 <motor_control>
	}
 8006b6c:	e002      	b.n	8006b74 <forward_brake+0x38>
				motor_stop(0);
 8006b6e:	2000      	movs	r0, #0
 8006b70:	f000 f8f8 	bl	8006d64 <motor_stop>
	}
 8006b74:	bf00      	nop
 8006b76:	3708      	adds	r7, #8
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	2000041a 	.word	0x2000041a
 8006b80:	20000494 	.word	0x20000494

08006b84 <motor_right_move>:
/*dir Motor right*/
	void motor_right_move(int speed_r)
	{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b082      	sub	sp, #8
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(Port_DIR_Right, Pin_DIR_Right, GPIO_PIN_RESET );
 8006b8c:	4b17      	ldr	r3, [pc, #92]	; (8006bec <motor_right_move+0x68>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a17      	ldr	r2, [pc, #92]	; (8006bf0 <motor_right_move+0x6c>)
 8006b92:	8811      	ldrh	r1, [r2, #0]
 8006b94:	2200      	movs	r2, #0
 8006b96:	4618      	mov	r0, r3
 8006b98:	f7fc f902 	bl	8002da0 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_right, Channel_TIM_right, speed_r);
 8006b9c:	4b15      	ldr	r3, [pc, #84]	; (8006bf4 <motor_right_move+0x70>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d105      	bne.n	8006bb0 <motor_right_move+0x2c>
 8006ba4:	4b14      	ldr	r3, [pc, #80]	; (8006bf8 <motor_right_move+0x74>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	635a      	str	r2, [r3, #52]	; 0x34
	}
 8006bae:	e018      	b.n	8006be2 <motor_right_move+0x5e>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_right, Channel_TIM_right, speed_r);
 8006bb0:	4b10      	ldr	r3, [pc, #64]	; (8006bf4 <motor_right_move+0x70>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2b04      	cmp	r3, #4
 8006bb6:	d105      	bne.n	8006bc4 <motor_right_move+0x40>
 8006bb8:	4b0f      	ldr	r3, [pc, #60]	; (8006bf8 <motor_right_move+0x74>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6393      	str	r3, [r2, #56]	; 0x38
	}
 8006bc2:	e00e      	b.n	8006be2 <motor_right_move+0x5e>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_right, Channel_TIM_right, speed_r);
 8006bc4:	4b0b      	ldr	r3, [pc, #44]	; (8006bf4 <motor_right_move+0x70>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2b08      	cmp	r3, #8
 8006bca:	d105      	bne.n	8006bd8 <motor_right_move+0x54>
 8006bcc:	4b0a      	ldr	r3, [pc, #40]	; (8006bf8 <motor_right_move+0x74>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	63d3      	str	r3, [r2, #60]	; 0x3c
	}
 8006bd6:	e004      	b.n	8006be2 <motor_right_move+0x5e>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_right, Channel_TIM_right, speed_r);
 8006bd8:	4b07      	ldr	r3, [pc, #28]	; (8006bf8 <motor_right_move+0x74>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6413      	str	r3, [r2, #64]	; 0x40
	}
 8006be2:	bf00      	nop
 8006be4:	3708      	adds	r7, #8
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}
 8006bea:	bf00      	nop
 8006bec:	200004a8 	.word	0x200004a8
 8006bf0:	200004b0 	.word	0x200004b0
 8006bf4:	200004a0 	.word	0x200004a0
 8006bf8:	20000498 	.word	0x20000498

08006bfc <motor_right_down>:
	void motor_right_down(int speed_r)
	{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(Port_DIR_Right, Pin_DIR_Right, GPIO_PIN_SET);
 8006c04:	4b17      	ldr	r3, [pc, #92]	; (8006c64 <motor_right_down+0x68>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a17      	ldr	r2, [pc, #92]	; (8006c68 <motor_right_down+0x6c>)
 8006c0a:	8811      	ldrh	r1, [r2, #0]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f7fc f8c6 	bl	8002da0 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_right, Channel_TIM_right, speed_r);
 8006c14:	4b15      	ldr	r3, [pc, #84]	; (8006c6c <motor_right_down+0x70>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d105      	bne.n	8006c28 <motor_right_down+0x2c>
 8006c1c:	4b14      	ldr	r3, [pc, #80]	; (8006c70 <motor_right_down+0x74>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	635a      	str	r2, [r3, #52]	; 0x34
	}
 8006c26:	e018      	b.n	8006c5a <motor_right_down+0x5e>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_right, Channel_TIM_right, speed_r);
 8006c28:	4b10      	ldr	r3, [pc, #64]	; (8006c6c <motor_right_down+0x70>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	2b04      	cmp	r3, #4
 8006c2e:	d105      	bne.n	8006c3c <motor_right_down+0x40>
 8006c30:	4b0f      	ldr	r3, [pc, #60]	; (8006c70 <motor_right_down+0x74>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6393      	str	r3, [r2, #56]	; 0x38
	}
 8006c3a:	e00e      	b.n	8006c5a <motor_right_down+0x5e>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_right, Channel_TIM_right, speed_r);
 8006c3c:	4b0b      	ldr	r3, [pc, #44]	; (8006c6c <motor_right_down+0x70>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2b08      	cmp	r3, #8
 8006c42:	d105      	bne.n	8006c50 <motor_right_down+0x54>
 8006c44:	4b0a      	ldr	r3, [pc, #40]	; (8006c70 <motor_right_down+0x74>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	63d3      	str	r3, [r2, #60]	; 0x3c
	}
 8006c4e:	e004      	b.n	8006c5a <motor_right_down+0x5e>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_right, Channel_TIM_right, speed_r);
 8006c50:	4b07      	ldr	r3, [pc, #28]	; (8006c70 <motor_right_down+0x74>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6413      	str	r3, [r2, #64]	; 0x40
	}
 8006c5a:	bf00      	nop
 8006c5c:	3708      	adds	r7, #8
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	200004a8 	.word	0x200004a8
 8006c68:	200004b0 	.word	0x200004b0
 8006c6c:	200004a0 	.word	0x200004a0
 8006c70:	20000498 	.word	0x20000498

08006c74 <motor_left_move>:
/*dir Motor left*/
	void motor_left_move(int speed_l)
	{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(Port_DIR_Left, Pin_DIR_Left, GPIO_PIN_RESET);
 8006c7c:	4b17      	ldr	r3, [pc, #92]	; (8006cdc <motor_left_move+0x68>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a17      	ldr	r2, [pc, #92]	; (8006ce0 <motor_left_move+0x6c>)
 8006c82:	8811      	ldrh	r1, [r2, #0]
 8006c84:	2200      	movs	r2, #0
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7fc f88a 	bl	8002da0 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_left, Channel_TIM_left, speed_l);
 8006c8c:	4b15      	ldr	r3, [pc, #84]	; (8006ce4 <motor_left_move+0x70>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d105      	bne.n	8006ca0 <motor_left_move+0x2c>
 8006c94:	4b14      	ldr	r3, [pc, #80]	; (8006ce8 <motor_left_move+0x74>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	635a      	str	r2, [r3, #52]	; 0x34
	}
 8006c9e:	e018      	b.n	8006cd2 <motor_left_move+0x5e>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_left, Channel_TIM_left, speed_l);
 8006ca0:	4b10      	ldr	r3, [pc, #64]	; (8006ce4 <motor_left_move+0x70>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	2b04      	cmp	r3, #4
 8006ca6:	d105      	bne.n	8006cb4 <motor_left_move+0x40>
 8006ca8:	4b0f      	ldr	r3, [pc, #60]	; (8006ce8 <motor_left_move+0x74>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6393      	str	r3, [r2, #56]	; 0x38
	}
 8006cb2:	e00e      	b.n	8006cd2 <motor_left_move+0x5e>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_left, Channel_TIM_left, speed_l);
 8006cb4:	4b0b      	ldr	r3, [pc, #44]	; (8006ce4 <motor_left_move+0x70>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	2b08      	cmp	r3, #8
 8006cba:	d105      	bne.n	8006cc8 <motor_left_move+0x54>
 8006cbc:	4b0a      	ldr	r3, [pc, #40]	; (8006ce8 <motor_left_move+0x74>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	63d3      	str	r3, [r2, #60]	; 0x3c
	}
 8006cc6:	e004      	b.n	8006cd2 <motor_left_move+0x5e>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_left, Channel_TIM_left, speed_l);
 8006cc8:	4b07      	ldr	r3, [pc, #28]	; (8006ce8 <motor_left_move+0x74>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6413      	str	r3, [r2, #64]	; 0x40
	}
 8006cd2:	bf00      	nop
 8006cd4:	3708      	adds	r7, #8
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	200004ac 	.word	0x200004ac
 8006ce0:	200004b2 	.word	0x200004b2
 8006ce4:	200004a4 	.word	0x200004a4
 8006ce8:	2000049c 	.word	0x2000049c

08006cec <motor_left_down>:
	void motor_left_down(int speed_l)
	{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b082      	sub	sp, #8
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(Port_DIR_Left, Pin_DIR_Left, GPIO_PIN_SET);
 8006cf4:	4b17      	ldr	r3, [pc, #92]	; (8006d54 <motor_left_down+0x68>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a17      	ldr	r2, [pc, #92]	; (8006d58 <motor_left_down+0x6c>)
 8006cfa:	8811      	ldrh	r1, [r2, #0]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	4618      	mov	r0, r3
 8006d00:	f7fc f84e 	bl	8002da0 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_left, Channel_TIM_left, speed_l);
 8006d04:	4b15      	ldr	r3, [pc, #84]	; (8006d5c <motor_left_down+0x70>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d105      	bne.n	8006d18 <motor_left_down+0x2c>
 8006d0c:	4b14      	ldr	r3, [pc, #80]	; (8006d60 <motor_left_down+0x74>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	635a      	str	r2, [r3, #52]	; 0x34
	}
 8006d16:	e018      	b.n	8006d4a <motor_left_down+0x5e>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_left, Channel_TIM_left, speed_l);
 8006d18:	4b10      	ldr	r3, [pc, #64]	; (8006d5c <motor_left_down+0x70>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2b04      	cmp	r3, #4
 8006d1e:	d105      	bne.n	8006d2c <motor_left_down+0x40>
 8006d20:	4b0f      	ldr	r3, [pc, #60]	; (8006d60 <motor_left_down+0x74>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6393      	str	r3, [r2, #56]	; 0x38
	}
 8006d2a:	e00e      	b.n	8006d4a <motor_left_down+0x5e>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_left, Channel_TIM_left, speed_l);
 8006d2c:	4b0b      	ldr	r3, [pc, #44]	; (8006d5c <motor_left_down+0x70>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2b08      	cmp	r3, #8
 8006d32:	d105      	bne.n	8006d40 <motor_left_down+0x54>
 8006d34:	4b0a      	ldr	r3, [pc, #40]	; (8006d60 <motor_left_down+0x74>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	63d3      	str	r3, [r2, #60]	; 0x3c
	}
 8006d3e:	e004      	b.n	8006d4a <motor_left_down+0x5e>
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_left, Channel_TIM_left, speed_l);
 8006d40:	4b07      	ldr	r3, [pc, #28]	; (8006d60 <motor_left_down+0x74>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	681a      	ldr	r2, [r3, #0]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6413      	str	r3, [r2, #64]	; 0x40
	}
 8006d4a:	bf00      	nop
 8006d4c:	3708      	adds	r7, #8
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}
 8006d52:	bf00      	nop
 8006d54:	200004ac 	.word	0x200004ac
 8006d58:	200004b2 	.word	0x200004b2
 8006d5c:	200004a4 	.word	0x200004a4
 8006d60:	2000049c 	.word	0x2000049c

08006d64 <motor_stop>:
/*dir Motor stop*/
	void motor_stop(uint32_t delay)
	{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b082      	sub	sp, #8
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_right, Channel_TIM_right, SPEED_STOP);
 8006d6c:	4b26      	ldr	r3, [pc, #152]	; (8006e08 <motor_stop+0xa4>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d105      	bne.n	8006d80 <motor_stop+0x1c>
 8006d74:	4b25      	ldr	r3, [pc, #148]	; (8006e0c <motor_stop+0xa8>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	635a      	str	r2, [r3, #52]	; 0x34
 8006d7e:	e018      	b.n	8006db2 <motor_stop+0x4e>
 8006d80:	4b21      	ldr	r3, [pc, #132]	; (8006e08 <motor_stop+0xa4>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	2b04      	cmp	r3, #4
 8006d86:	d105      	bne.n	8006d94 <motor_stop+0x30>
 8006d88:	4b20      	ldr	r3, [pc, #128]	; (8006e0c <motor_stop+0xa8>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	2300      	movs	r3, #0
 8006d90:	6393      	str	r3, [r2, #56]	; 0x38
 8006d92:	e00e      	b.n	8006db2 <motor_stop+0x4e>
 8006d94:	4b1c      	ldr	r3, [pc, #112]	; (8006e08 <motor_stop+0xa4>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2b08      	cmp	r3, #8
 8006d9a:	d105      	bne.n	8006da8 <motor_stop+0x44>
 8006d9c:	4b1b      	ldr	r3, [pc, #108]	; (8006e0c <motor_stop+0xa8>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	2300      	movs	r3, #0
 8006da4:	63d3      	str	r3, [r2, #60]	; 0x3c
 8006da6:	e004      	b.n	8006db2 <motor_stop+0x4e>
 8006da8:	4b18      	ldr	r3, [pc, #96]	; (8006e0c <motor_stop+0xa8>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	2300      	movs	r3, #0
 8006db0:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE (handlerTimerInLib_left, Channel_TIM_left, SPEED_STOP);
 8006db2:	4b17      	ldr	r3, [pc, #92]	; (8006e10 <motor_stop+0xac>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d105      	bne.n	8006dc6 <motor_stop+0x62>
 8006dba:	4b16      	ldr	r3, [pc, #88]	; (8006e14 <motor_stop+0xb0>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	635a      	str	r2, [r3, #52]	; 0x34
 8006dc4:	e018      	b.n	8006df8 <motor_stop+0x94>
 8006dc6:	4b12      	ldr	r3, [pc, #72]	; (8006e10 <motor_stop+0xac>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	2b04      	cmp	r3, #4
 8006dcc:	d105      	bne.n	8006dda <motor_stop+0x76>
 8006dce:	4b11      	ldr	r3, [pc, #68]	; (8006e14 <motor_stop+0xb0>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	6393      	str	r3, [r2, #56]	; 0x38
 8006dd8:	e00e      	b.n	8006df8 <motor_stop+0x94>
 8006dda:	4b0d      	ldr	r3, [pc, #52]	; (8006e10 <motor_stop+0xac>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	2b08      	cmp	r3, #8
 8006de0:	d105      	bne.n	8006dee <motor_stop+0x8a>
 8006de2:	4b0c      	ldr	r3, [pc, #48]	; (8006e14 <motor_stop+0xb0>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	2300      	movs	r3, #0
 8006dea:	63d3      	str	r3, [r2, #60]	; 0x3c
 8006dec:	e004      	b.n	8006df8 <motor_stop+0x94>
 8006dee:	4b09      	ldr	r3, [pc, #36]	; (8006e14 <motor_stop+0xb0>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	2300      	movs	r3, #0
 8006df6:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_Delay(delay);
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f7fb f811 	bl	8001e20 <HAL_Delay>
	}
 8006dfe:	bf00      	nop
 8006e00:	3708      	adds	r7, #8
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	200004a0 	.word	0x200004a0
 8006e0c:	20000498 	.word	0x20000498
 8006e10:	200004a4 	.word	0x200004a4
 8006e14:	2000049c 	.word	0x2000049c

08006e18 <motor_move>:
/*dir Motor Move*/
	void motor_move(int speedr, int speedl)
	{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b082      	sub	sp, #8
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
		motor_right_move(speedr);
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f7ff feae 	bl	8006b84 <motor_right_move>
		motor_left_move(speedl);
 8006e28:	6838      	ldr	r0, [r7, #0]
 8006e2a:	f7ff ff23 	bl	8006c74 <motor_left_move>
	}
 8006e2e:	bf00      	nop
 8006e30:	3708      	adds	r7, #8
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
	...

08006e38 <bluetooth_init_UART>:
	static const char * confirm_motor_quick_left = "QL:";

	STATE_ROBOT State_Robot 		= 	STOP_ROBOT;
/*Init uart used in lib_uart*/
	void bluetooth_init_UART(UART_HandleTypeDef *huart)
	{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b082      	sub	sp, #8
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
		Lib_uart = *huart;
 8006e40:	4a05      	ldr	r2, [pc, #20]	; (8006e58 <bluetooth_init_UART+0x20>)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4610      	mov	r0, r2
 8006e46:	4619      	mov	r1, r3
 8006e48:	2348      	movs	r3, #72	; 0x48
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	f000 fb84 	bl	8007558 <memcpy>
	}
 8006e50:	bf00      	nop
 8006e52:	3708      	adds	r7, #8
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	200004b4 	.word	0x200004b4

08006e5c <bluetooth_check_string_stop_start_robot>:
			HAL_UART_Transmit(&Lib_uart, (uint8_t *)All_sheet_TX, 26, 1000); 				// 90 * 4 = 320 bytes; 320bytes * 8 = 2560 bits
		}
	}
/*Check string input is stop or start*/
	STATE_ROBOT bluetooth_check_string_stop_start_robot(uint8_t * rxBuffer)
	{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b082      	sub	sp, #8
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
	/*Control robot*/
		if(strstr((char*)rxBuffer, confirmStart) != NULL)
 8006e64:	4b3a      	ldr	r3, [pc, #232]	; (8006f50 <bluetooth_check_string_stop_start_robot+0xf4>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4619      	mov	r1, r3
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f001 f80a 	bl	8007e84 <strstr>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d00b      	beq.n	8006e8e <bluetooth_check_string_stop_start_robot+0x32>
		{
			HAL_UART_Transmit(&Lib_uart, (uint8_t *)confirmStart, sizeof(confirmStart), 1000);
 8006e76:	4b36      	ldr	r3, [pc, #216]	; (8006f50 <bluetooth_check_string_stop_start_robot+0xf4>)
 8006e78:	6819      	ldr	r1, [r3, #0]
 8006e7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e7e:	2204      	movs	r2, #4
 8006e80:	4834      	ldr	r0, [pc, #208]	; (8006f54 <bluetooth_check_string_stop_start_robot+0xf8>)
 8006e82:	f7fe f83b 	bl	8004efc <HAL_UART_Transmit>
			State_Robot = START_ROBOT;
 8006e86:	4b34      	ldr	r3, [pc, #208]	; (8006f58 <bluetooth_check_string_stop_start_robot+0xfc>)
 8006e88:	2200      	movs	r2, #0
 8006e8a:	701a      	strb	r2, [r3, #0]
 8006e8c:	e05a      	b.n	8006f44 <bluetooth_check_string_stop_start_robot+0xe8>
		}
		else if( strstr((char*)rxBuffer, confirmStop) != NULL)
 8006e8e:	4b33      	ldr	r3, [pc, #204]	; (8006f5c <bluetooth_check_string_stop_start_robot+0x100>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4619      	mov	r1, r3
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f000 fff5 	bl	8007e84 <strstr>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d00b      	beq.n	8006eb8 <bluetooth_check_string_stop_start_robot+0x5c>
		{
			HAL_UART_Transmit(&Lib_uart, (uint8_t *)confirmStop, sizeof(confirmStop), 1000);
 8006ea0:	4b2e      	ldr	r3, [pc, #184]	; (8006f5c <bluetooth_check_string_stop_start_robot+0x100>)
 8006ea2:	6819      	ldr	r1, [r3, #0]
 8006ea4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006ea8:	2204      	movs	r2, #4
 8006eaa:	482a      	ldr	r0, [pc, #168]	; (8006f54 <bluetooth_check_string_stop_start_robot+0xf8>)
 8006eac:	f7fe f826 	bl	8004efc <HAL_UART_Transmit>
			State_Robot = STOP_ROBOT;
 8006eb0:	4b29      	ldr	r3, [pc, #164]	; (8006f58 <bluetooth_check_string_stop_start_robot+0xfc>)
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	701a      	strb	r2, [r3, #0]
 8006eb6:	e045      	b.n	8006f44 <bluetooth_check_string_stop_start_robot+0xe8>
		}
		else if(strstr((char*)rxBuffer, confirmThreshold) != NULL)
 8006eb8:	4b29      	ldr	r3, [pc, #164]	; (8006f60 <bluetooth_check_string_stop_start_robot+0x104>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4619      	mov	r1, r3
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 ffe0 	bl	8007e84 <strstr>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d00b      	beq.n	8006ee2 <bluetooth_check_string_stop_start_robot+0x86>
		{
			HAL_UART_Transmit(&Lib_uart, (uint8_t *)confirmThreshold, sizeof(confirmThreshold), 1000);
 8006eca:	4b25      	ldr	r3, [pc, #148]	; (8006f60 <bluetooth_check_string_stop_start_robot+0x104>)
 8006ecc:	6819      	ldr	r1, [r3, #0]
 8006ece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006ed2:	2204      	movs	r2, #4
 8006ed4:	481f      	ldr	r0, [pc, #124]	; (8006f54 <bluetooth_check_string_stop_start_robot+0xf8>)
 8006ed6:	f7fe f811 	bl	8004efc <HAL_UART_Transmit>
			State_Robot = CHECK_THRESHOLD;
 8006eda:	4b1f      	ldr	r3, [pc, #124]	; (8006f58 <bluetooth_check_string_stop_start_robot+0xfc>)
 8006edc:	2202      	movs	r2, #2
 8006ede:	701a      	strb	r2, [r3, #0]
 8006ee0:	e030      	b.n	8006f44 <bluetooth_check_string_stop_start_robot+0xe8>
		}
		else if(strstr((char*)rxBuffer, confirmStartMotor) != NULL)
 8006ee2:	4b20      	ldr	r3, [pc, #128]	; (8006f64 <bluetooth_check_string_stop_start_robot+0x108>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 ffcb 	bl	8007e84 <strstr>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d013      	beq.n	8006f1c <bluetooth_check_string_stop_start_robot+0xc0>
		{
			HAL_UART_Transmit(&Lib_uart, (uint8_t *)confirmStartMotor, sizeof(confirmStartMotor), 1000);
 8006ef4:	4b1b      	ldr	r3, [pc, #108]	; (8006f64 <bluetooth_check_string_stop_start_robot+0x108>)
 8006ef6:	6819      	ldr	r1, [r3, #0]
 8006ef8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006efc:	2204      	movs	r2, #4
 8006efe:	4815      	ldr	r0, [pc, #84]	; (8006f54 <bluetooth_check_string_stop_start_robot+0xf8>)
 8006f00:	f7fd fffc 	bl	8004efc <HAL_UART_Transmit>
			if(state_motor == 0)
 8006f04:	4b18      	ldr	r3, [pc, #96]	; (8006f68 <bluetooth_check_string_stop_start_robot+0x10c>)
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d103      	bne.n	8006f14 <bluetooth_check_string_stop_start_robot+0xb8>
			{
				state_motor = 1;
 8006f0c:	4b16      	ldr	r3, [pc, #88]	; (8006f68 <bluetooth_check_string_stop_start_robot+0x10c>)
 8006f0e:	2201      	movs	r2, #1
 8006f10:	701a      	strb	r2, [r3, #0]
 8006f12:	e017      	b.n	8006f44 <bluetooth_check_string_stop_start_robot+0xe8>
			}
			else
			{
				state_motor = 0;
 8006f14:	4b14      	ldr	r3, [pc, #80]	; (8006f68 <bluetooth_check_string_stop_start_robot+0x10c>)
 8006f16:	2200      	movs	r2, #0
 8006f18:	701a      	strb	r2, [r3, #0]
 8006f1a:	e013      	b.n	8006f44 <bluetooth_check_string_stop_start_robot+0xe8>
			}
		}
		else if(strstr((char*)rxBuffer, confirmPower) != NULL)
 8006f1c:	4b13      	ldr	r3, [pc, #76]	; (8006f6c <bluetooth_check_string_stop_start_robot+0x110>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4619      	mov	r1, r3
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f000 ffae 	bl	8007e84 <strstr>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d00a      	beq.n	8006f44 <bluetooth_check_string_stop_start_robot+0xe8>
		{
			HAL_UART_Transmit(&Lib_uart, (uint8_t *)confirmPower, sizeof(confirmPower), 1000);
 8006f2e:	4b0f      	ldr	r3, [pc, #60]	; (8006f6c <bluetooth_check_string_stop_start_robot+0x110>)
 8006f30:	6819      	ldr	r1, [r3, #0]
 8006f32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006f36:	2204      	movs	r2, #4
 8006f38:	4806      	ldr	r0, [pc, #24]	; (8006f54 <bluetooth_check_string_stop_start_robot+0xf8>)
 8006f3a:	f7fd ffdf 	bl	8004efc <HAL_UART_Transmit>
			State_Robot = POWER;
 8006f3e:	4b06      	ldr	r3, [pc, #24]	; (8006f58 <bluetooth_check_string_stop_start_robot+0xfc>)
 8006f40:	2204      	movs	r2, #4
 8006f42:	701a      	strb	r2, [r3, #0]
		}
		return State_Robot;
 8006f44:	4b04      	ldr	r3, [pc, #16]	; (8006f58 <bluetooth_check_string_stop_start_robot+0xfc>)
 8006f46:	781b      	ldrb	r3, [r3, #0]
	}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3708      	adds	r7, #8
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	2000003c 	.word	0x2000003c
 8006f54:	200004b4 	.word	0x200004b4
 8006f58:	20000078 	.word	0x20000078
 8006f5c:	20000040 	.word	0x20000040
 8006f60:	20000044 	.word	0x20000044
 8006f64:	20000048 	.word	0x20000048
 8006f68:	20000494 	.word	0x20000494
 8006f6c:	2000004c 	.word	0x2000004c

08006f70 <bluetooth_rx_change_kx>:
/*Chang Kx with value is recieved by phone*/
	void bluetooth_rx_change_kx(uint8_t *rxBuffer)
	{
 8006f70:	b590      	push	{r4, r7, lr}
 8006f72:	b089      	sub	sp, #36	; 0x24
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
		char * token = NULL;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	61fb      	str	r3, [r7, #28]
		char string_feedback[13] = {0};
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	60fb      	str	r3, [r7, #12]
 8006f80:	f107 0310 	add.w	r3, r7, #16
 8006f84:	2200      	movs	r2, #0
 8006f86:	601a      	str	r2, [r3, #0]
 8006f88:	605a      	str	r2, [r3, #4]
 8006f8a:	721a      	strb	r2, [r3, #8]
		/*kp: xx, ki: yy, kd: zz*/
		/*Set Kp*/
			if(strstr((char*)rxBuffer, confirmKp) != NULL)
 8006f8c:	4bbc      	ldr	r3, [pc, #752]	; (8007280 <bluetooth_rx_change_kx+0x310>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4619      	mov	r1, r3
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 ff76 	bl	8007e84 <strstr>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d03a      	beq.n	8007014 <bluetooth_rx_change_kx+0xa4>
			{
				token = strtok((char*)rxBuffer, ":");											//kp:
 8006f9e:	49b9      	ldr	r1, [pc, #740]	; (8007284 <bluetooth_rx_change_kx+0x314>)
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 ff85 	bl	8007eb0 <strtok>
 8006fa6:	61f8      	str	r0, [r7, #28]
				token = strtok(NULL, ",");
 8006fa8:	49b7      	ldr	r1, [pc, #732]	; (8007288 <bluetooth_rx_change_kx+0x318>)
 8006faa:	2000      	movs	r0, #0
 8006fac:	f000 ff80 	bl	8007eb0 <strtok>
 8006fb0:	61f8      	str	r0, [r7, #28]
				kx[0] = ((Char2Num(token) * 10) + Char2Num(token + 1)) / (float)10000;
 8006fb2:	69f8      	ldr	r0, [r7, #28]
 8006fb4:	f000 fa46 	bl	8007444 <Char2Num>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	461a      	mov	r2, r3
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	005b      	lsls	r3, r3, #1
 8006fc4:	461c      	mov	r4, r3
 8006fc6:	69fb      	ldr	r3, [r7, #28]
 8006fc8:	3301      	adds	r3, #1
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f000 fa3a 	bl	8007444 <Char2Num>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	4423      	add	r3, r4
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f7f9 fe31 	bl	8000c3c <__aeabi_i2f>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	49ab      	ldr	r1, [pc, #684]	; (800728c <bluetooth_rx_change_kx+0x31c>)
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f7f9 ff34 	bl	8000e4c <__aeabi_fdiv>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	4ba9      	ldr	r3, [pc, #676]	; (8007290 <bluetooth_rx_change_kx+0x320>)
 8006fea:	601a      	str	r2, [r3, #0]
				sprintf(string_feedback,"\nKp=%1.5f\n", kx[0]);
 8006fec:	4ba8      	ldr	r3, [pc, #672]	; (8007290 <bluetooth_rx_change_kx+0x320>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f7f9 fa19 	bl	8000428 <__aeabi_f2d>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	f107 000c 	add.w	r0, r7, #12
 8006ffe:	49a5      	ldr	r1, [pc, #660]	; (8007294 <bluetooth_rx_change_kx+0x324>)
 8007000:	f000 ff20 	bl	8007e44 <siprintf>
				HAL_UART_Transmit(&Lib_uart, (uint8_t *)string_feedback, sizeof(string_feedback), 1000);
 8007004:	f107 010c 	add.w	r1, r7, #12
 8007008:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800700c:	220d      	movs	r2, #13
 800700e:	48a2      	ldr	r0, [pc, #648]	; (8007298 <bluetooth_rx_change_kx+0x328>)
 8007010:	f7fd ff74 	bl	8004efc <HAL_UART_Transmit>
			}
		/*Set Ki*/
			if(strstr((char*)rxBuffer, confirmKi) != NULL)
 8007014:	4ba1      	ldr	r3, [pc, #644]	; (800729c <bluetooth_rx_change_kx+0x32c>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4619      	mov	r1, r3
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 ff32 	bl	8007e84 <strstr>
 8007020:	4603      	mov	r3, r0
 8007022:	2b00      	cmp	r3, #0
 8007024:	d03a      	beq.n	800709c <bluetooth_rx_change_kx+0x12c>
			{
				token = strtok((char*)rxBuffer, ":");											//kp: xx, ki:
 8007026:	4997      	ldr	r1, [pc, #604]	; (8007284 <bluetooth_rx_change_kx+0x314>)
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f000 ff41 	bl	8007eb0 <strtok>
 800702e:	61f8      	str	r0, [r7, #28]
				token = strtok(NULL, ",");
 8007030:	4995      	ldr	r1, [pc, #596]	; (8007288 <bluetooth_rx_change_kx+0x318>)
 8007032:	2000      	movs	r0, #0
 8007034:	f000 ff3c 	bl	8007eb0 <strtok>
 8007038:	61f8      	str	r0, [r7, #28]
				kx[1] = ((Char2Num(token) * 10) + Char2Num(token + 1)) / (float)10000;
 800703a:	69f8      	ldr	r0, [r7, #28]
 800703c:	f000 fa02 	bl	8007444 <Char2Num>
 8007040:	4603      	mov	r3, r0
 8007042:	461a      	mov	r2, r3
 8007044:	4613      	mov	r3, r2
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	4413      	add	r3, r2
 800704a:	005b      	lsls	r3, r3, #1
 800704c:	461c      	mov	r4, r3
 800704e:	69fb      	ldr	r3, [r7, #28]
 8007050:	3301      	adds	r3, #1
 8007052:	4618      	mov	r0, r3
 8007054:	f000 f9f6 	bl	8007444 <Char2Num>
 8007058:	4603      	mov	r3, r0
 800705a:	4423      	add	r3, r4
 800705c:	4618      	mov	r0, r3
 800705e:	f7f9 fded 	bl	8000c3c <__aeabi_i2f>
 8007062:	4603      	mov	r3, r0
 8007064:	4989      	ldr	r1, [pc, #548]	; (800728c <bluetooth_rx_change_kx+0x31c>)
 8007066:	4618      	mov	r0, r3
 8007068:	f7f9 fef0 	bl	8000e4c <__aeabi_fdiv>
 800706c:	4603      	mov	r3, r0
 800706e:	461a      	mov	r2, r3
 8007070:	4b87      	ldr	r3, [pc, #540]	; (8007290 <bluetooth_rx_change_kx+0x320>)
 8007072:	605a      	str	r2, [r3, #4]
				sprintf(string_feedback,"\nKi=%1.5f\n", kx[1]);
 8007074:	4b86      	ldr	r3, [pc, #536]	; (8007290 <bluetooth_rx_change_kx+0x320>)
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	4618      	mov	r0, r3
 800707a:	f7f9 f9d5 	bl	8000428 <__aeabi_f2d>
 800707e:	4602      	mov	r2, r0
 8007080:	460b      	mov	r3, r1
 8007082:	f107 000c 	add.w	r0, r7, #12
 8007086:	4986      	ldr	r1, [pc, #536]	; (80072a0 <bluetooth_rx_change_kx+0x330>)
 8007088:	f000 fedc 	bl	8007e44 <siprintf>
				HAL_UART_Transmit(&Lib_uart, (uint8_t *)string_feedback, sizeof(string_feedback), 1000);
 800708c:	f107 010c 	add.w	r1, r7, #12
 8007090:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007094:	220d      	movs	r2, #13
 8007096:	4880      	ldr	r0, [pc, #512]	; (8007298 <bluetooth_rx_change_kx+0x328>)
 8007098:	f7fd ff30 	bl	8004efc <HAL_UART_Transmit>
			}
		/*Set Kd*/
			if(strstr((char*)rxBuffer, confirmKd) != NULL)
 800709c:	4b81      	ldr	r3, [pc, #516]	; (80072a4 <bluetooth_rx_change_kx+0x334>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4619      	mov	r1, r3
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 feee 	bl	8007e84 <strstr>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d03a      	beq.n	8007124 <bluetooth_rx_change_kx+0x1b4>
			{
				token = strtok((char*)rxBuffer, ":");											//kp: xx, ki: yy, kd: zz
 80070ae:	4975      	ldr	r1, [pc, #468]	; (8007284 <bluetooth_rx_change_kx+0x314>)
 80070b0:	6878      	ldr	r0, [r7, #4]
 80070b2:	f000 fefd 	bl	8007eb0 <strtok>
 80070b6:	61f8      	str	r0, [r7, #28]
				token = strtok(NULL, ",");															//zz
 80070b8:	4973      	ldr	r1, [pc, #460]	; (8007288 <bluetooth_rx_change_kx+0x318>)
 80070ba:	2000      	movs	r0, #0
 80070bc:	f000 fef8 	bl	8007eb0 <strtok>
 80070c0:	61f8      	str	r0, [r7, #28]
				kx[2] = ((Char2Num(token) * 10) + Char2Num(token + 1)) / (float)10000;
 80070c2:	69f8      	ldr	r0, [r7, #28]
 80070c4:	f000 f9be 	bl	8007444 <Char2Num>
 80070c8:	4603      	mov	r3, r0
 80070ca:	461a      	mov	r2, r3
 80070cc:	4613      	mov	r3, r2
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	4413      	add	r3, r2
 80070d2:	005b      	lsls	r3, r3, #1
 80070d4:	461c      	mov	r4, r3
 80070d6:	69fb      	ldr	r3, [r7, #28]
 80070d8:	3301      	adds	r3, #1
 80070da:	4618      	mov	r0, r3
 80070dc:	f000 f9b2 	bl	8007444 <Char2Num>
 80070e0:	4603      	mov	r3, r0
 80070e2:	4423      	add	r3, r4
 80070e4:	4618      	mov	r0, r3
 80070e6:	f7f9 fda9 	bl	8000c3c <__aeabi_i2f>
 80070ea:	4603      	mov	r3, r0
 80070ec:	4967      	ldr	r1, [pc, #412]	; (800728c <bluetooth_rx_change_kx+0x31c>)
 80070ee:	4618      	mov	r0, r3
 80070f0:	f7f9 feac 	bl	8000e4c <__aeabi_fdiv>
 80070f4:	4603      	mov	r3, r0
 80070f6:	461a      	mov	r2, r3
 80070f8:	4b65      	ldr	r3, [pc, #404]	; (8007290 <bluetooth_rx_change_kx+0x320>)
 80070fa:	609a      	str	r2, [r3, #8]
//				sprintf(string_feedback,"\nKd=%1.4f\n", kx[3]);
//				kx[2] = ((Char2Num(token) * 10) + Char2Num(token + 1));
				sprintf(string_feedback,"\nKd=%03d\n", kx[3]);
 80070fc:	4b64      	ldr	r3, [pc, #400]	; (8007290 <bluetooth_rx_change_kx+0x320>)
 80070fe:	68db      	ldr	r3, [r3, #12]
 8007100:	4618      	mov	r0, r3
 8007102:	f7f9 f991 	bl	8000428 <__aeabi_f2d>
 8007106:	4602      	mov	r2, r0
 8007108:	460b      	mov	r3, r1
 800710a:	f107 000c 	add.w	r0, r7, #12
 800710e:	4966      	ldr	r1, [pc, #408]	; (80072a8 <bluetooth_rx_change_kx+0x338>)
 8007110:	f000 fe98 	bl	8007e44 <siprintf>
				HAL_UART_Transmit(&Lib_uart, (uint8_t *)string_feedback, sizeof(string_feedback) - 1, 1000);
 8007114:	f107 010c 	add.w	r1, r7, #12
 8007118:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800711c:	220c      	movs	r2, #12
 800711e:	485e      	ldr	r0, [pc, #376]	; (8007298 <bluetooth_rx_change_kx+0x328>)
 8007120:	f7fd feec 	bl	8004efc <HAL_UART_Transmit>
			}
		/*Set full speed*/
			if(strstr((char*)rxBuffer, confirmMaxSpeedRight) != NULL)
 8007124:	4b61      	ldr	r3, [pc, #388]	; (80072ac <bluetooth_rx_change_kx+0x33c>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4619      	mov	r1, r3
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 feaa 	bl	8007e84 <strstr>
 8007130:	4603      	mov	r3, r0
 8007132:	2b00      	cmp	r3, #0
 8007134:	d02d      	beq.n	8007192 <bluetooth_rx_change_kx+0x222>
			{
				token = strtok((char*)rxBuffer, ":");
 8007136:	4953      	ldr	r1, [pc, #332]	; (8007284 <bluetooth_rx_change_kx+0x314>)
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 feb9 	bl	8007eb0 <strtok>
 800713e:	61f8      	str	r0, [r7, #28]
				token = strtok(NULL, ",");
 8007140:	4951      	ldr	r1, [pc, #324]	; (8007288 <bluetooth_rx_change_kx+0x318>)
 8007142:	2000      	movs	r0, #0
 8007144:	f000 feb4 	bl	8007eb0 <strtok>
 8007148:	61f8      	str	r0, [r7, #28]
				maxspeedr = (Char2Num(token) * 10) + Char2Num(token + 1);
 800714a:	69f8      	ldr	r0, [r7, #28]
 800714c:	f000 f97a 	bl	8007444 <Char2Num>
 8007150:	4603      	mov	r3, r0
 8007152:	461a      	mov	r2, r3
 8007154:	0092      	lsls	r2, r2, #2
 8007156:	4413      	add	r3, r2
 8007158:	005b      	lsls	r3, r3, #1
 800715a:	b2dc      	uxtb	r4, r3
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	3301      	adds	r3, #1
 8007160:	4618      	mov	r0, r3
 8007162:	f000 f96f 	bl	8007444 <Char2Num>
 8007166:	4603      	mov	r3, r0
 8007168:	4423      	add	r3, r4
 800716a:	b2da      	uxtb	r2, r3
 800716c:	4b50      	ldr	r3, [pc, #320]	; (80072b0 <bluetooth_rx_change_kx+0x340>)
 800716e:	701a      	strb	r2, [r3, #0]
				sprintf(string_feedback,"\nMSR=%03d\n", maxspeedl);
 8007170:	4b50      	ldr	r3, [pc, #320]	; (80072b4 <bluetooth_rx_change_kx+0x344>)
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	461a      	mov	r2, r3
 8007176:	f107 030c 	add.w	r3, r7, #12
 800717a:	494f      	ldr	r1, [pc, #316]	; (80072b8 <bluetooth_rx_change_kx+0x348>)
 800717c:	4618      	mov	r0, r3
 800717e:	f000 fe61 	bl	8007e44 <siprintf>
				HAL_UART_Transmit(&Lib_uart, (uint8_t *)string_feedback, sizeof(string_feedback)-4, 1000);
 8007182:	f107 010c 	add.w	r1, r7, #12
 8007186:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800718a:	2209      	movs	r2, #9
 800718c:	4842      	ldr	r0, [pc, #264]	; (8007298 <bluetooth_rx_change_kx+0x328>)
 800718e:	f7fd feb5 	bl	8004efc <HAL_UART_Transmit>
			}
			if(strstr((char*)rxBuffer, confirmMaxSpeedLeft) != NULL)
 8007192:	4b4a      	ldr	r3, [pc, #296]	; (80072bc <bluetooth_rx_change_kx+0x34c>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4619      	mov	r1, r3
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f000 fe73 	bl	8007e84 <strstr>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d02d      	beq.n	8007200 <bluetooth_rx_change_kx+0x290>
			{
				token = strtok((char*)rxBuffer, ":");
 80071a4:	4937      	ldr	r1, [pc, #220]	; (8007284 <bluetooth_rx_change_kx+0x314>)
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fe82 	bl	8007eb0 <strtok>
 80071ac:	61f8      	str	r0, [r7, #28]
				token = strtok(NULL, ",");
 80071ae:	4936      	ldr	r1, [pc, #216]	; (8007288 <bluetooth_rx_change_kx+0x318>)
 80071b0:	2000      	movs	r0, #0
 80071b2:	f000 fe7d 	bl	8007eb0 <strtok>
 80071b6:	61f8      	str	r0, [r7, #28]
				maxspeedl = (Char2Num(token) * 10) + Char2Num(token + 1);
 80071b8:	69f8      	ldr	r0, [r7, #28]
 80071ba:	f000 f943 	bl	8007444 <Char2Num>
 80071be:	4603      	mov	r3, r0
 80071c0:	461a      	mov	r2, r3
 80071c2:	0092      	lsls	r2, r2, #2
 80071c4:	4413      	add	r3, r2
 80071c6:	005b      	lsls	r3, r3, #1
 80071c8:	b2dc      	uxtb	r4, r3
 80071ca:	69fb      	ldr	r3, [r7, #28]
 80071cc:	3301      	adds	r3, #1
 80071ce:	4618      	mov	r0, r3
 80071d0:	f000 f938 	bl	8007444 <Char2Num>
 80071d4:	4603      	mov	r3, r0
 80071d6:	4423      	add	r3, r4
 80071d8:	b2da      	uxtb	r2, r3
 80071da:	4b36      	ldr	r3, [pc, #216]	; (80072b4 <bluetooth_rx_change_kx+0x344>)
 80071dc:	701a      	strb	r2, [r3, #0]
				sprintf(string_feedback,"\nMSL=%03d\n", maxspeedl);
 80071de:	4b35      	ldr	r3, [pc, #212]	; (80072b4 <bluetooth_rx_change_kx+0x344>)
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	461a      	mov	r2, r3
 80071e4:	f107 030c 	add.w	r3, r7, #12
 80071e8:	4935      	ldr	r1, [pc, #212]	; (80072c0 <bluetooth_rx_change_kx+0x350>)
 80071ea:	4618      	mov	r0, r3
 80071ec:	f000 fe2a 	bl	8007e44 <siprintf>
				HAL_UART_Transmit(&Lib_uart, (uint8_t *)string_feedback, sizeof(string_feedback)-4, 1000);
 80071f0:	f107 010c 	add.w	r1, r7, #12
 80071f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80071f8:	2209      	movs	r2, #9
 80071fa:	4827      	ldr	r0, [pc, #156]	; (8007298 <bluetooth_rx_change_kx+0x328>)
 80071fc:	f7fd fe7e 	bl	8004efc <HAL_UART_Transmit>
			}
		/*Set base speed*/
			if(strstr((char*)rxBuffer, confirmBaseSpeedR) != NULL)
 8007200:	4b30      	ldr	r3, [pc, #192]	; (80072c4 <bluetooth_rx_change_kx+0x354>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4619      	mov	r1, r3
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 fe3c 	bl	8007e84 <strstr>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d02d      	beq.n	800726e <bluetooth_rx_change_kx+0x2fe>
			{
				token = strtok((char*)rxBuffer, ":");
 8007212:	491c      	ldr	r1, [pc, #112]	; (8007284 <bluetooth_rx_change_kx+0x314>)
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 fe4b 	bl	8007eb0 <strtok>
 800721a:	61f8      	str	r0, [r7, #28]
				token = strtok(NULL, ",");
 800721c:	491a      	ldr	r1, [pc, #104]	; (8007288 <bluetooth_rx_change_kx+0x318>)
 800721e:	2000      	movs	r0, #0
 8007220:	f000 fe46 	bl	8007eb0 <strtok>
 8007224:	61f8      	str	r0, [r7, #28]
				basespeedr = (Char2Num(token) * 10) + Char2Num(token + 1);
 8007226:	69f8      	ldr	r0, [r7, #28]
 8007228:	f000 f90c 	bl	8007444 <Char2Num>
 800722c:	4603      	mov	r3, r0
 800722e:	461a      	mov	r2, r3
 8007230:	0092      	lsls	r2, r2, #2
 8007232:	4413      	add	r3, r2
 8007234:	005b      	lsls	r3, r3, #1
 8007236:	b2dc      	uxtb	r4, r3
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	3301      	adds	r3, #1
 800723c:	4618      	mov	r0, r3
 800723e:	f000 f901 	bl	8007444 <Char2Num>
 8007242:	4603      	mov	r3, r0
 8007244:	4423      	add	r3, r4
 8007246:	b2da      	uxtb	r2, r3
 8007248:	4b1f      	ldr	r3, [pc, #124]	; (80072c8 <bluetooth_rx_change_kx+0x358>)
 800724a:	701a      	strb	r2, [r3, #0]
				sprintf(string_feedback,"\nBSR=%03d", basespeedr);
 800724c:	4b1e      	ldr	r3, [pc, #120]	; (80072c8 <bluetooth_rx_change_kx+0x358>)
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	461a      	mov	r2, r3
 8007252:	f107 030c 	add.w	r3, r7, #12
 8007256:	491d      	ldr	r1, [pc, #116]	; (80072cc <bluetooth_rx_change_kx+0x35c>)
 8007258:	4618      	mov	r0, r3
 800725a:	f000 fdf3 	bl	8007e44 <siprintf>
				HAL_UART_Transmit(&Lib_uart, (uint8_t *)string_feedback, sizeof(string_feedback)-4, 1000);
 800725e:	f107 010c 	add.w	r1, r7, #12
 8007262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007266:	2209      	movs	r2, #9
 8007268:	480b      	ldr	r0, [pc, #44]	; (8007298 <bluetooth_rx_change_kx+0x328>)
 800726a:	f7fd fe47 	bl	8004efc <HAL_UART_Transmit>
			}
			if(strstr((char*)rxBuffer, confirmBaseSpeedL) != NULL)
 800726e:	4b18      	ldr	r3, [pc, #96]	; (80072d0 <bluetooth_rx_change_kx+0x360>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4619      	mov	r1, r3
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 fe05 	bl	8007e84 <strstr>
 800727a:	4603      	mov	r3, r0
 800727c:	e02a      	b.n	80072d4 <bluetooth_rx_change_kx+0x364>
 800727e:	bf00      	nop
 8007280:	20000050 	.word	0x20000050
 8007284:	0800a51c 	.word	0x0800a51c
 8007288:	0800a520 	.word	0x0800a520
 800728c:	461c4000 	.word	0x461c4000
 8007290:	20000030 	.word	0x20000030
 8007294:	0800a524 	.word	0x0800a524
 8007298:	200004b4 	.word	0x200004b4
 800729c:	20000054 	.word	0x20000054
 80072a0:	0800a530 	.word	0x0800a530
 80072a4:	20000058 	.word	0x20000058
 80072a8:	0800a53c 	.word	0x0800a53c
 80072ac:	20000068 	.word	0x20000068
 80072b0:	2000002b 	.word	0x2000002b
 80072b4:	2000002c 	.word	0x2000002c
 80072b8:	0800a548 	.word	0x0800a548
 80072bc:	2000006c 	.word	0x2000006c
 80072c0:	0800a554 	.word	0x0800a554
 80072c4:	20000060 	.word	0x20000060
 80072c8:	20000029 	.word	0x20000029
 80072cc:	0800a560 	.word	0x0800a560
 80072d0:	20000064 	.word	0x20000064
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d02d      	beq.n	8007334 <bluetooth_rx_change_kx+0x3c4>
			{
				token = strtok((char*)rxBuffer, ":");
 80072d8:	494f      	ldr	r1, [pc, #316]	; (8007418 <bluetooth_rx_change_kx+0x4a8>)
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f000 fde8 	bl	8007eb0 <strtok>
 80072e0:	61f8      	str	r0, [r7, #28]
				token = strtok(NULL, ",");
 80072e2:	494e      	ldr	r1, [pc, #312]	; (800741c <bluetooth_rx_change_kx+0x4ac>)
 80072e4:	2000      	movs	r0, #0
 80072e6:	f000 fde3 	bl	8007eb0 <strtok>
 80072ea:	61f8      	str	r0, [r7, #28]
				basespeedl = (Char2Num(token) * 10) + Char2Num(token + 1);
 80072ec:	69f8      	ldr	r0, [r7, #28]
 80072ee:	f000 f8a9 	bl	8007444 <Char2Num>
 80072f2:	4603      	mov	r3, r0
 80072f4:	461a      	mov	r2, r3
 80072f6:	0092      	lsls	r2, r2, #2
 80072f8:	4413      	add	r3, r2
 80072fa:	005b      	lsls	r3, r3, #1
 80072fc:	b2dc      	uxtb	r4, r3
 80072fe:	69fb      	ldr	r3, [r7, #28]
 8007300:	3301      	adds	r3, #1
 8007302:	4618      	mov	r0, r3
 8007304:	f000 f89e 	bl	8007444 <Char2Num>
 8007308:	4603      	mov	r3, r0
 800730a:	4423      	add	r3, r4
 800730c:	b2da      	uxtb	r2, r3
 800730e:	4b44      	ldr	r3, [pc, #272]	; (8007420 <bluetooth_rx_change_kx+0x4b0>)
 8007310:	701a      	strb	r2, [r3, #0]
				sprintf(string_feedback,"\nBSR=%03d", basespeedl);
 8007312:	4b43      	ldr	r3, [pc, #268]	; (8007420 <bluetooth_rx_change_kx+0x4b0>)
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	461a      	mov	r2, r3
 8007318:	f107 030c 	add.w	r3, r7, #12
 800731c:	4941      	ldr	r1, [pc, #260]	; (8007424 <bluetooth_rx_change_kx+0x4b4>)
 800731e:	4618      	mov	r0, r3
 8007320:	f000 fd90 	bl	8007e44 <siprintf>
				HAL_UART_Transmit(&Lib_uart, (uint8_t *)string_feedback, sizeof(string_feedback)-4, 1000);
 8007324:	f107 010c 	add.w	r1, r7, #12
 8007328:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800732c:	2209      	movs	r2, #9
 800732e:	483e      	ldr	r0, [pc, #248]	; (8007428 <bluetooth_rx_change_kx+0x4b8>)
 8007330:	f7fd fde4 	bl	8004efc <HAL_UART_Transmit>
			}
		/*Set quick speed Line*/
			if(strstr((char*)rxBuffer, confirm_motor_quick_right) != NULL)
 8007334:	4b3d      	ldr	r3, [pc, #244]	; (800742c <bluetooth_rx_change_kx+0x4bc>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4619      	mov	r1, r3
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f000 fda2 	bl	8007e84 <strstr>
 8007340:	4603      	mov	r3, r0
 8007342:	2b00      	cmp	r3, #0
 8007344:	d02d      	beq.n	80073a2 <bluetooth_rx_change_kx+0x432>
			{
				token = strtok((char*)rxBuffer, ":");
 8007346:	4934      	ldr	r1, [pc, #208]	; (8007418 <bluetooth_rx_change_kx+0x4a8>)
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f000 fdb1 	bl	8007eb0 <strtok>
 800734e:	61f8      	str	r0, [r7, #28]
				token = strtok(NULL, ",");
 8007350:	4932      	ldr	r1, [pc, #200]	; (800741c <bluetooth_rx_change_kx+0x4ac>)
 8007352:	2000      	movs	r0, #0
 8007354:	f000 fdac 	bl	8007eb0 <strtok>
 8007358:	61f8      	str	r0, [r7, #28]
				quick_speed_right = (Char2Num(token) * 10) + Char2Num(token + 1);
 800735a:	69f8      	ldr	r0, [r7, #28]
 800735c:	f000 f872 	bl	8007444 <Char2Num>
 8007360:	4603      	mov	r3, r0
 8007362:	461a      	mov	r2, r3
 8007364:	0092      	lsls	r2, r2, #2
 8007366:	4413      	add	r3, r2
 8007368:	005b      	lsls	r3, r3, #1
 800736a:	b2dc      	uxtb	r4, r3
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	3301      	adds	r3, #1
 8007370:	4618      	mov	r0, r3
 8007372:	f000 f867 	bl	8007444 <Char2Num>
 8007376:	4603      	mov	r3, r0
 8007378:	4423      	add	r3, r4
 800737a:	b2da      	uxtb	r2, r3
 800737c:	4b2c      	ldr	r3, [pc, #176]	; (8007430 <bluetooth_rx_change_kx+0x4c0>)
 800737e:	701a      	strb	r2, [r3, #0]
				sprintf(string_feedback,"\nQSR=%03d", quick_speed_right);
 8007380:	4b2b      	ldr	r3, [pc, #172]	; (8007430 <bluetooth_rx_change_kx+0x4c0>)
 8007382:	781b      	ldrb	r3, [r3, #0]
 8007384:	461a      	mov	r2, r3
 8007386:	f107 030c 	add.w	r3, r7, #12
 800738a:	492a      	ldr	r1, [pc, #168]	; (8007434 <bluetooth_rx_change_kx+0x4c4>)
 800738c:	4618      	mov	r0, r3
 800738e:	f000 fd59 	bl	8007e44 <siprintf>
				HAL_UART_Transmit(&Lib_uart, (uint8_t *)string_feedback, sizeof(string_feedback)-4, 1000);
 8007392:	f107 010c 	add.w	r1, r7, #12
 8007396:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800739a:	2209      	movs	r2, #9
 800739c:	4822      	ldr	r0, [pc, #136]	; (8007428 <bluetooth_rx_change_kx+0x4b8>)
 800739e:	f7fd fdad 	bl	8004efc <HAL_UART_Transmit>
			}
			if(strstr((char*)rxBuffer, confirm_motor_quick_left) != NULL)
 80073a2:	4b25      	ldr	r3, [pc, #148]	; (8007438 <bluetooth_rx_change_kx+0x4c8>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4619      	mov	r1, r3
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f000 fd6b 	bl	8007e84 <strstr>
 80073ae:	4603      	mov	r3, r0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d02d      	beq.n	8007410 <bluetooth_rx_change_kx+0x4a0>
			{
				token = strtok((char*)rxBuffer, ":");
 80073b4:	4918      	ldr	r1, [pc, #96]	; (8007418 <bluetooth_rx_change_kx+0x4a8>)
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 fd7a 	bl	8007eb0 <strtok>
 80073bc:	61f8      	str	r0, [r7, #28]
				token = strtok(NULL, ",");
 80073be:	4917      	ldr	r1, [pc, #92]	; (800741c <bluetooth_rx_change_kx+0x4ac>)
 80073c0:	2000      	movs	r0, #0
 80073c2:	f000 fd75 	bl	8007eb0 <strtok>
 80073c6:	61f8      	str	r0, [r7, #28]
				quick_speed_left = (Char2Num(token) * 10) + Char2Num(token + 1);
 80073c8:	69f8      	ldr	r0, [r7, #28]
 80073ca:	f000 f83b 	bl	8007444 <Char2Num>
 80073ce:	4603      	mov	r3, r0
 80073d0:	461a      	mov	r2, r3
 80073d2:	0092      	lsls	r2, r2, #2
 80073d4:	4413      	add	r3, r2
 80073d6:	005b      	lsls	r3, r3, #1
 80073d8:	b2dc      	uxtb	r4, r3
 80073da:	69fb      	ldr	r3, [r7, #28]
 80073dc:	3301      	adds	r3, #1
 80073de:	4618      	mov	r0, r3
 80073e0:	f000 f830 	bl	8007444 <Char2Num>
 80073e4:	4603      	mov	r3, r0
 80073e6:	4423      	add	r3, r4
 80073e8:	b2da      	uxtb	r2, r3
 80073ea:	4b14      	ldr	r3, [pc, #80]	; (800743c <bluetooth_rx_change_kx+0x4cc>)
 80073ec:	701a      	strb	r2, [r3, #0]
				sprintf(string_feedback,"\nQSL=%03d", quick_speed_left);
 80073ee:	4b13      	ldr	r3, [pc, #76]	; (800743c <bluetooth_rx_change_kx+0x4cc>)
 80073f0:	781b      	ldrb	r3, [r3, #0]
 80073f2:	461a      	mov	r2, r3
 80073f4:	f107 030c 	add.w	r3, r7, #12
 80073f8:	4911      	ldr	r1, [pc, #68]	; (8007440 <bluetooth_rx_change_kx+0x4d0>)
 80073fa:	4618      	mov	r0, r3
 80073fc:	f000 fd22 	bl	8007e44 <siprintf>
				HAL_UART_Transmit(&Lib_uart, (uint8_t *)string_feedback, sizeof(string_feedback)-4, 1000);
 8007400:	f107 010c 	add.w	r1, r7, #12
 8007404:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007408:	2209      	movs	r2, #9
 800740a:	4807      	ldr	r0, [pc, #28]	; (8007428 <bluetooth_rx_change_kx+0x4b8>)
 800740c:	f7fd fd76 	bl	8004efc <HAL_UART_Transmit>
			}
	}
 8007410:	bf00      	nop
 8007412:	3724      	adds	r7, #36	; 0x24
 8007414:	46bd      	mov	sp, r7
 8007416:	bd90      	pop	{r4, r7, pc}
 8007418:	0800a51c 	.word	0x0800a51c
 800741c:	0800a520 	.word	0x0800a520
 8007420:	2000002a 	.word	0x2000002a
 8007424:	0800a560 	.word	0x0800a560
 8007428:	200004b4 	.word	0x200004b4
 800742c:	20000070 	.word	0x20000070
 8007430:	2000002e 	.word	0x2000002e
 8007434:	0800a56c 	.word	0x0800a56c
 8007438:	20000074 	.word	0x20000074
 800743c:	2000002f 	.word	0x2000002f
 8007440:	0800a578 	.word	0x0800a578

08007444 <Char2Num>:
/*func support for "bluetooth_rx_change_kx"*/
	uint8_t Char2Num(char * var_char)
	{
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
		uint8_t var_num = *var_char - 48;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	3b30      	subs	r3, #48	; 0x30
 8007452:	73fb      	strb	r3, [r7, #15]
		return var_num;
 8007454:	7bfb      	ldrb	r3, [r7, #15]
	}
 8007456:	4618      	mov	r0, r3
 8007458:	3714      	adds	r7, #20
 800745a:	46bd      	mov	sp, r7
 800745c:	bc80      	pop	{r7}
 800745e:	4770      	bx	lr

08007460 <change_line_sensor_read>:
/**/
	void change_line_sensor_read(uint8_t *rxBuffer)
	{
 8007460:	b580      	push	{r7, lr}
 8007462:	b088      	sub	sp, #32
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
		char * token = NULL;
 8007468:	2300      	movs	r3, #0
 800746a:	61fb      	str	r3, [r7, #28]
		char string_feedback[15] = {0};
 800746c:	2300      	movs	r3, #0
 800746e:	60fb      	str	r3, [r7, #12]
 8007470:	f107 0310 	add.w	r3, r7, #16
 8007474:	2200      	movs	r2, #0
 8007476:	601a      	str	r2, [r3, #0]
 8007478:	605a      	str	r2, [r3, #4]
 800747a:	f8c3 2007 	str.w	r2, [r3, #7]
		if(strstr((char*)rxBuffer, changeLine) != NULL)
 800747e:	4b1b      	ldr	r3, [pc, #108]	; (80074ec <change_line_sensor_read+0x8c>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4619      	mov	r1, r3
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 fcfd 	bl	8007e84 <strstr>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d029      	beq.n	80074e4 <change_line_sensor_read+0x84>
		{
			token = strtok((char*)rxBuffer, ":");											//kp: xx, ki: yy, kd: zz
 8007490:	4917      	ldr	r1, [pc, #92]	; (80074f0 <change_line_sensor_read+0x90>)
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 fd0c 	bl	8007eb0 <strtok>
 8007498:	61f8      	str	r0, [r7, #28]
			token = strtok(NULL, ",");															//zz
 800749a:	4916      	ldr	r1, [pc, #88]	; (80074f4 <change_line_sensor_read+0x94>)
 800749c:	2000      	movs	r0, #0
 800749e:	f000 fd07 	bl	8007eb0 <strtok>
 80074a2:	61f8      	str	r0, [r7, #28]
			if(*token == 'W')
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	2b57      	cmp	r3, #87	; 0x57
 80074aa:	d103      	bne.n	80074b4 <change_line_sensor_read+0x54>
			{
				state_line_check = LINE_WHITE;
 80074ac:	4b12      	ldr	r3, [pc, #72]	; (80074f8 <change_line_sensor_read+0x98>)
 80074ae:	2200      	movs	r2, #0
 80074b0:	701a      	strb	r2, [r3, #0]
 80074b2:	e006      	b.n	80074c2 <change_line_sensor_read+0x62>
			}
			else if(*token == 'B')
 80074b4:	69fb      	ldr	r3, [r7, #28]
 80074b6:	781b      	ldrb	r3, [r3, #0]
 80074b8:	2b42      	cmp	r3, #66	; 0x42
 80074ba:	d102      	bne.n	80074c2 <change_line_sensor_read+0x62>
			{
				state_line_check = LINE_BLACK;
 80074bc:	4b0e      	ldr	r3, [pc, #56]	; (80074f8 <change_line_sensor_read+0x98>)
 80074be:	2201      	movs	r2, #1
 80074c0:	701a      	strb	r2, [r3, #0]
			}
			sprintf(string_feedback,"\nLINE=%c", state_line_check);
 80074c2:	4b0d      	ldr	r3, [pc, #52]	; (80074f8 <change_line_sensor_read+0x98>)
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	461a      	mov	r2, r3
 80074c8:	f107 030c 	add.w	r3, r7, #12
 80074cc:	490b      	ldr	r1, [pc, #44]	; (80074fc <change_line_sensor_read+0x9c>)
 80074ce:	4618      	mov	r0, r3
 80074d0:	f000 fcb8 	bl	8007e44 <siprintf>
			HAL_UART_Transmit(&Lib_uart, (uint8_t *)string_feedback, 7, 1000);
 80074d4:	f107 010c 	add.w	r1, r7, #12
 80074d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80074dc:	2207      	movs	r2, #7
 80074de:	4808      	ldr	r0, [pc, #32]	; (8007500 <change_line_sensor_read+0xa0>)
 80074e0:	f7fd fd0c 	bl	8004efc <HAL_UART_Transmit>
		}
	}
 80074e4:	bf00      	nop
 80074e6:	3720      	adds	r7, #32
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}
 80074ec:	2000005c 	.word	0x2000005c
 80074f0:	0800a51c 	.word	0x0800a51c
 80074f4:	0800a520 	.word	0x0800a520
 80074f8:	20000470 	.word	0x20000470
 80074fc:	0800a584 	.word	0x0800a584
 8007500:	200004b4 	.word	0x200004b4

08007504 <__errno>:
 8007504:	4b01      	ldr	r3, [pc, #4]	; (800750c <__errno+0x8>)
 8007506:	6818      	ldr	r0, [r3, #0]
 8007508:	4770      	bx	lr
 800750a:	bf00      	nop
 800750c:	2000007c 	.word	0x2000007c

08007510 <__libc_init_array>:
 8007510:	b570      	push	{r4, r5, r6, lr}
 8007512:	2600      	movs	r6, #0
 8007514:	4d0c      	ldr	r5, [pc, #48]	; (8007548 <__libc_init_array+0x38>)
 8007516:	4c0d      	ldr	r4, [pc, #52]	; (800754c <__libc_init_array+0x3c>)
 8007518:	1b64      	subs	r4, r4, r5
 800751a:	10a4      	asrs	r4, r4, #2
 800751c:	42a6      	cmp	r6, r4
 800751e:	d109      	bne.n	8007534 <__libc_init_array+0x24>
 8007520:	f002 ff6e 	bl	800a400 <_init>
 8007524:	2600      	movs	r6, #0
 8007526:	4d0a      	ldr	r5, [pc, #40]	; (8007550 <__libc_init_array+0x40>)
 8007528:	4c0a      	ldr	r4, [pc, #40]	; (8007554 <__libc_init_array+0x44>)
 800752a:	1b64      	subs	r4, r4, r5
 800752c:	10a4      	asrs	r4, r4, #2
 800752e:	42a6      	cmp	r6, r4
 8007530:	d105      	bne.n	800753e <__libc_init_array+0x2e>
 8007532:	bd70      	pop	{r4, r5, r6, pc}
 8007534:	f855 3b04 	ldr.w	r3, [r5], #4
 8007538:	4798      	blx	r3
 800753a:	3601      	adds	r6, #1
 800753c:	e7ee      	b.n	800751c <__libc_init_array+0xc>
 800753e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007542:	4798      	blx	r3
 8007544:	3601      	adds	r6, #1
 8007546:	e7f2      	b.n	800752e <__libc_init_array+0x1e>
 8007548:	0800aa0c 	.word	0x0800aa0c
 800754c:	0800aa0c 	.word	0x0800aa0c
 8007550:	0800aa0c 	.word	0x0800aa0c
 8007554:	0800aa10 	.word	0x0800aa10

08007558 <memcpy>:
 8007558:	440a      	add	r2, r1
 800755a:	4291      	cmp	r1, r2
 800755c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007560:	d100      	bne.n	8007564 <memcpy+0xc>
 8007562:	4770      	bx	lr
 8007564:	b510      	push	{r4, lr}
 8007566:	f811 4b01 	ldrb.w	r4, [r1], #1
 800756a:	4291      	cmp	r1, r2
 800756c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007570:	d1f9      	bne.n	8007566 <memcpy+0xe>
 8007572:	bd10      	pop	{r4, pc}

08007574 <memset>:
 8007574:	4603      	mov	r3, r0
 8007576:	4402      	add	r2, r0
 8007578:	4293      	cmp	r3, r2
 800757a:	d100      	bne.n	800757e <memset+0xa>
 800757c:	4770      	bx	lr
 800757e:	f803 1b01 	strb.w	r1, [r3], #1
 8007582:	e7f9      	b.n	8007578 <memset+0x4>

08007584 <__cvt>:
 8007584:	2b00      	cmp	r3, #0
 8007586:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800758a:	461f      	mov	r7, r3
 800758c:	bfbb      	ittet	lt
 800758e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8007592:	461f      	movlt	r7, r3
 8007594:	2300      	movge	r3, #0
 8007596:	232d      	movlt	r3, #45	; 0x2d
 8007598:	b088      	sub	sp, #32
 800759a:	4614      	mov	r4, r2
 800759c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800759e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80075a0:	7013      	strb	r3, [r2, #0]
 80075a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80075a4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80075a8:	f023 0820 	bic.w	r8, r3, #32
 80075ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80075b0:	d005      	beq.n	80075be <__cvt+0x3a>
 80075b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80075b6:	d100      	bne.n	80075ba <__cvt+0x36>
 80075b8:	3501      	adds	r5, #1
 80075ba:	2302      	movs	r3, #2
 80075bc:	e000      	b.n	80075c0 <__cvt+0x3c>
 80075be:	2303      	movs	r3, #3
 80075c0:	aa07      	add	r2, sp, #28
 80075c2:	9204      	str	r2, [sp, #16]
 80075c4:	aa06      	add	r2, sp, #24
 80075c6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80075ca:	e9cd 3500 	strd	r3, r5, [sp]
 80075ce:	4622      	mov	r2, r4
 80075d0:	463b      	mov	r3, r7
 80075d2:	f000 fd75 	bl	80080c0 <_dtoa_r>
 80075d6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80075da:	4606      	mov	r6, r0
 80075dc:	d102      	bne.n	80075e4 <__cvt+0x60>
 80075de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075e0:	07db      	lsls	r3, r3, #31
 80075e2:	d522      	bpl.n	800762a <__cvt+0xa6>
 80075e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80075e8:	eb06 0905 	add.w	r9, r6, r5
 80075ec:	d110      	bne.n	8007610 <__cvt+0x8c>
 80075ee:	7833      	ldrb	r3, [r6, #0]
 80075f0:	2b30      	cmp	r3, #48	; 0x30
 80075f2:	d10a      	bne.n	800760a <__cvt+0x86>
 80075f4:	2200      	movs	r2, #0
 80075f6:	2300      	movs	r3, #0
 80075f8:	4620      	mov	r0, r4
 80075fa:	4639      	mov	r1, r7
 80075fc:	f7f9 f9d4 	bl	80009a8 <__aeabi_dcmpeq>
 8007600:	b918      	cbnz	r0, 800760a <__cvt+0x86>
 8007602:	f1c5 0501 	rsb	r5, r5, #1
 8007606:	f8ca 5000 	str.w	r5, [sl]
 800760a:	f8da 3000 	ldr.w	r3, [sl]
 800760e:	4499      	add	r9, r3
 8007610:	2200      	movs	r2, #0
 8007612:	2300      	movs	r3, #0
 8007614:	4620      	mov	r0, r4
 8007616:	4639      	mov	r1, r7
 8007618:	f7f9 f9c6 	bl	80009a8 <__aeabi_dcmpeq>
 800761c:	b108      	cbz	r0, 8007622 <__cvt+0x9e>
 800761e:	f8cd 901c 	str.w	r9, [sp, #28]
 8007622:	2230      	movs	r2, #48	; 0x30
 8007624:	9b07      	ldr	r3, [sp, #28]
 8007626:	454b      	cmp	r3, r9
 8007628:	d307      	bcc.n	800763a <__cvt+0xb6>
 800762a:	4630      	mov	r0, r6
 800762c:	9b07      	ldr	r3, [sp, #28]
 800762e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007630:	1b9b      	subs	r3, r3, r6
 8007632:	6013      	str	r3, [r2, #0]
 8007634:	b008      	add	sp, #32
 8007636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800763a:	1c59      	adds	r1, r3, #1
 800763c:	9107      	str	r1, [sp, #28]
 800763e:	701a      	strb	r2, [r3, #0]
 8007640:	e7f0      	b.n	8007624 <__cvt+0xa0>

08007642 <__exponent>:
 8007642:	4603      	mov	r3, r0
 8007644:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007646:	2900      	cmp	r1, #0
 8007648:	f803 2b02 	strb.w	r2, [r3], #2
 800764c:	bfb6      	itet	lt
 800764e:	222d      	movlt	r2, #45	; 0x2d
 8007650:	222b      	movge	r2, #43	; 0x2b
 8007652:	4249      	neglt	r1, r1
 8007654:	2909      	cmp	r1, #9
 8007656:	7042      	strb	r2, [r0, #1]
 8007658:	dd2b      	ble.n	80076b2 <__exponent+0x70>
 800765a:	f10d 0407 	add.w	r4, sp, #7
 800765e:	46a4      	mov	ip, r4
 8007660:	270a      	movs	r7, #10
 8007662:	fb91 f6f7 	sdiv	r6, r1, r7
 8007666:	460a      	mov	r2, r1
 8007668:	46a6      	mov	lr, r4
 800766a:	fb07 1516 	mls	r5, r7, r6, r1
 800766e:	2a63      	cmp	r2, #99	; 0x63
 8007670:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8007674:	4631      	mov	r1, r6
 8007676:	f104 34ff 	add.w	r4, r4, #4294967295
 800767a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800767e:	dcf0      	bgt.n	8007662 <__exponent+0x20>
 8007680:	3130      	adds	r1, #48	; 0x30
 8007682:	f1ae 0502 	sub.w	r5, lr, #2
 8007686:	f804 1c01 	strb.w	r1, [r4, #-1]
 800768a:	4629      	mov	r1, r5
 800768c:	1c44      	adds	r4, r0, #1
 800768e:	4561      	cmp	r1, ip
 8007690:	d30a      	bcc.n	80076a8 <__exponent+0x66>
 8007692:	f10d 0209 	add.w	r2, sp, #9
 8007696:	eba2 020e 	sub.w	r2, r2, lr
 800769a:	4565      	cmp	r5, ip
 800769c:	bf88      	it	hi
 800769e:	2200      	movhi	r2, #0
 80076a0:	4413      	add	r3, r2
 80076a2:	1a18      	subs	r0, r3, r0
 80076a4:	b003      	add	sp, #12
 80076a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076a8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076ac:	f804 2f01 	strb.w	r2, [r4, #1]!
 80076b0:	e7ed      	b.n	800768e <__exponent+0x4c>
 80076b2:	2330      	movs	r3, #48	; 0x30
 80076b4:	3130      	adds	r1, #48	; 0x30
 80076b6:	7083      	strb	r3, [r0, #2]
 80076b8:	70c1      	strb	r1, [r0, #3]
 80076ba:	1d03      	adds	r3, r0, #4
 80076bc:	e7f1      	b.n	80076a2 <__exponent+0x60>
	...

080076c0 <_printf_float>:
 80076c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076c4:	b091      	sub	sp, #68	; 0x44
 80076c6:	460c      	mov	r4, r1
 80076c8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80076cc:	4616      	mov	r6, r2
 80076ce:	461f      	mov	r7, r3
 80076d0:	4605      	mov	r5, r0
 80076d2:	f001 faf5 	bl	8008cc0 <_localeconv_r>
 80076d6:	6803      	ldr	r3, [r0, #0]
 80076d8:	4618      	mov	r0, r3
 80076da:	9309      	str	r3, [sp, #36]	; 0x24
 80076dc:	f7f8 fd38 	bl	8000150 <strlen>
 80076e0:	2300      	movs	r3, #0
 80076e2:	930e      	str	r3, [sp, #56]	; 0x38
 80076e4:	f8d8 3000 	ldr.w	r3, [r8]
 80076e8:	900a      	str	r0, [sp, #40]	; 0x28
 80076ea:	3307      	adds	r3, #7
 80076ec:	f023 0307 	bic.w	r3, r3, #7
 80076f0:	f103 0208 	add.w	r2, r3, #8
 80076f4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80076f8:	f8d4 b000 	ldr.w	fp, [r4]
 80076fc:	f8c8 2000 	str.w	r2, [r8]
 8007700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007704:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007708:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800770c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8007710:	930b      	str	r3, [sp, #44]	; 0x2c
 8007712:	f04f 32ff 	mov.w	r2, #4294967295
 8007716:	4640      	mov	r0, r8
 8007718:	4b9c      	ldr	r3, [pc, #624]	; (800798c <_printf_float+0x2cc>)
 800771a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800771c:	f7f9 f976 	bl	8000a0c <__aeabi_dcmpun>
 8007720:	bb70      	cbnz	r0, 8007780 <_printf_float+0xc0>
 8007722:	f04f 32ff 	mov.w	r2, #4294967295
 8007726:	4640      	mov	r0, r8
 8007728:	4b98      	ldr	r3, [pc, #608]	; (800798c <_printf_float+0x2cc>)
 800772a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800772c:	f7f9 f950 	bl	80009d0 <__aeabi_dcmple>
 8007730:	bb30      	cbnz	r0, 8007780 <_printf_float+0xc0>
 8007732:	2200      	movs	r2, #0
 8007734:	2300      	movs	r3, #0
 8007736:	4640      	mov	r0, r8
 8007738:	4651      	mov	r1, sl
 800773a:	f7f9 f93f 	bl	80009bc <__aeabi_dcmplt>
 800773e:	b110      	cbz	r0, 8007746 <_printf_float+0x86>
 8007740:	232d      	movs	r3, #45	; 0x2d
 8007742:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007746:	4b92      	ldr	r3, [pc, #584]	; (8007990 <_printf_float+0x2d0>)
 8007748:	4892      	ldr	r0, [pc, #584]	; (8007994 <_printf_float+0x2d4>)
 800774a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800774e:	bf94      	ite	ls
 8007750:	4698      	movls	r8, r3
 8007752:	4680      	movhi	r8, r0
 8007754:	2303      	movs	r3, #3
 8007756:	f04f 0a00 	mov.w	sl, #0
 800775a:	6123      	str	r3, [r4, #16]
 800775c:	f02b 0304 	bic.w	r3, fp, #4
 8007760:	6023      	str	r3, [r4, #0]
 8007762:	4633      	mov	r3, r6
 8007764:	4621      	mov	r1, r4
 8007766:	4628      	mov	r0, r5
 8007768:	9700      	str	r7, [sp, #0]
 800776a:	aa0f      	add	r2, sp, #60	; 0x3c
 800776c:	f000 f9d4 	bl	8007b18 <_printf_common>
 8007770:	3001      	adds	r0, #1
 8007772:	f040 8090 	bne.w	8007896 <_printf_float+0x1d6>
 8007776:	f04f 30ff 	mov.w	r0, #4294967295
 800777a:	b011      	add	sp, #68	; 0x44
 800777c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007780:	4642      	mov	r2, r8
 8007782:	4653      	mov	r3, sl
 8007784:	4640      	mov	r0, r8
 8007786:	4651      	mov	r1, sl
 8007788:	f7f9 f940 	bl	8000a0c <__aeabi_dcmpun>
 800778c:	b148      	cbz	r0, 80077a2 <_printf_float+0xe2>
 800778e:	f1ba 0f00 	cmp.w	sl, #0
 8007792:	bfb8      	it	lt
 8007794:	232d      	movlt	r3, #45	; 0x2d
 8007796:	4880      	ldr	r0, [pc, #512]	; (8007998 <_printf_float+0x2d8>)
 8007798:	bfb8      	it	lt
 800779a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800779e:	4b7f      	ldr	r3, [pc, #508]	; (800799c <_printf_float+0x2dc>)
 80077a0:	e7d3      	b.n	800774a <_printf_float+0x8a>
 80077a2:	6863      	ldr	r3, [r4, #4]
 80077a4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80077a8:	1c5a      	adds	r2, r3, #1
 80077aa:	d142      	bne.n	8007832 <_printf_float+0x172>
 80077ac:	2306      	movs	r3, #6
 80077ae:	6063      	str	r3, [r4, #4]
 80077b0:	2200      	movs	r2, #0
 80077b2:	9206      	str	r2, [sp, #24]
 80077b4:	aa0e      	add	r2, sp, #56	; 0x38
 80077b6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80077ba:	aa0d      	add	r2, sp, #52	; 0x34
 80077bc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80077c0:	9203      	str	r2, [sp, #12]
 80077c2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80077c6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80077ca:	6023      	str	r3, [r4, #0]
 80077cc:	6863      	ldr	r3, [r4, #4]
 80077ce:	4642      	mov	r2, r8
 80077d0:	9300      	str	r3, [sp, #0]
 80077d2:	4628      	mov	r0, r5
 80077d4:	4653      	mov	r3, sl
 80077d6:	910b      	str	r1, [sp, #44]	; 0x2c
 80077d8:	f7ff fed4 	bl	8007584 <__cvt>
 80077dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80077de:	4680      	mov	r8, r0
 80077e0:	2947      	cmp	r1, #71	; 0x47
 80077e2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80077e4:	d108      	bne.n	80077f8 <_printf_float+0x138>
 80077e6:	1cc8      	adds	r0, r1, #3
 80077e8:	db02      	blt.n	80077f0 <_printf_float+0x130>
 80077ea:	6863      	ldr	r3, [r4, #4]
 80077ec:	4299      	cmp	r1, r3
 80077ee:	dd40      	ble.n	8007872 <_printf_float+0x1b2>
 80077f0:	f1a9 0902 	sub.w	r9, r9, #2
 80077f4:	fa5f f989 	uxtb.w	r9, r9
 80077f8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80077fc:	d81f      	bhi.n	800783e <_printf_float+0x17e>
 80077fe:	464a      	mov	r2, r9
 8007800:	3901      	subs	r1, #1
 8007802:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007806:	910d      	str	r1, [sp, #52]	; 0x34
 8007808:	f7ff ff1b 	bl	8007642 <__exponent>
 800780c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800780e:	4682      	mov	sl, r0
 8007810:	1813      	adds	r3, r2, r0
 8007812:	2a01      	cmp	r2, #1
 8007814:	6123      	str	r3, [r4, #16]
 8007816:	dc02      	bgt.n	800781e <_printf_float+0x15e>
 8007818:	6822      	ldr	r2, [r4, #0]
 800781a:	07d2      	lsls	r2, r2, #31
 800781c:	d501      	bpl.n	8007822 <_printf_float+0x162>
 800781e:	3301      	adds	r3, #1
 8007820:	6123      	str	r3, [r4, #16]
 8007822:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8007826:	2b00      	cmp	r3, #0
 8007828:	d09b      	beq.n	8007762 <_printf_float+0xa2>
 800782a:	232d      	movs	r3, #45	; 0x2d
 800782c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007830:	e797      	b.n	8007762 <_printf_float+0xa2>
 8007832:	2947      	cmp	r1, #71	; 0x47
 8007834:	d1bc      	bne.n	80077b0 <_printf_float+0xf0>
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1ba      	bne.n	80077b0 <_printf_float+0xf0>
 800783a:	2301      	movs	r3, #1
 800783c:	e7b7      	b.n	80077ae <_printf_float+0xee>
 800783e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007842:	d118      	bne.n	8007876 <_printf_float+0x1b6>
 8007844:	2900      	cmp	r1, #0
 8007846:	6863      	ldr	r3, [r4, #4]
 8007848:	dd0b      	ble.n	8007862 <_printf_float+0x1a2>
 800784a:	6121      	str	r1, [r4, #16]
 800784c:	b913      	cbnz	r3, 8007854 <_printf_float+0x194>
 800784e:	6822      	ldr	r2, [r4, #0]
 8007850:	07d0      	lsls	r0, r2, #31
 8007852:	d502      	bpl.n	800785a <_printf_float+0x19a>
 8007854:	3301      	adds	r3, #1
 8007856:	440b      	add	r3, r1
 8007858:	6123      	str	r3, [r4, #16]
 800785a:	f04f 0a00 	mov.w	sl, #0
 800785e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007860:	e7df      	b.n	8007822 <_printf_float+0x162>
 8007862:	b913      	cbnz	r3, 800786a <_printf_float+0x1aa>
 8007864:	6822      	ldr	r2, [r4, #0]
 8007866:	07d2      	lsls	r2, r2, #31
 8007868:	d501      	bpl.n	800786e <_printf_float+0x1ae>
 800786a:	3302      	adds	r3, #2
 800786c:	e7f4      	b.n	8007858 <_printf_float+0x198>
 800786e:	2301      	movs	r3, #1
 8007870:	e7f2      	b.n	8007858 <_printf_float+0x198>
 8007872:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007876:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007878:	4299      	cmp	r1, r3
 800787a:	db05      	blt.n	8007888 <_printf_float+0x1c8>
 800787c:	6823      	ldr	r3, [r4, #0]
 800787e:	6121      	str	r1, [r4, #16]
 8007880:	07d8      	lsls	r0, r3, #31
 8007882:	d5ea      	bpl.n	800785a <_printf_float+0x19a>
 8007884:	1c4b      	adds	r3, r1, #1
 8007886:	e7e7      	b.n	8007858 <_printf_float+0x198>
 8007888:	2900      	cmp	r1, #0
 800788a:	bfcc      	ite	gt
 800788c:	2201      	movgt	r2, #1
 800788e:	f1c1 0202 	rsble	r2, r1, #2
 8007892:	4413      	add	r3, r2
 8007894:	e7e0      	b.n	8007858 <_printf_float+0x198>
 8007896:	6823      	ldr	r3, [r4, #0]
 8007898:	055a      	lsls	r2, r3, #21
 800789a:	d407      	bmi.n	80078ac <_printf_float+0x1ec>
 800789c:	6923      	ldr	r3, [r4, #16]
 800789e:	4642      	mov	r2, r8
 80078a0:	4631      	mov	r1, r6
 80078a2:	4628      	mov	r0, r5
 80078a4:	47b8      	blx	r7
 80078a6:	3001      	adds	r0, #1
 80078a8:	d12b      	bne.n	8007902 <_printf_float+0x242>
 80078aa:	e764      	b.n	8007776 <_printf_float+0xb6>
 80078ac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80078b0:	f240 80dd 	bls.w	8007a6e <_printf_float+0x3ae>
 80078b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80078b8:	2200      	movs	r2, #0
 80078ba:	2300      	movs	r3, #0
 80078bc:	f7f9 f874 	bl	80009a8 <__aeabi_dcmpeq>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	d033      	beq.n	800792c <_printf_float+0x26c>
 80078c4:	2301      	movs	r3, #1
 80078c6:	4631      	mov	r1, r6
 80078c8:	4628      	mov	r0, r5
 80078ca:	4a35      	ldr	r2, [pc, #212]	; (80079a0 <_printf_float+0x2e0>)
 80078cc:	47b8      	blx	r7
 80078ce:	3001      	adds	r0, #1
 80078d0:	f43f af51 	beq.w	8007776 <_printf_float+0xb6>
 80078d4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80078d8:	429a      	cmp	r2, r3
 80078da:	db02      	blt.n	80078e2 <_printf_float+0x222>
 80078dc:	6823      	ldr	r3, [r4, #0]
 80078de:	07d8      	lsls	r0, r3, #31
 80078e0:	d50f      	bpl.n	8007902 <_printf_float+0x242>
 80078e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078e6:	4631      	mov	r1, r6
 80078e8:	4628      	mov	r0, r5
 80078ea:	47b8      	blx	r7
 80078ec:	3001      	adds	r0, #1
 80078ee:	f43f af42 	beq.w	8007776 <_printf_float+0xb6>
 80078f2:	f04f 0800 	mov.w	r8, #0
 80078f6:	f104 091a 	add.w	r9, r4, #26
 80078fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078fc:	3b01      	subs	r3, #1
 80078fe:	4543      	cmp	r3, r8
 8007900:	dc09      	bgt.n	8007916 <_printf_float+0x256>
 8007902:	6823      	ldr	r3, [r4, #0]
 8007904:	079b      	lsls	r3, r3, #30
 8007906:	f100 8102 	bmi.w	8007b0e <_printf_float+0x44e>
 800790a:	68e0      	ldr	r0, [r4, #12]
 800790c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800790e:	4298      	cmp	r0, r3
 8007910:	bfb8      	it	lt
 8007912:	4618      	movlt	r0, r3
 8007914:	e731      	b.n	800777a <_printf_float+0xba>
 8007916:	2301      	movs	r3, #1
 8007918:	464a      	mov	r2, r9
 800791a:	4631      	mov	r1, r6
 800791c:	4628      	mov	r0, r5
 800791e:	47b8      	blx	r7
 8007920:	3001      	adds	r0, #1
 8007922:	f43f af28 	beq.w	8007776 <_printf_float+0xb6>
 8007926:	f108 0801 	add.w	r8, r8, #1
 800792a:	e7e6      	b.n	80078fa <_printf_float+0x23a>
 800792c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800792e:	2b00      	cmp	r3, #0
 8007930:	dc38      	bgt.n	80079a4 <_printf_float+0x2e4>
 8007932:	2301      	movs	r3, #1
 8007934:	4631      	mov	r1, r6
 8007936:	4628      	mov	r0, r5
 8007938:	4a19      	ldr	r2, [pc, #100]	; (80079a0 <_printf_float+0x2e0>)
 800793a:	47b8      	blx	r7
 800793c:	3001      	adds	r0, #1
 800793e:	f43f af1a 	beq.w	8007776 <_printf_float+0xb6>
 8007942:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007946:	4313      	orrs	r3, r2
 8007948:	d102      	bne.n	8007950 <_printf_float+0x290>
 800794a:	6823      	ldr	r3, [r4, #0]
 800794c:	07d9      	lsls	r1, r3, #31
 800794e:	d5d8      	bpl.n	8007902 <_printf_float+0x242>
 8007950:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007954:	4631      	mov	r1, r6
 8007956:	4628      	mov	r0, r5
 8007958:	47b8      	blx	r7
 800795a:	3001      	adds	r0, #1
 800795c:	f43f af0b 	beq.w	8007776 <_printf_float+0xb6>
 8007960:	f04f 0900 	mov.w	r9, #0
 8007964:	f104 0a1a 	add.w	sl, r4, #26
 8007968:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800796a:	425b      	negs	r3, r3
 800796c:	454b      	cmp	r3, r9
 800796e:	dc01      	bgt.n	8007974 <_printf_float+0x2b4>
 8007970:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007972:	e794      	b.n	800789e <_printf_float+0x1de>
 8007974:	2301      	movs	r3, #1
 8007976:	4652      	mov	r2, sl
 8007978:	4631      	mov	r1, r6
 800797a:	4628      	mov	r0, r5
 800797c:	47b8      	blx	r7
 800797e:	3001      	adds	r0, #1
 8007980:	f43f aef9 	beq.w	8007776 <_printf_float+0xb6>
 8007984:	f109 0901 	add.w	r9, r9, #1
 8007988:	e7ee      	b.n	8007968 <_printf_float+0x2a8>
 800798a:	bf00      	nop
 800798c:	7fefffff 	.word	0x7fefffff
 8007990:	0800a5d4 	.word	0x0800a5d4
 8007994:	0800a5d8 	.word	0x0800a5d8
 8007998:	0800a5e0 	.word	0x0800a5e0
 800799c:	0800a5dc 	.word	0x0800a5dc
 80079a0:	0800a5e4 	.word	0x0800a5e4
 80079a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80079a8:	429a      	cmp	r2, r3
 80079aa:	bfa8      	it	ge
 80079ac:	461a      	movge	r2, r3
 80079ae:	2a00      	cmp	r2, #0
 80079b0:	4691      	mov	r9, r2
 80079b2:	dc37      	bgt.n	8007a24 <_printf_float+0x364>
 80079b4:	f04f 0b00 	mov.w	fp, #0
 80079b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80079bc:	f104 021a 	add.w	r2, r4, #26
 80079c0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80079c4:	ebaa 0309 	sub.w	r3, sl, r9
 80079c8:	455b      	cmp	r3, fp
 80079ca:	dc33      	bgt.n	8007a34 <_printf_float+0x374>
 80079cc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80079d0:	429a      	cmp	r2, r3
 80079d2:	db3b      	blt.n	8007a4c <_printf_float+0x38c>
 80079d4:	6823      	ldr	r3, [r4, #0]
 80079d6:	07da      	lsls	r2, r3, #31
 80079d8:	d438      	bmi.n	8007a4c <_printf_float+0x38c>
 80079da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079dc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80079de:	eba3 020a 	sub.w	r2, r3, sl
 80079e2:	eba3 0901 	sub.w	r9, r3, r1
 80079e6:	4591      	cmp	r9, r2
 80079e8:	bfa8      	it	ge
 80079ea:	4691      	movge	r9, r2
 80079ec:	f1b9 0f00 	cmp.w	r9, #0
 80079f0:	dc34      	bgt.n	8007a5c <_printf_float+0x39c>
 80079f2:	f04f 0800 	mov.w	r8, #0
 80079f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80079fa:	f104 0a1a 	add.w	sl, r4, #26
 80079fe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007a02:	1a9b      	subs	r3, r3, r2
 8007a04:	eba3 0309 	sub.w	r3, r3, r9
 8007a08:	4543      	cmp	r3, r8
 8007a0a:	f77f af7a 	ble.w	8007902 <_printf_float+0x242>
 8007a0e:	2301      	movs	r3, #1
 8007a10:	4652      	mov	r2, sl
 8007a12:	4631      	mov	r1, r6
 8007a14:	4628      	mov	r0, r5
 8007a16:	47b8      	blx	r7
 8007a18:	3001      	adds	r0, #1
 8007a1a:	f43f aeac 	beq.w	8007776 <_printf_float+0xb6>
 8007a1e:	f108 0801 	add.w	r8, r8, #1
 8007a22:	e7ec      	b.n	80079fe <_printf_float+0x33e>
 8007a24:	4613      	mov	r3, r2
 8007a26:	4631      	mov	r1, r6
 8007a28:	4642      	mov	r2, r8
 8007a2a:	4628      	mov	r0, r5
 8007a2c:	47b8      	blx	r7
 8007a2e:	3001      	adds	r0, #1
 8007a30:	d1c0      	bne.n	80079b4 <_printf_float+0x2f4>
 8007a32:	e6a0      	b.n	8007776 <_printf_float+0xb6>
 8007a34:	2301      	movs	r3, #1
 8007a36:	4631      	mov	r1, r6
 8007a38:	4628      	mov	r0, r5
 8007a3a:	920b      	str	r2, [sp, #44]	; 0x2c
 8007a3c:	47b8      	blx	r7
 8007a3e:	3001      	adds	r0, #1
 8007a40:	f43f ae99 	beq.w	8007776 <_printf_float+0xb6>
 8007a44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a46:	f10b 0b01 	add.w	fp, fp, #1
 8007a4a:	e7b9      	b.n	80079c0 <_printf_float+0x300>
 8007a4c:	4631      	mov	r1, r6
 8007a4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a52:	4628      	mov	r0, r5
 8007a54:	47b8      	blx	r7
 8007a56:	3001      	adds	r0, #1
 8007a58:	d1bf      	bne.n	80079da <_printf_float+0x31a>
 8007a5a:	e68c      	b.n	8007776 <_printf_float+0xb6>
 8007a5c:	464b      	mov	r3, r9
 8007a5e:	4631      	mov	r1, r6
 8007a60:	4628      	mov	r0, r5
 8007a62:	eb08 020a 	add.w	r2, r8, sl
 8007a66:	47b8      	blx	r7
 8007a68:	3001      	adds	r0, #1
 8007a6a:	d1c2      	bne.n	80079f2 <_printf_float+0x332>
 8007a6c:	e683      	b.n	8007776 <_printf_float+0xb6>
 8007a6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a70:	2a01      	cmp	r2, #1
 8007a72:	dc01      	bgt.n	8007a78 <_printf_float+0x3b8>
 8007a74:	07db      	lsls	r3, r3, #31
 8007a76:	d537      	bpl.n	8007ae8 <_printf_float+0x428>
 8007a78:	2301      	movs	r3, #1
 8007a7a:	4642      	mov	r2, r8
 8007a7c:	4631      	mov	r1, r6
 8007a7e:	4628      	mov	r0, r5
 8007a80:	47b8      	blx	r7
 8007a82:	3001      	adds	r0, #1
 8007a84:	f43f ae77 	beq.w	8007776 <_printf_float+0xb6>
 8007a88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a8c:	4631      	mov	r1, r6
 8007a8e:	4628      	mov	r0, r5
 8007a90:	47b8      	blx	r7
 8007a92:	3001      	adds	r0, #1
 8007a94:	f43f ae6f 	beq.w	8007776 <_printf_float+0xb6>
 8007a98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	f7f8 ff82 	bl	80009a8 <__aeabi_dcmpeq>
 8007aa4:	b9d8      	cbnz	r0, 8007ade <_printf_float+0x41e>
 8007aa6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007aa8:	f108 0201 	add.w	r2, r8, #1
 8007aac:	3b01      	subs	r3, #1
 8007aae:	4631      	mov	r1, r6
 8007ab0:	4628      	mov	r0, r5
 8007ab2:	47b8      	blx	r7
 8007ab4:	3001      	adds	r0, #1
 8007ab6:	d10e      	bne.n	8007ad6 <_printf_float+0x416>
 8007ab8:	e65d      	b.n	8007776 <_printf_float+0xb6>
 8007aba:	2301      	movs	r3, #1
 8007abc:	464a      	mov	r2, r9
 8007abe:	4631      	mov	r1, r6
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	47b8      	blx	r7
 8007ac4:	3001      	adds	r0, #1
 8007ac6:	f43f ae56 	beq.w	8007776 <_printf_float+0xb6>
 8007aca:	f108 0801 	add.w	r8, r8, #1
 8007ace:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	4543      	cmp	r3, r8
 8007ad4:	dcf1      	bgt.n	8007aba <_printf_float+0x3fa>
 8007ad6:	4653      	mov	r3, sl
 8007ad8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007adc:	e6e0      	b.n	80078a0 <_printf_float+0x1e0>
 8007ade:	f04f 0800 	mov.w	r8, #0
 8007ae2:	f104 091a 	add.w	r9, r4, #26
 8007ae6:	e7f2      	b.n	8007ace <_printf_float+0x40e>
 8007ae8:	2301      	movs	r3, #1
 8007aea:	4642      	mov	r2, r8
 8007aec:	e7df      	b.n	8007aae <_printf_float+0x3ee>
 8007aee:	2301      	movs	r3, #1
 8007af0:	464a      	mov	r2, r9
 8007af2:	4631      	mov	r1, r6
 8007af4:	4628      	mov	r0, r5
 8007af6:	47b8      	blx	r7
 8007af8:	3001      	adds	r0, #1
 8007afa:	f43f ae3c 	beq.w	8007776 <_printf_float+0xb6>
 8007afe:	f108 0801 	add.w	r8, r8, #1
 8007b02:	68e3      	ldr	r3, [r4, #12]
 8007b04:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007b06:	1a5b      	subs	r3, r3, r1
 8007b08:	4543      	cmp	r3, r8
 8007b0a:	dcf0      	bgt.n	8007aee <_printf_float+0x42e>
 8007b0c:	e6fd      	b.n	800790a <_printf_float+0x24a>
 8007b0e:	f04f 0800 	mov.w	r8, #0
 8007b12:	f104 0919 	add.w	r9, r4, #25
 8007b16:	e7f4      	b.n	8007b02 <_printf_float+0x442>

08007b18 <_printf_common>:
 8007b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b1c:	4616      	mov	r6, r2
 8007b1e:	4699      	mov	r9, r3
 8007b20:	688a      	ldr	r2, [r1, #8]
 8007b22:	690b      	ldr	r3, [r1, #16]
 8007b24:	4607      	mov	r7, r0
 8007b26:	4293      	cmp	r3, r2
 8007b28:	bfb8      	it	lt
 8007b2a:	4613      	movlt	r3, r2
 8007b2c:	6033      	str	r3, [r6, #0]
 8007b2e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b32:	460c      	mov	r4, r1
 8007b34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b38:	b10a      	cbz	r2, 8007b3e <_printf_common+0x26>
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	6033      	str	r3, [r6, #0]
 8007b3e:	6823      	ldr	r3, [r4, #0]
 8007b40:	0699      	lsls	r1, r3, #26
 8007b42:	bf42      	ittt	mi
 8007b44:	6833      	ldrmi	r3, [r6, #0]
 8007b46:	3302      	addmi	r3, #2
 8007b48:	6033      	strmi	r3, [r6, #0]
 8007b4a:	6825      	ldr	r5, [r4, #0]
 8007b4c:	f015 0506 	ands.w	r5, r5, #6
 8007b50:	d106      	bne.n	8007b60 <_printf_common+0x48>
 8007b52:	f104 0a19 	add.w	sl, r4, #25
 8007b56:	68e3      	ldr	r3, [r4, #12]
 8007b58:	6832      	ldr	r2, [r6, #0]
 8007b5a:	1a9b      	subs	r3, r3, r2
 8007b5c:	42ab      	cmp	r3, r5
 8007b5e:	dc28      	bgt.n	8007bb2 <_printf_common+0x9a>
 8007b60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007b64:	1e13      	subs	r3, r2, #0
 8007b66:	6822      	ldr	r2, [r4, #0]
 8007b68:	bf18      	it	ne
 8007b6a:	2301      	movne	r3, #1
 8007b6c:	0692      	lsls	r2, r2, #26
 8007b6e:	d42d      	bmi.n	8007bcc <_printf_common+0xb4>
 8007b70:	4649      	mov	r1, r9
 8007b72:	4638      	mov	r0, r7
 8007b74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b78:	47c0      	blx	r8
 8007b7a:	3001      	adds	r0, #1
 8007b7c:	d020      	beq.n	8007bc0 <_printf_common+0xa8>
 8007b7e:	6823      	ldr	r3, [r4, #0]
 8007b80:	68e5      	ldr	r5, [r4, #12]
 8007b82:	f003 0306 	and.w	r3, r3, #6
 8007b86:	2b04      	cmp	r3, #4
 8007b88:	bf18      	it	ne
 8007b8a:	2500      	movne	r5, #0
 8007b8c:	6832      	ldr	r2, [r6, #0]
 8007b8e:	f04f 0600 	mov.w	r6, #0
 8007b92:	68a3      	ldr	r3, [r4, #8]
 8007b94:	bf08      	it	eq
 8007b96:	1aad      	subeq	r5, r5, r2
 8007b98:	6922      	ldr	r2, [r4, #16]
 8007b9a:	bf08      	it	eq
 8007b9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	bfc4      	itt	gt
 8007ba4:	1a9b      	subgt	r3, r3, r2
 8007ba6:	18ed      	addgt	r5, r5, r3
 8007ba8:	341a      	adds	r4, #26
 8007baa:	42b5      	cmp	r5, r6
 8007bac:	d11a      	bne.n	8007be4 <_printf_common+0xcc>
 8007bae:	2000      	movs	r0, #0
 8007bb0:	e008      	b.n	8007bc4 <_printf_common+0xac>
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	4652      	mov	r2, sl
 8007bb6:	4649      	mov	r1, r9
 8007bb8:	4638      	mov	r0, r7
 8007bba:	47c0      	blx	r8
 8007bbc:	3001      	adds	r0, #1
 8007bbe:	d103      	bne.n	8007bc8 <_printf_common+0xb0>
 8007bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bc8:	3501      	adds	r5, #1
 8007bca:	e7c4      	b.n	8007b56 <_printf_common+0x3e>
 8007bcc:	2030      	movs	r0, #48	; 0x30
 8007bce:	18e1      	adds	r1, r4, r3
 8007bd0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007bd4:	1c5a      	adds	r2, r3, #1
 8007bd6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007bda:	4422      	add	r2, r4
 8007bdc:	3302      	adds	r3, #2
 8007bde:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007be2:	e7c5      	b.n	8007b70 <_printf_common+0x58>
 8007be4:	2301      	movs	r3, #1
 8007be6:	4622      	mov	r2, r4
 8007be8:	4649      	mov	r1, r9
 8007bea:	4638      	mov	r0, r7
 8007bec:	47c0      	blx	r8
 8007bee:	3001      	adds	r0, #1
 8007bf0:	d0e6      	beq.n	8007bc0 <_printf_common+0xa8>
 8007bf2:	3601      	adds	r6, #1
 8007bf4:	e7d9      	b.n	8007baa <_printf_common+0x92>
	...

08007bf8 <_printf_i>:
 8007bf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007bfc:	7e0f      	ldrb	r7, [r1, #24]
 8007bfe:	4691      	mov	r9, r2
 8007c00:	2f78      	cmp	r7, #120	; 0x78
 8007c02:	4680      	mov	r8, r0
 8007c04:	460c      	mov	r4, r1
 8007c06:	469a      	mov	sl, r3
 8007c08:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007c0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007c0e:	d807      	bhi.n	8007c20 <_printf_i+0x28>
 8007c10:	2f62      	cmp	r7, #98	; 0x62
 8007c12:	d80a      	bhi.n	8007c2a <_printf_i+0x32>
 8007c14:	2f00      	cmp	r7, #0
 8007c16:	f000 80d9 	beq.w	8007dcc <_printf_i+0x1d4>
 8007c1a:	2f58      	cmp	r7, #88	; 0x58
 8007c1c:	f000 80a4 	beq.w	8007d68 <_printf_i+0x170>
 8007c20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007c28:	e03a      	b.n	8007ca0 <_printf_i+0xa8>
 8007c2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007c2e:	2b15      	cmp	r3, #21
 8007c30:	d8f6      	bhi.n	8007c20 <_printf_i+0x28>
 8007c32:	a101      	add	r1, pc, #4	; (adr r1, 8007c38 <_printf_i+0x40>)
 8007c34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c38:	08007c91 	.word	0x08007c91
 8007c3c:	08007ca5 	.word	0x08007ca5
 8007c40:	08007c21 	.word	0x08007c21
 8007c44:	08007c21 	.word	0x08007c21
 8007c48:	08007c21 	.word	0x08007c21
 8007c4c:	08007c21 	.word	0x08007c21
 8007c50:	08007ca5 	.word	0x08007ca5
 8007c54:	08007c21 	.word	0x08007c21
 8007c58:	08007c21 	.word	0x08007c21
 8007c5c:	08007c21 	.word	0x08007c21
 8007c60:	08007c21 	.word	0x08007c21
 8007c64:	08007db3 	.word	0x08007db3
 8007c68:	08007cd5 	.word	0x08007cd5
 8007c6c:	08007d95 	.word	0x08007d95
 8007c70:	08007c21 	.word	0x08007c21
 8007c74:	08007c21 	.word	0x08007c21
 8007c78:	08007dd5 	.word	0x08007dd5
 8007c7c:	08007c21 	.word	0x08007c21
 8007c80:	08007cd5 	.word	0x08007cd5
 8007c84:	08007c21 	.word	0x08007c21
 8007c88:	08007c21 	.word	0x08007c21
 8007c8c:	08007d9d 	.word	0x08007d9d
 8007c90:	682b      	ldr	r3, [r5, #0]
 8007c92:	1d1a      	adds	r2, r3, #4
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	602a      	str	r2, [r5, #0]
 8007c98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	e0a4      	b.n	8007dee <_printf_i+0x1f6>
 8007ca4:	6820      	ldr	r0, [r4, #0]
 8007ca6:	6829      	ldr	r1, [r5, #0]
 8007ca8:	0606      	lsls	r6, r0, #24
 8007caa:	f101 0304 	add.w	r3, r1, #4
 8007cae:	d50a      	bpl.n	8007cc6 <_printf_i+0xce>
 8007cb0:	680e      	ldr	r6, [r1, #0]
 8007cb2:	602b      	str	r3, [r5, #0]
 8007cb4:	2e00      	cmp	r6, #0
 8007cb6:	da03      	bge.n	8007cc0 <_printf_i+0xc8>
 8007cb8:	232d      	movs	r3, #45	; 0x2d
 8007cba:	4276      	negs	r6, r6
 8007cbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cc0:	230a      	movs	r3, #10
 8007cc2:	485e      	ldr	r0, [pc, #376]	; (8007e3c <_printf_i+0x244>)
 8007cc4:	e019      	b.n	8007cfa <_printf_i+0x102>
 8007cc6:	680e      	ldr	r6, [r1, #0]
 8007cc8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007ccc:	602b      	str	r3, [r5, #0]
 8007cce:	bf18      	it	ne
 8007cd0:	b236      	sxthne	r6, r6
 8007cd2:	e7ef      	b.n	8007cb4 <_printf_i+0xbc>
 8007cd4:	682b      	ldr	r3, [r5, #0]
 8007cd6:	6820      	ldr	r0, [r4, #0]
 8007cd8:	1d19      	adds	r1, r3, #4
 8007cda:	6029      	str	r1, [r5, #0]
 8007cdc:	0601      	lsls	r1, r0, #24
 8007cde:	d501      	bpl.n	8007ce4 <_printf_i+0xec>
 8007ce0:	681e      	ldr	r6, [r3, #0]
 8007ce2:	e002      	b.n	8007cea <_printf_i+0xf2>
 8007ce4:	0646      	lsls	r6, r0, #25
 8007ce6:	d5fb      	bpl.n	8007ce0 <_printf_i+0xe8>
 8007ce8:	881e      	ldrh	r6, [r3, #0]
 8007cea:	2f6f      	cmp	r7, #111	; 0x6f
 8007cec:	bf0c      	ite	eq
 8007cee:	2308      	moveq	r3, #8
 8007cf0:	230a      	movne	r3, #10
 8007cf2:	4852      	ldr	r0, [pc, #328]	; (8007e3c <_printf_i+0x244>)
 8007cf4:	2100      	movs	r1, #0
 8007cf6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007cfa:	6865      	ldr	r5, [r4, #4]
 8007cfc:	2d00      	cmp	r5, #0
 8007cfe:	bfa8      	it	ge
 8007d00:	6821      	ldrge	r1, [r4, #0]
 8007d02:	60a5      	str	r5, [r4, #8]
 8007d04:	bfa4      	itt	ge
 8007d06:	f021 0104 	bicge.w	r1, r1, #4
 8007d0a:	6021      	strge	r1, [r4, #0]
 8007d0c:	b90e      	cbnz	r6, 8007d12 <_printf_i+0x11a>
 8007d0e:	2d00      	cmp	r5, #0
 8007d10:	d04d      	beq.n	8007dae <_printf_i+0x1b6>
 8007d12:	4615      	mov	r5, r2
 8007d14:	fbb6 f1f3 	udiv	r1, r6, r3
 8007d18:	fb03 6711 	mls	r7, r3, r1, r6
 8007d1c:	5dc7      	ldrb	r7, [r0, r7]
 8007d1e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007d22:	4637      	mov	r7, r6
 8007d24:	42bb      	cmp	r3, r7
 8007d26:	460e      	mov	r6, r1
 8007d28:	d9f4      	bls.n	8007d14 <_printf_i+0x11c>
 8007d2a:	2b08      	cmp	r3, #8
 8007d2c:	d10b      	bne.n	8007d46 <_printf_i+0x14e>
 8007d2e:	6823      	ldr	r3, [r4, #0]
 8007d30:	07de      	lsls	r6, r3, #31
 8007d32:	d508      	bpl.n	8007d46 <_printf_i+0x14e>
 8007d34:	6923      	ldr	r3, [r4, #16]
 8007d36:	6861      	ldr	r1, [r4, #4]
 8007d38:	4299      	cmp	r1, r3
 8007d3a:	bfde      	ittt	le
 8007d3c:	2330      	movle	r3, #48	; 0x30
 8007d3e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007d42:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007d46:	1b52      	subs	r2, r2, r5
 8007d48:	6122      	str	r2, [r4, #16]
 8007d4a:	464b      	mov	r3, r9
 8007d4c:	4621      	mov	r1, r4
 8007d4e:	4640      	mov	r0, r8
 8007d50:	f8cd a000 	str.w	sl, [sp]
 8007d54:	aa03      	add	r2, sp, #12
 8007d56:	f7ff fedf 	bl	8007b18 <_printf_common>
 8007d5a:	3001      	adds	r0, #1
 8007d5c:	d14c      	bne.n	8007df8 <_printf_i+0x200>
 8007d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d62:	b004      	add	sp, #16
 8007d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d68:	4834      	ldr	r0, [pc, #208]	; (8007e3c <_printf_i+0x244>)
 8007d6a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007d6e:	6829      	ldr	r1, [r5, #0]
 8007d70:	6823      	ldr	r3, [r4, #0]
 8007d72:	f851 6b04 	ldr.w	r6, [r1], #4
 8007d76:	6029      	str	r1, [r5, #0]
 8007d78:	061d      	lsls	r5, r3, #24
 8007d7a:	d514      	bpl.n	8007da6 <_printf_i+0x1ae>
 8007d7c:	07df      	lsls	r7, r3, #31
 8007d7e:	bf44      	itt	mi
 8007d80:	f043 0320 	orrmi.w	r3, r3, #32
 8007d84:	6023      	strmi	r3, [r4, #0]
 8007d86:	b91e      	cbnz	r6, 8007d90 <_printf_i+0x198>
 8007d88:	6823      	ldr	r3, [r4, #0]
 8007d8a:	f023 0320 	bic.w	r3, r3, #32
 8007d8e:	6023      	str	r3, [r4, #0]
 8007d90:	2310      	movs	r3, #16
 8007d92:	e7af      	b.n	8007cf4 <_printf_i+0xfc>
 8007d94:	6823      	ldr	r3, [r4, #0]
 8007d96:	f043 0320 	orr.w	r3, r3, #32
 8007d9a:	6023      	str	r3, [r4, #0]
 8007d9c:	2378      	movs	r3, #120	; 0x78
 8007d9e:	4828      	ldr	r0, [pc, #160]	; (8007e40 <_printf_i+0x248>)
 8007da0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007da4:	e7e3      	b.n	8007d6e <_printf_i+0x176>
 8007da6:	0659      	lsls	r1, r3, #25
 8007da8:	bf48      	it	mi
 8007daa:	b2b6      	uxthmi	r6, r6
 8007dac:	e7e6      	b.n	8007d7c <_printf_i+0x184>
 8007dae:	4615      	mov	r5, r2
 8007db0:	e7bb      	b.n	8007d2a <_printf_i+0x132>
 8007db2:	682b      	ldr	r3, [r5, #0]
 8007db4:	6826      	ldr	r6, [r4, #0]
 8007db6:	1d18      	adds	r0, r3, #4
 8007db8:	6961      	ldr	r1, [r4, #20]
 8007dba:	6028      	str	r0, [r5, #0]
 8007dbc:	0635      	lsls	r5, r6, #24
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	d501      	bpl.n	8007dc6 <_printf_i+0x1ce>
 8007dc2:	6019      	str	r1, [r3, #0]
 8007dc4:	e002      	b.n	8007dcc <_printf_i+0x1d4>
 8007dc6:	0670      	lsls	r0, r6, #25
 8007dc8:	d5fb      	bpl.n	8007dc2 <_printf_i+0x1ca>
 8007dca:	8019      	strh	r1, [r3, #0]
 8007dcc:	2300      	movs	r3, #0
 8007dce:	4615      	mov	r5, r2
 8007dd0:	6123      	str	r3, [r4, #16]
 8007dd2:	e7ba      	b.n	8007d4a <_printf_i+0x152>
 8007dd4:	682b      	ldr	r3, [r5, #0]
 8007dd6:	2100      	movs	r1, #0
 8007dd8:	1d1a      	adds	r2, r3, #4
 8007dda:	602a      	str	r2, [r5, #0]
 8007ddc:	681d      	ldr	r5, [r3, #0]
 8007dde:	6862      	ldr	r2, [r4, #4]
 8007de0:	4628      	mov	r0, r5
 8007de2:	f000 ff79 	bl	8008cd8 <memchr>
 8007de6:	b108      	cbz	r0, 8007dec <_printf_i+0x1f4>
 8007de8:	1b40      	subs	r0, r0, r5
 8007dea:	6060      	str	r0, [r4, #4]
 8007dec:	6863      	ldr	r3, [r4, #4]
 8007dee:	6123      	str	r3, [r4, #16]
 8007df0:	2300      	movs	r3, #0
 8007df2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007df6:	e7a8      	b.n	8007d4a <_printf_i+0x152>
 8007df8:	462a      	mov	r2, r5
 8007dfa:	4649      	mov	r1, r9
 8007dfc:	4640      	mov	r0, r8
 8007dfe:	6923      	ldr	r3, [r4, #16]
 8007e00:	47d0      	blx	sl
 8007e02:	3001      	adds	r0, #1
 8007e04:	d0ab      	beq.n	8007d5e <_printf_i+0x166>
 8007e06:	6823      	ldr	r3, [r4, #0]
 8007e08:	079b      	lsls	r3, r3, #30
 8007e0a:	d413      	bmi.n	8007e34 <_printf_i+0x23c>
 8007e0c:	68e0      	ldr	r0, [r4, #12]
 8007e0e:	9b03      	ldr	r3, [sp, #12]
 8007e10:	4298      	cmp	r0, r3
 8007e12:	bfb8      	it	lt
 8007e14:	4618      	movlt	r0, r3
 8007e16:	e7a4      	b.n	8007d62 <_printf_i+0x16a>
 8007e18:	2301      	movs	r3, #1
 8007e1a:	4632      	mov	r2, r6
 8007e1c:	4649      	mov	r1, r9
 8007e1e:	4640      	mov	r0, r8
 8007e20:	47d0      	blx	sl
 8007e22:	3001      	adds	r0, #1
 8007e24:	d09b      	beq.n	8007d5e <_printf_i+0x166>
 8007e26:	3501      	adds	r5, #1
 8007e28:	68e3      	ldr	r3, [r4, #12]
 8007e2a:	9903      	ldr	r1, [sp, #12]
 8007e2c:	1a5b      	subs	r3, r3, r1
 8007e2e:	42ab      	cmp	r3, r5
 8007e30:	dcf2      	bgt.n	8007e18 <_printf_i+0x220>
 8007e32:	e7eb      	b.n	8007e0c <_printf_i+0x214>
 8007e34:	2500      	movs	r5, #0
 8007e36:	f104 0619 	add.w	r6, r4, #25
 8007e3a:	e7f5      	b.n	8007e28 <_printf_i+0x230>
 8007e3c:	0800a5e6 	.word	0x0800a5e6
 8007e40:	0800a5f7 	.word	0x0800a5f7

08007e44 <siprintf>:
 8007e44:	b40e      	push	{r1, r2, r3}
 8007e46:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007e4a:	b500      	push	{lr}
 8007e4c:	b09c      	sub	sp, #112	; 0x70
 8007e4e:	ab1d      	add	r3, sp, #116	; 0x74
 8007e50:	9002      	str	r0, [sp, #8]
 8007e52:	9006      	str	r0, [sp, #24]
 8007e54:	9107      	str	r1, [sp, #28]
 8007e56:	9104      	str	r1, [sp, #16]
 8007e58:	4808      	ldr	r0, [pc, #32]	; (8007e7c <siprintf+0x38>)
 8007e5a:	4909      	ldr	r1, [pc, #36]	; (8007e80 <siprintf+0x3c>)
 8007e5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e60:	9105      	str	r1, [sp, #20]
 8007e62:	6800      	ldr	r0, [r0, #0]
 8007e64:	a902      	add	r1, sp, #8
 8007e66:	9301      	str	r3, [sp, #4]
 8007e68:	f001 fc12 	bl	8009690 <_svfiprintf_r>
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	9b02      	ldr	r3, [sp, #8]
 8007e70:	701a      	strb	r2, [r3, #0]
 8007e72:	b01c      	add	sp, #112	; 0x70
 8007e74:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e78:	b003      	add	sp, #12
 8007e7a:	4770      	bx	lr
 8007e7c:	2000007c 	.word	0x2000007c
 8007e80:	ffff0208 	.word	0xffff0208

08007e84 <strstr>:
 8007e84:	780a      	ldrb	r2, [r1, #0]
 8007e86:	b570      	push	{r4, r5, r6, lr}
 8007e88:	b96a      	cbnz	r2, 8007ea6 <strstr+0x22>
 8007e8a:	bd70      	pop	{r4, r5, r6, pc}
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d109      	bne.n	8007ea4 <strstr+0x20>
 8007e90:	460c      	mov	r4, r1
 8007e92:	4605      	mov	r5, r0
 8007e94:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d0f6      	beq.n	8007e8a <strstr+0x6>
 8007e9c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007ea0:	429e      	cmp	r6, r3
 8007ea2:	d0f7      	beq.n	8007e94 <strstr+0x10>
 8007ea4:	3001      	adds	r0, #1
 8007ea6:	7803      	ldrb	r3, [r0, #0]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d1ef      	bne.n	8007e8c <strstr+0x8>
 8007eac:	4618      	mov	r0, r3
 8007eae:	e7ec      	b.n	8007e8a <strstr+0x6>

08007eb0 <strtok>:
 8007eb0:	4b16      	ldr	r3, [pc, #88]	; (8007f0c <strtok+0x5c>)
 8007eb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eb6:	681f      	ldr	r7, [r3, #0]
 8007eb8:	4605      	mov	r5, r0
 8007eba:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8007ebc:	460e      	mov	r6, r1
 8007ebe:	b9ec      	cbnz	r4, 8007efc <strtok+0x4c>
 8007ec0:	2050      	movs	r0, #80	; 0x50
 8007ec2:	f000 ff01 	bl	8008cc8 <malloc>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	65b8      	str	r0, [r7, #88]	; 0x58
 8007eca:	b920      	cbnz	r0, 8007ed6 <strtok+0x26>
 8007ecc:	2157      	movs	r1, #87	; 0x57
 8007ece:	4b10      	ldr	r3, [pc, #64]	; (8007f10 <strtok+0x60>)
 8007ed0:	4810      	ldr	r0, [pc, #64]	; (8007f14 <strtok+0x64>)
 8007ed2:	f000 f849 	bl	8007f68 <__assert_func>
 8007ed6:	e9c0 4400 	strd	r4, r4, [r0]
 8007eda:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007ede:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007ee2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8007ee6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8007eea:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8007eee:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8007ef2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8007ef6:	6184      	str	r4, [r0, #24]
 8007ef8:	7704      	strb	r4, [r0, #28]
 8007efa:	6244      	str	r4, [r0, #36]	; 0x24
 8007efc:	4631      	mov	r1, r6
 8007efe:	4628      	mov	r0, r5
 8007f00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007f02:	2301      	movs	r3, #1
 8007f04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f08:	f000 b806 	b.w	8007f18 <__strtok_r>
 8007f0c:	2000007c 	.word	0x2000007c
 8007f10:	0800a608 	.word	0x0800a608
 8007f14:	0800a61f 	.word	0x0800a61f

08007f18 <__strtok_r>:
 8007f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f1a:	b908      	cbnz	r0, 8007f20 <__strtok_r+0x8>
 8007f1c:	6810      	ldr	r0, [r2, #0]
 8007f1e:	b188      	cbz	r0, 8007f44 <__strtok_r+0x2c>
 8007f20:	4604      	mov	r4, r0
 8007f22:	460f      	mov	r7, r1
 8007f24:	4620      	mov	r0, r4
 8007f26:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007f2a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007f2e:	b91e      	cbnz	r6, 8007f38 <__strtok_r+0x20>
 8007f30:	b965      	cbnz	r5, 8007f4c <__strtok_r+0x34>
 8007f32:	4628      	mov	r0, r5
 8007f34:	6015      	str	r5, [r2, #0]
 8007f36:	e005      	b.n	8007f44 <__strtok_r+0x2c>
 8007f38:	42b5      	cmp	r5, r6
 8007f3a:	d1f6      	bne.n	8007f2a <__strtok_r+0x12>
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d1f0      	bne.n	8007f22 <__strtok_r+0xa>
 8007f40:	6014      	str	r4, [r2, #0]
 8007f42:	7003      	strb	r3, [r0, #0]
 8007f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f46:	461c      	mov	r4, r3
 8007f48:	e00c      	b.n	8007f64 <__strtok_r+0x4c>
 8007f4a:	b915      	cbnz	r5, 8007f52 <__strtok_r+0x3a>
 8007f4c:	460e      	mov	r6, r1
 8007f4e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007f52:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007f56:	42ab      	cmp	r3, r5
 8007f58:	d1f7      	bne.n	8007f4a <__strtok_r+0x32>
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d0f3      	beq.n	8007f46 <__strtok_r+0x2e>
 8007f5e:	2300      	movs	r3, #0
 8007f60:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007f64:	6014      	str	r4, [r2, #0]
 8007f66:	e7ed      	b.n	8007f44 <__strtok_r+0x2c>

08007f68 <__assert_func>:
 8007f68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f6a:	4614      	mov	r4, r2
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	4b09      	ldr	r3, [pc, #36]	; (8007f94 <__assert_func+0x2c>)
 8007f70:	4605      	mov	r5, r0
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68d8      	ldr	r0, [r3, #12]
 8007f76:	b14c      	cbz	r4, 8007f8c <__assert_func+0x24>
 8007f78:	4b07      	ldr	r3, [pc, #28]	; (8007f98 <__assert_func+0x30>)
 8007f7a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f7e:	9100      	str	r1, [sp, #0]
 8007f80:	462b      	mov	r3, r5
 8007f82:	4906      	ldr	r1, [pc, #24]	; (8007f9c <__assert_func+0x34>)
 8007f84:	f000 fe8a 	bl	8008c9c <fiprintf>
 8007f88:	f001 feaa 	bl	8009ce0 <abort>
 8007f8c:	4b04      	ldr	r3, [pc, #16]	; (8007fa0 <__assert_func+0x38>)
 8007f8e:	461c      	mov	r4, r3
 8007f90:	e7f3      	b.n	8007f7a <__assert_func+0x12>
 8007f92:	bf00      	nop
 8007f94:	2000007c 	.word	0x2000007c
 8007f98:	0800a67c 	.word	0x0800a67c
 8007f9c:	0800a689 	.word	0x0800a689
 8007fa0:	0800a6b7 	.word	0x0800a6b7

08007fa4 <quorem>:
 8007fa4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fa8:	6903      	ldr	r3, [r0, #16]
 8007faa:	690c      	ldr	r4, [r1, #16]
 8007fac:	4607      	mov	r7, r0
 8007fae:	42a3      	cmp	r3, r4
 8007fb0:	f2c0 8082 	blt.w	80080b8 <quorem+0x114>
 8007fb4:	3c01      	subs	r4, #1
 8007fb6:	f100 0514 	add.w	r5, r0, #20
 8007fba:	f101 0814 	add.w	r8, r1, #20
 8007fbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fc2:	9301      	str	r3, [sp, #4]
 8007fc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007fc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fcc:	3301      	adds	r3, #1
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	fbb2 f6f3 	udiv	r6, r2, r3
 8007fd4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007fd8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007fdc:	d331      	bcc.n	8008042 <quorem+0x9e>
 8007fde:	f04f 0e00 	mov.w	lr, #0
 8007fe2:	4640      	mov	r0, r8
 8007fe4:	46ac      	mov	ip, r5
 8007fe6:	46f2      	mov	sl, lr
 8007fe8:	f850 2b04 	ldr.w	r2, [r0], #4
 8007fec:	b293      	uxth	r3, r2
 8007fee:	fb06 e303 	mla	r3, r6, r3, lr
 8007ff2:	0c12      	lsrs	r2, r2, #16
 8007ff4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	fb06 e202 	mla	r2, r6, r2, lr
 8007ffe:	ebaa 0303 	sub.w	r3, sl, r3
 8008002:	f8dc a000 	ldr.w	sl, [ip]
 8008006:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800800a:	fa1f fa8a 	uxth.w	sl, sl
 800800e:	4453      	add	r3, sl
 8008010:	f8dc a000 	ldr.w	sl, [ip]
 8008014:	b292      	uxth	r2, r2
 8008016:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800801a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800801e:	b29b      	uxth	r3, r3
 8008020:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008024:	4581      	cmp	r9, r0
 8008026:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800802a:	f84c 3b04 	str.w	r3, [ip], #4
 800802e:	d2db      	bcs.n	8007fe8 <quorem+0x44>
 8008030:	f855 300b 	ldr.w	r3, [r5, fp]
 8008034:	b92b      	cbnz	r3, 8008042 <quorem+0x9e>
 8008036:	9b01      	ldr	r3, [sp, #4]
 8008038:	3b04      	subs	r3, #4
 800803a:	429d      	cmp	r5, r3
 800803c:	461a      	mov	r2, r3
 800803e:	d32f      	bcc.n	80080a0 <quorem+0xfc>
 8008040:	613c      	str	r4, [r7, #16]
 8008042:	4638      	mov	r0, r7
 8008044:	f001 f8d4 	bl	80091f0 <__mcmp>
 8008048:	2800      	cmp	r0, #0
 800804a:	db25      	blt.n	8008098 <quorem+0xf4>
 800804c:	4628      	mov	r0, r5
 800804e:	f04f 0c00 	mov.w	ip, #0
 8008052:	3601      	adds	r6, #1
 8008054:	f858 1b04 	ldr.w	r1, [r8], #4
 8008058:	f8d0 e000 	ldr.w	lr, [r0]
 800805c:	b28b      	uxth	r3, r1
 800805e:	ebac 0303 	sub.w	r3, ip, r3
 8008062:	fa1f f28e 	uxth.w	r2, lr
 8008066:	4413      	add	r3, r2
 8008068:	0c0a      	lsrs	r2, r1, #16
 800806a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800806e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008072:	b29b      	uxth	r3, r3
 8008074:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008078:	45c1      	cmp	r9, r8
 800807a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800807e:	f840 3b04 	str.w	r3, [r0], #4
 8008082:	d2e7      	bcs.n	8008054 <quorem+0xb0>
 8008084:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008088:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800808c:	b922      	cbnz	r2, 8008098 <quorem+0xf4>
 800808e:	3b04      	subs	r3, #4
 8008090:	429d      	cmp	r5, r3
 8008092:	461a      	mov	r2, r3
 8008094:	d30a      	bcc.n	80080ac <quorem+0x108>
 8008096:	613c      	str	r4, [r7, #16]
 8008098:	4630      	mov	r0, r6
 800809a:	b003      	add	sp, #12
 800809c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080a0:	6812      	ldr	r2, [r2, #0]
 80080a2:	3b04      	subs	r3, #4
 80080a4:	2a00      	cmp	r2, #0
 80080a6:	d1cb      	bne.n	8008040 <quorem+0x9c>
 80080a8:	3c01      	subs	r4, #1
 80080aa:	e7c6      	b.n	800803a <quorem+0x96>
 80080ac:	6812      	ldr	r2, [r2, #0]
 80080ae:	3b04      	subs	r3, #4
 80080b0:	2a00      	cmp	r2, #0
 80080b2:	d1f0      	bne.n	8008096 <quorem+0xf2>
 80080b4:	3c01      	subs	r4, #1
 80080b6:	e7eb      	b.n	8008090 <quorem+0xec>
 80080b8:	2000      	movs	r0, #0
 80080ba:	e7ee      	b.n	800809a <quorem+0xf6>
 80080bc:	0000      	movs	r0, r0
	...

080080c0 <_dtoa_r>:
 80080c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c4:	4616      	mov	r6, r2
 80080c6:	461f      	mov	r7, r3
 80080c8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80080ca:	b099      	sub	sp, #100	; 0x64
 80080cc:	4605      	mov	r5, r0
 80080ce:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80080d2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80080d6:	b974      	cbnz	r4, 80080f6 <_dtoa_r+0x36>
 80080d8:	2010      	movs	r0, #16
 80080da:	f000 fdf5 	bl	8008cc8 <malloc>
 80080de:	4602      	mov	r2, r0
 80080e0:	6268      	str	r0, [r5, #36]	; 0x24
 80080e2:	b920      	cbnz	r0, 80080ee <_dtoa_r+0x2e>
 80080e4:	21ea      	movs	r1, #234	; 0xea
 80080e6:	4ba8      	ldr	r3, [pc, #672]	; (8008388 <_dtoa_r+0x2c8>)
 80080e8:	48a8      	ldr	r0, [pc, #672]	; (800838c <_dtoa_r+0x2cc>)
 80080ea:	f7ff ff3d 	bl	8007f68 <__assert_func>
 80080ee:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80080f2:	6004      	str	r4, [r0, #0]
 80080f4:	60c4      	str	r4, [r0, #12]
 80080f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80080f8:	6819      	ldr	r1, [r3, #0]
 80080fa:	b151      	cbz	r1, 8008112 <_dtoa_r+0x52>
 80080fc:	685a      	ldr	r2, [r3, #4]
 80080fe:	2301      	movs	r3, #1
 8008100:	4093      	lsls	r3, r2
 8008102:	604a      	str	r2, [r1, #4]
 8008104:	608b      	str	r3, [r1, #8]
 8008106:	4628      	mov	r0, r5
 8008108:	f000 fe34 	bl	8008d74 <_Bfree>
 800810c:	2200      	movs	r2, #0
 800810e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008110:	601a      	str	r2, [r3, #0]
 8008112:	1e3b      	subs	r3, r7, #0
 8008114:	bfaf      	iteee	ge
 8008116:	2300      	movge	r3, #0
 8008118:	2201      	movlt	r2, #1
 800811a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800811e:	9305      	strlt	r3, [sp, #20]
 8008120:	bfa8      	it	ge
 8008122:	f8c8 3000 	strge.w	r3, [r8]
 8008126:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800812a:	4b99      	ldr	r3, [pc, #612]	; (8008390 <_dtoa_r+0x2d0>)
 800812c:	bfb8      	it	lt
 800812e:	f8c8 2000 	strlt.w	r2, [r8]
 8008132:	ea33 0309 	bics.w	r3, r3, r9
 8008136:	d119      	bne.n	800816c <_dtoa_r+0xac>
 8008138:	f242 730f 	movw	r3, #9999	; 0x270f
 800813c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800813e:	6013      	str	r3, [r2, #0]
 8008140:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008144:	4333      	orrs	r3, r6
 8008146:	f000 857f 	beq.w	8008c48 <_dtoa_r+0xb88>
 800814a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800814c:	b953      	cbnz	r3, 8008164 <_dtoa_r+0xa4>
 800814e:	4b91      	ldr	r3, [pc, #580]	; (8008394 <_dtoa_r+0x2d4>)
 8008150:	e022      	b.n	8008198 <_dtoa_r+0xd8>
 8008152:	4b91      	ldr	r3, [pc, #580]	; (8008398 <_dtoa_r+0x2d8>)
 8008154:	9303      	str	r3, [sp, #12]
 8008156:	3308      	adds	r3, #8
 8008158:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800815a:	6013      	str	r3, [r2, #0]
 800815c:	9803      	ldr	r0, [sp, #12]
 800815e:	b019      	add	sp, #100	; 0x64
 8008160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008164:	4b8b      	ldr	r3, [pc, #556]	; (8008394 <_dtoa_r+0x2d4>)
 8008166:	9303      	str	r3, [sp, #12]
 8008168:	3303      	adds	r3, #3
 800816a:	e7f5      	b.n	8008158 <_dtoa_r+0x98>
 800816c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008170:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008174:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008178:	2200      	movs	r2, #0
 800817a:	2300      	movs	r3, #0
 800817c:	f7f8 fc14 	bl	80009a8 <__aeabi_dcmpeq>
 8008180:	4680      	mov	r8, r0
 8008182:	b158      	cbz	r0, 800819c <_dtoa_r+0xdc>
 8008184:	2301      	movs	r3, #1
 8008186:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008188:	6013      	str	r3, [r2, #0]
 800818a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800818c:	2b00      	cmp	r3, #0
 800818e:	f000 8558 	beq.w	8008c42 <_dtoa_r+0xb82>
 8008192:	4882      	ldr	r0, [pc, #520]	; (800839c <_dtoa_r+0x2dc>)
 8008194:	6018      	str	r0, [r3, #0]
 8008196:	1e43      	subs	r3, r0, #1
 8008198:	9303      	str	r3, [sp, #12]
 800819a:	e7df      	b.n	800815c <_dtoa_r+0x9c>
 800819c:	ab16      	add	r3, sp, #88	; 0x58
 800819e:	9301      	str	r3, [sp, #4]
 80081a0:	ab17      	add	r3, sp, #92	; 0x5c
 80081a2:	9300      	str	r3, [sp, #0]
 80081a4:	4628      	mov	r0, r5
 80081a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80081aa:	f001 f8c9 	bl	8009340 <__d2b>
 80081ae:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80081b2:	4683      	mov	fp, r0
 80081b4:	2c00      	cmp	r4, #0
 80081b6:	d07f      	beq.n	80082b8 <_dtoa_r+0x1f8>
 80081b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80081bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081be:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80081c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081c6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80081ca:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80081ce:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80081d2:	2200      	movs	r2, #0
 80081d4:	4b72      	ldr	r3, [pc, #456]	; (80083a0 <_dtoa_r+0x2e0>)
 80081d6:	f7f7 ffc7 	bl	8000168 <__aeabi_dsub>
 80081da:	a365      	add	r3, pc, #404	; (adr r3, 8008370 <_dtoa_r+0x2b0>)
 80081dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e0:	f7f8 f97a 	bl	80004d8 <__aeabi_dmul>
 80081e4:	a364      	add	r3, pc, #400	; (adr r3, 8008378 <_dtoa_r+0x2b8>)
 80081e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ea:	f7f7 ffbf 	bl	800016c <__adddf3>
 80081ee:	4606      	mov	r6, r0
 80081f0:	4620      	mov	r0, r4
 80081f2:	460f      	mov	r7, r1
 80081f4:	f7f8 f906 	bl	8000404 <__aeabi_i2d>
 80081f8:	a361      	add	r3, pc, #388	; (adr r3, 8008380 <_dtoa_r+0x2c0>)
 80081fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fe:	f7f8 f96b 	bl	80004d8 <__aeabi_dmul>
 8008202:	4602      	mov	r2, r0
 8008204:	460b      	mov	r3, r1
 8008206:	4630      	mov	r0, r6
 8008208:	4639      	mov	r1, r7
 800820a:	f7f7 ffaf 	bl	800016c <__adddf3>
 800820e:	4606      	mov	r6, r0
 8008210:	460f      	mov	r7, r1
 8008212:	f7f8 fc11 	bl	8000a38 <__aeabi_d2iz>
 8008216:	2200      	movs	r2, #0
 8008218:	4682      	mov	sl, r0
 800821a:	2300      	movs	r3, #0
 800821c:	4630      	mov	r0, r6
 800821e:	4639      	mov	r1, r7
 8008220:	f7f8 fbcc 	bl	80009bc <__aeabi_dcmplt>
 8008224:	b148      	cbz	r0, 800823a <_dtoa_r+0x17a>
 8008226:	4650      	mov	r0, sl
 8008228:	f7f8 f8ec 	bl	8000404 <__aeabi_i2d>
 800822c:	4632      	mov	r2, r6
 800822e:	463b      	mov	r3, r7
 8008230:	f7f8 fbba 	bl	80009a8 <__aeabi_dcmpeq>
 8008234:	b908      	cbnz	r0, 800823a <_dtoa_r+0x17a>
 8008236:	f10a 3aff 	add.w	sl, sl, #4294967295
 800823a:	f1ba 0f16 	cmp.w	sl, #22
 800823e:	d858      	bhi.n	80082f2 <_dtoa_r+0x232>
 8008240:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008244:	4b57      	ldr	r3, [pc, #348]	; (80083a4 <_dtoa_r+0x2e4>)
 8008246:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800824a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800824e:	f7f8 fbb5 	bl	80009bc <__aeabi_dcmplt>
 8008252:	2800      	cmp	r0, #0
 8008254:	d04f      	beq.n	80082f6 <_dtoa_r+0x236>
 8008256:	2300      	movs	r3, #0
 8008258:	f10a 3aff 	add.w	sl, sl, #4294967295
 800825c:	930f      	str	r3, [sp, #60]	; 0x3c
 800825e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008260:	1b1c      	subs	r4, r3, r4
 8008262:	1e63      	subs	r3, r4, #1
 8008264:	9309      	str	r3, [sp, #36]	; 0x24
 8008266:	bf49      	itett	mi
 8008268:	f1c4 0301 	rsbmi	r3, r4, #1
 800826c:	2300      	movpl	r3, #0
 800826e:	9306      	strmi	r3, [sp, #24]
 8008270:	2300      	movmi	r3, #0
 8008272:	bf54      	ite	pl
 8008274:	9306      	strpl	r3, [sp, #24]
 8008276:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008278:	f1ba 0f00 	cmp.w	sl, #0
 800827c:	db3d      	blt.n	80082fa <_dtoa_r+0x23a>
 800827e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008280:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008284:	4453      	add	r3, sl
 8008286:	9309      	str	r3, [sp, #36]	; 0x24
 8008288:	2300      	movs	r3, #0
 800828a:	930a      	str	r3, [sp, #40]	; 0x28
 800828c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800828e:	2b09      	cmp	r3, #9
 8008290:	f200 808c 	bhi.w	80083ac <_dtoa_r+0x2ec>
 8008294:	2b05      	cmp	r3, #5
 8008296:	bfc4      	itt	gt
 8008298:	3b04      	subgt	r3, #4
 800829a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800829c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800829e:	bfc8      	it	gt
 80082a0:	2400      	movgt	r4, #0
 80082a2:	f1a3 0302 	sub.w	r3, r3, #2
 80082a6:	bfd8      	it	le
 80082a8:	2401      	movle	r4, #1
 80082aa:	2b03      	cmp	r3, #3
 80082ac:	f200 808a 	bhi.w	80083c4 <_dtoa_r+0x304>
 80082b0:	e8df f003 	tbb	[pc, r3]
 80082b4:	5b4d4f2d 	.word	0x5b4d4f2d
 80082b8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80082bc:	441c      	add	r4, r3
 80082be:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80082c2:	2b20      	cmp	r3, #32
 80082c4:	bfc3      	ittte	gt
 80082c6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80082ca:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80082ce:	fa09 f303 	lslgt.w	r3, r9, r3
 80082d2:	f1c3 0320 	rsble	r3, r3, #32
 80082d6:	bfc6      	itte	gt
 80082d8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80082dc:	4318      	orrgt	r0, r3
 80082de:	fa06 f003 	lslle.w	r0, r6, r3
 80082e2:	f7f8 f87f 	bl	80003e4 <__aeabi_ui2d>
 80082e6:	2301      	movs	r3, #1
 80082e8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80082ec:	3c01      	subs	r4, #1
 80082ee:	9313      	str	r3, [sp, #76]	; 0x4c
 80082f0:	e76f      	b.n	80081d2 <_dtoa_r+0x112>
 80082f2:	2301      	movs	r3, #1
 80082f4:	e7b2      	b.n	800825c <_dtoa_r+0x19c>
 80082f6:	900f      	str	r0, [sp, #60]	; 0x3c
 80082f8:	e7b1      	b.n	800825e <_dtoa_r+0x19e>
 80082fa:	9b06      	ldr	r3, [sp, #24]
 80082fc:	eba3 030a 	sub.w	r3, r3, sl
 8008300:	9306      	str	r3, [sp, #24]
 8008302:	f1ca 0300 	rsb	r3, sl, #0
 8008306:	930a      	str	r3, [sp, #40]	; 0x28
 8008308:	2300      	movs	r3, #0
 800830a:	930e      	str	r3, [sp, #56]	; 0x38
 800830c:	e7be      	b.n	800828c <_dtoa_r+0x1cc>
 800830e:	2300      	movs	r3, #0
 8008310:	930b      	str	r3, [sp, #44]	; 0x2c
 8008312:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008314:	2b00      	cmp	r3, #0
 8008316:	dc58      	bgt.n	80083ca <_dtoa_r+0x30a>
 8008318:	f04f 0901 	mov.w	r9, #1
 800831c:	464b      	mov	r3, r9
 800831e:	f8cd 9020 	str.w	r9, [sp, #32]
 8008322:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8008326:	2200      	movs	r2, #0
 8008328:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800832a:	6042      	str	r2, [r0, #4]
 800832c:	2204      	movs	r2, #4
 800832e:	f102 0614 	add.w	r6, r2, #20
 8008332:	429e      	cmp	r6, r3
 8008334:	6841      	ldr	r1, [r0, #4]
 8008336:	d94e      	bls.n	80083d6 <_dtoa_r+0x316>
 8008338:	4628      	mov	r0, r5
 800833a:	f000 fcdb 	bl	8008cf4 <_Balloc>
 800833e:	9003      	str	r0, [sp, #12]
 8008340:	2800      	cmp	r0, #0
 8008342:	d14c      	bne.n	80083de <_dtoa_r+0x31e>
 8008344:	4602      	mov	r2, r0
 8008346:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800834a:	4b17      	ldr	r3, [pc, #92]	; (80083a8 <_dtoa_r+0x2e8>)
 800834c:	e6cc      	b.n	80080e8 <_dtoa_r+0x28>
 800834e:	2301      	movs	r3, #1
 8008350:	e7de      	b.n	8008310 <_dtoa_r+0x250>
 8008352:	2300      	movs	r3, #0
 8008354:	930b      	str	r3, [sp, #44]	; 0x2c
 8008356:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008358:	eb0a 0903 	add.w	r9, sl, r3
 800835c:	f109 0301 	add.w	r3, r9, #1
 8008360:	2b01      	cmp	r3, #1
 8008362:	9308      	str	r3, [sp, #32]
 8008364:	bfb8      	it	lt
 8008366:	2301      	movlt	r3, #1
 8008368:	e7dd      	b.n	8008326 <_dtoa_r+0x266>
 800836a:	2301      	movs	r3, #1
 800836c:	e7f2      	b.n	8008354 <_dtoa_r+0x294>
 800836e:	bf00      	nop
 8008370:	636f4361 	.word	0x636f4361
 8008374:	3fd287a7 	.word	0x3fd287a7
 8008378:	8b60c8b3 	.word	0x8b60c8b3
 800837c:	3fc68a28 	.word	0x3fc68a28
 8008380:	509f79fb 	.word	0x509f79fb
 8008384:	3fd34413 	.word	0x3fd34413
 8008388:	0800a608 	.word	0x0800a608
 800838c:	0800a6c5 	.word	0x0800a6c5
 8008390:	7ff00000 	.word	0x7ff00000
 8008394:	0800a6c1 	.word	0x0800a6c1
 8008398:	0800a6b8 	.word	0x0800a6b8
 800839c:	0800a5e5 	.word	0x0800a5e5
 80083a0:	3ff80000 	.word	0x3ff80000
 80083a4:	0800a7b8 	.word	0x0800a7b8
 80083a8:	0800a720 	.word	0x0800a720
 80083ac:	2401      	movs	r4, #1
 80083ae:	2300      	movs	r3, #0
 80083b0:	940b      	str	r4, [sp, #44]	; 0x2c
 80083b2:	9322      	str	r3, [sp, #136]	; 0x88
 80083b4:	f04f 39ff 	mov.w	r9, #4294967295
 80083b8:	2200      	movs	r2, #0
 80083ba:	2312      	movs	r3, #18
 80083bc:	f8cd 9020 	str.w	r9, [sp, #32]
 80083c0:	9223      	str	r2, [sp, #140]	; 0x8c
 80083c2:	e7b0      	b.n	8008326 <_dtoa_r+0x266>
 80083c4:	2301      	movs	r3, #1
 80083c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80083c8:	e7f4      	b.n	80083b4 <_dtoa_r+0x2f4>
 80083ca:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80083ce:	464b      	mov	r3, r9
 80083d0:	f8cd 9020 	str.w	r9, [sp, #32]
 80083d4:	e7a7      	b.n	8008326 <_dtoa_r+0x266>
 80083d6:	3101      	adds	r1, #1
 80083d8:	6041      	str	r1, [r0, #4]
 80083da:	0052      	lsls	r2, r2, #1
 80083dc:	e7a7      	b.n	800832e <_dtoa_r+0x26e>
 80083de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80083e0:	9a03      	ldr	r2, [sp, #12]
 80083e2:	601a      	str	r2, [r3, #0]
 80083e4:	9b08      	ldr	r3, [sp, #32]
 80083e6:	2b0e      	cmp	r3, #14
 80083e8:	f200 80a8 	bhi.w	800853c <_dtoa_r+0x47c>
 80083ec:	2c00      	cmp	r4, #0
 80083ee:	f000 80a5 	beq.w	800853c <_dtoa_r+0x47c>
 80083f2:	f1ba 0f00 	cmp.w	sl, #0
 80083f6:	dd34      	ble.n	8008462 <_dtoa_r+0x3a2>
 80083f8:	4a9a      	ldr	r2, [pc, #616]	; (8008664 <_dtoa_r+0x5a4>)
 80083fa:	f00a 030f 	and.w	r3, sl, #15
 80083fe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008402:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008406:	e9d3 3400 	ldrd	r3, r4, [r3]
 800840a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800840e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8008412:	d016      	beq.n	8008442 <_dtoa_r+0x382>
 8008414:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008418:	4b93      	ldr	r3, [pc, #588]	; (8008668 <_dtoa_r+0x5a8>)
 800841a:	2703      	movs	r7, #3
 800841c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008420:	f7f8 f984 	bl	800072c <__aeabi_ddiv>
 8008424:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008428:	f004 040f 	and.w	r4, r4, #15
 800842c:	4e8e      	ldr	r6, [pc, #568]	; (8008668 <_dtoa_r+0x5a8>)
 800842e:	b954      	cbnz	r4, 8008446 <_dtoa_r+0x386>
 8008430:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008434:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008438:	f7f8 f978 	bl	800072c <__aeabi_ddiv>
 800843c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008440:	e029      	b.n	8008496 <_dtoa_r+0x3d6>
 8008442:	2702      	movs	r7, #2
 8008444:	e7f2      	b.n	800842c <_dtoa_r+0x36c>
 8008446:	07e1      	lsls	r1, r4, #31
 8008448:	d508      	bpl.n	800845c <_dtoa_r+0x39c>
 800844a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800844e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008452:	f7f8 f841 	bl	80004d8 <__aeabi_dmul>
 8008456:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800845a:	3701      	adds	r7, #1
 800845c:	1064      	asrs	r4, r4, #1
 800845e:	3608      	adds	r6, #8
 8008460:	e7e5      	b.n	800842e <_dtoa_r+0x36e>
 8008462:	f000 80a5 	beq.w	80085b0 <_dtoa_r+0x4f0>
 8008466:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800846a:	f1ca 0400 	rsb	r4, sl, #0
 800846e:	4b7d      	ldr	r3, [pc, #500]	; (8008664 <_dtoa_r+0x5a4>)
 8008470:	f004 020f 	and.w	r2, r4, #15
 8008474:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847c:	f7f8 f82c 	bl	80004d8 <__aeabi_dmul>
 8008480:	2702      	movs	r7, #2
 8008482:	2300      	movs	r3, #0
 8008484:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008488:	4e77      	ldr	r6, [pc, #476]	; (8008668 <_dtoa_r+0x5a8>)
 800848a:	1124      	asrs	r4, r4, #4
 800848c:	2c00      	cmp	r4, #0
 800848e:	f040 8084 	bne.w	800859a <_dtoa_r+0x4da>
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1d2      	bne.n	800843c <_dtoa_r+0x37c>
 8008496:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008498:	2b00      	cmp	r3, #0
 800849a:	f000 808b 	beq.w	80085b4 <_dtoa_r+0x4f4>
 800849e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80084a2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80084a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80084aa:	2200      	movs	r2, #0
 80084ac:	4b6f      	ldr	r3, [pc, #444]	; (800866c <_dtoa_r+0x5ac>)
 80084ae:	f7f8 fa85 	bl	80009bc <__aeabi_dcmplt>
 80084b2:	2800      	cmp	r0, #0
 80084b4:	d07e      	beq.n	80085b4 <_dtoa_r+0x4f4>
 80084b6:	9b08      	ldr	r3, [sp, #32]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d07b      	beq.n	80085b4 <_dtoa_r+0x4f4>
 80084bc:	f1b9 0f00 	cmp.w	r9, #0
 80084c0:	dd38      	ble.n	8008534 <_dtoa_r+0x474>
 80084c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80084c6:	2200      	movs	r2, #0
 80084c8:	4b69      	ldr	r3, [pc, #420]	; (8008670 <_dtoa_r+0x5b0>)
 80084ca:	f7f8 f805 	bl	80004d8 <__aeabi_dmul>
 80084ce:	464c      	mov	r4, r9
 80084d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084d4:	f10a 38ff 	add.w	r8, sl, #4294967295
 80084d8:	3701      	adds	r7, #1
 80084da:	4638      	mov	r0, r7
 80084dc:	f7f7 ff92 	bl	8000404 <__aeabi_i2d>
 80084e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084e4:	f7f7 fff8 	bl	80004d8 <__aeabi_dmul>
 80084e8:	2200      	movs	r2, #0
 80084ea:	4b62      	ldr	r3, [pc, #392]	; (8008674 <_dtoa_r+0x5b4>)
 80084ec:	f7f7 fe3e 	bl	800016c <__adddf3>
 80084f0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80084f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80084f8:	9611      	str	r6, [sp, #68]	; 0x44
 80084fa:	2c00      	cmp	r4, #0
 80084fc:	d15d      	bne.n	80085ba <_dtoa_r+0x4fa>
 80084fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008502:	2200      	movs	r2, #0
 8008504:	4b5c      	ldr	r3, [pc, #368]	; (8008678 <_dtoa_r+0x5b8>)
 8008506:	f7f7 fe2f 	bl	8000168 <__aeabi_dsub>
 800850a:	4602      	mov	r2, r0
 800850c:	460b      	mov	r3, r1
 800850e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008512:	4633      	mov	r3, r6
 8008514:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008516:	f7f8 fa6f 	bl	80009f8 <__aeabi_dcmpgt>
 800851a:	2800      	cmp	r0, #0
 800851c:	f040 829c 	bne.w	8008a58 <_dtoa_r+0x998>
 8008520:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008524:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008526:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800852a:	f7f8 fa47 	bl	80009bc <__aeabi_dcmplt>
 800852e:	2800      	cmp	r0, #0
 8008530:	f040 8290 	bne.w	8008a54 <_dtoa_r+0x994>
 8008534:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008538:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800853c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800853e:	2b00      	cmp	r3, #0
 8008540:	f2c0 8152 	blt.w	80087e8 <_dtoa_r+0x728>
 8008544:	f1ba 0f0e 	cmp.w	sl, #14
 8008548:	f300 814e 	bgt.w	80087e8 <_dtoa_r+0x728>
 800854c:	4b45      	ldr	r3, [pc, #276]	; (8008664 <_dtoa_r+0x5a4>)
 800854e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008552:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008556:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800855a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800855c:	2b00      	cmp	r3, #0
 800855e:	f280 80db 	bge.w	8008718 <_dtoa_r+0x658>
 8008562:	9b08      	ldr	r3, [sp, #32]
 8008564:	2b00      	cmp	r3, #0
 8008566:	f300 80d7 	bgt.w	8008718 <_dtoa_r+0x658>
 800856a:	f040 8272 	bne.w	8008a52 <_dtoa_r+0x992>
 800856e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008572:	2200      	movs	r2, #0
 8008574:	4b40      	ldr	r3, [pc, #256]	; (8008678 <_dtoa_r+0x5b8>)
 8008576:	f7f7 ffaf 	bl	80004d8 <__aeabi_dmul>
 800857a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800857e:	f7f8 fa31 	bl	80009e4 <__aeabi_dcmpge>
 8008582:	9c08      	ldr	r4, [sp, #32]
 8008584:	4626      	mov	r6, r4
 8008586:	2800      	cmp	r0, #0
 8008588:	f040 8248 	bne.w	8008a1c <_dtoa_r+0x95c>
 800858c:	2331      	movs	r3, #49	; 0x31
 800858e:	9f03      	ldr	r7, [sp, #12]
 8008590:	f10a 0a01 	add.w	sl, sl, #1
 8008594:	f807 3b01 	strb.w	r3, [r7], #1
 8008598:	e244      	b.n	8008a24 <_dtoa_r+0x964>
 800859a:	07e2      	lsls	r2, r4, #31
 800859c:	d505      	bpl.n	80085aa <_dtoa_r+0x4ea>
 800859e:	e9d6 2300 	ldrd	r2, r3, [r6]
 80085a2:	f7f7 ff99 	bl	80004d8 <__aeabi_dmul>
 80085a6:	2301      	movs	r3, #1
 80085a8:	3701      	adds	r7, #1
 80085aa:	1064      	asrs	r4, r4, #1
 80085ac:	3608      	adds	r6, #8
 80085ae:	e76d      	b.n	800848c <_dtoa_r+0x3cc>
 80085b0:	2702      	movs	r7, #2
 80085b2:	e770      	b.n	8008496 <_dtoa_r+0x3d6>
 80085b4:	46d0      	mov	r8, sl
 80085b6:	9c08      	ldr	r4, [sp, #32]
 80085b8:	e78f      	b.n	80084da <_dtoa_r+0x41a>
 80085ba:	9903      	ldr	r1, [sp, #12]
 80085bc:	4b29      	ldr	r3, [pc, #164]	; (8008664 <_dtoa_r+0x5a4>)
 80085be:	4421      	add	r1, r4
 80085c0:	9112      	str	r1, [sp, #72]	; 0x48
 80085c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80085c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085c8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80085cc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80085d0:	2900      	cmp	r1, #0
 80085d2:	d055      	beq.n	8008680 <_dtoa_r+0x5c0>
 80085d4:	2000      	movs	r0, #0
 80085d6:	4929      	ldr	r1, [pc, #164]	; (800867c <_dtoa_r+0x5bc>)
 80085d8:	f7f8 f8a8 	bl	800072c <__aeabi_ddiv>
 80085dc:	463b      	mov	r3, r7
 80085de:	4632      	mov	r2, r6
 80085e0:	f7f7 fdc2 	bl	8000168 <__aeabi_dsub>
 80085e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80085e8:	9f03      	ldr	r7, [sp, #12]
 80085ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085ee:	f7f8 fa23 	bl	8000a38 <__aeabi_d2iz>
 80085f2:	4604      	mov	r4, r0
 80085f4:	f7f7 ff06 	bl	8000404 <__aeabi_i2d>
 80085f8:	4602      	mov	r2, r0
 80085fa:	460b      	mov	r3, r1
 80085fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008600:	f7f7 fdb2 	bl	8000168 <__aeabi_dsub>
 8008604:	4602      	mov	r2, r0
 8008606:	460b      	mov	r3, r1
 8008608:	3430      	adds	r4, #48	; 0x30
 800860a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800860e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008612:	f807 4b01 	strb.w	r4, [r7], #1
 8008616:	f7f8 f9d1 	bl	80009bc <__aeabi_dcmplt>
 800861a:	2800      	cmp	r0, #0
 800861c:	d174      	bne.n	8008708 <_dtoa_r+0x648>
 800861e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008622:	2000      	movs	r0, #0
 8008624:	4911      	ldr	r1, [pc, #68]	; (800866c <_dtoa_r+0x5ac>)
 8008626:	f7f7 fd9f 	bl	8000168 <__aeabi_dsub>
 800862a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800862e:	f7f8 f9c5 	bl	80009bc <__aeabi_dcmplt>
 8008632:	2800      	cmp	r0, #0
 8008634:	f040 80b7 	bne.w	80087a6 <_dtoa_r+0x6e6>
 8008638:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800863a:	429f      	cmp	r7, r3
 800863c:	f43f af7a 	beq.w	8008534 <_dtoa_r+0x474>
 8008640:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008644:	2200      	movs	r2, #0
 8008646:	4b0a      	ldr	r3, [pc, #40]	; (8008670 <_dtoa_r+0x5b0>)
 8008648:	f7f7 ff46 	bl	80004d8 <__aeabi_dmul>
 800864c:	2200      	movs	r2, #0
 800864e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008652:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008656:	4b06      	ldr	r3, [pc, #24]	; (8008670 <_dtoa_r+0x5b0>)
 8008658:	f7f7 ff3e 	bl	80004d8 <__aeabi_dmul>
 800865c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008660:	e7c3      	b.n	80085ea <_dtoa_r+0x52a>
 8008662:	bf00      	nop
 8008664:	0800a7b8 	.word	0x0800a7b8
 8008668:	0800a790 	.word	0x0800a790
 800866c:	3ff00000 	.word	0x3ff00000
 8008670:	40240000 	.word	0x40240000
 8008674:	401c0000 	.word	0x401c0000
 8008678:	40140000 	.word	0x40140000
 800867c:	3fe00000 	.word	0x3fe00000
 8008680:	4630      	mov	r0, r6
 8008682:	4639      	mov	r1, r7
 8008684:	f7f7 ff28 	bl	80004d8 <__aeabi_dmul>
 8008688:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800868a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800868e:	9c03      	ldr	r4, [sp, #12]
 8008690:	9314      	str	r3, [sp, #80]	; 0x50
 8008692:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008696:	f7f8 f9cf 	bl	8000a38 <__aeabi_d2iz>
 800869a:	9015      	str	r0, [sp, #84]	; 0x54
 800869c:	f7f7 feb2 	bl	8000404 <__aeabi_i2d>
 80086a0:	4602      	mov	r2, r0
 80086a2:	460b      	mov	r3, r1
 80086a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086a8:	f7f7 fd5e 	bl	8000168 <__aeabi_dsub>
 80086ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086ae:	4606      	mov	r6, r0
 80086b0:	3330      	adds	r3, #48	; 0x30
 80086b2:	f804 3b01 	strb.w	r3, [r4], #1
 80086b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80086b8:	460f      	mov	r7, r1
 80086ba:	429c      	cmp	r4, r3
 80086bc:	f04f 0200 	mov.w	r2, #0
 80086c0:	d124      	bne.n	800870c <_dtoa_r+0x64c>
 80086c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80086c6:	4bb0      	ldr	r3, [pc, #704]	; (8008988 <_dtoa_r+0x8c8>)
 80086c8:	f7f7 fd50 	bl	800016c <__adddf3>
 80086cc:	4602      	mov	r2, r0
 80086ce:	460b      	mov	r3, r1
 80086d0:	4630      	mov	r0, r6
 80086d2:	4639      	mov	r1, r7
 80086d4:	f7f8 f990 	bl	80009f8 <__aeabi_dcmpgt>
 80086d8:	2800      	cmp	r0, #0
 80086da:	d163      	bne.n	80087a4 <_dtoa_r+0x6e4>
 80086dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80086e0:	2000      	movs	r0, #0
 80086e2:	49a9      	ldr	r1, [pc, #676]	; (8008988 <_dtoa_r+0x8c8>)
 80086e4:	f7f7 fd40 	bl	8000168 <__aeabi_dsub>
 80086e8:	4602      	mov	r2, r0
 80086ea:	460b      	mov	r3, r1
 80086ec:	4630      	mov	r0, r6
 80086ee:	4639      	mov	r1, r7
 80086f0:	f7f8 f964 	bl	80009bc <__aeabi_dcmplt>
 80086f4:	2800      	cmp	r0, #0
 80086f6:	f43f af1d 	beq.w	8008534 <_dtoa_r+0x474>
 80086fa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80086fc:	1e7b      	subs	r3, r7, #1
 80086fe:	9314      	str	r3, [sp, #80]	; 0x50
 8008700:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008704:	2b30      	cmp	r3, #48	; 0x30
 8008706:	d0f8      	beq.n	80086fa <_dtoa_r+0x63a>
 8008708:	46c2      	mov	sl, r8
 800870a:	e03b      	b.n	8008784 <_dtoa_r+0x6c4>
 800870c:	4b9f      	ldr	r3, [pc, #636]	; (800898c <_dtoa_r+0x8cc>)
 800870e:	f7f7 fee3 	bl	80004d8 <__aeabi_dmul>
 8008712:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008716:	e7bc      	b.n	8008692 <_dtoa_r+0x5d2>
 8008718:	9f03      	ldr	r7, [sp, #12]
 800871a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800871e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008722:	4640      	mov	r0, r8
 8008724:	4649      	mov	r1, r9
 8008726:	f7f8 f801 	bl	800072c <__aeabi_ddiv>
 800872a:	f7f8 f985 	bl	8000a38 <__aeabi_d2iz>
 800872e:	4604      	mov	r4, r0
 8008730:	f7f7 fe68 	bl	8000404 <__aeabi_i2d>
 8008734:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008738:	f7f7 fece 	bl	80004d8 <__aeabi_dmul>
 800873c:	4602      	mov	r2, r0
 800873e:	460b      	mov	r3, r1
 8008740:	4640      	mov	r0, r8
 8008742:	4649      	mov	r1, r9
 8008744:	f7f7 fd10 	bl	8000168 <__aeabi_dsub>
 8008748:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800874c:	f807 6b01 	strb.w	r6, [r7], #1
 8008750:	9e03      	ldr	r6, [sp, #12]
 8008752:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008756:	1bbe      	subs	r6, r7, r6
 8008758:	45b4      	cmp	ip, r6
 800875a:	4602      	mov	r2, r0
 800875c:	460b      	mov	r3, r1
 800875e:	d136      	bne.n	80087ce <_dtoa_r+0x70e>
 8008760:	f7f7 fd04 	bl	800016c <__adddf3>
 8008764:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008768:	4680      	mov	r8, r0
 800876a:	4689      	mov	r9, r1
 800876c:	f7f8 f944 	bl	80009f8 <__aeabi_dcmpgt>
 8008770:	bb58      	cbnz	r0, 80087ca <_dtoa_r+0x70a>
 8008772:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008776:	4640      	mov	r0, r8
 8008778:	4649      	mov	r1, r9
 800877a:	f7f8 f915 	bl	80009a8 <__aeabi_dcmpeq>
 800877e:	b108      	cbz	r0, 8008784 <_dtoa_r+0x6c4>
 8008780:	07e1      	lsls	r1, r4, #31
 8008782:	d422      	bmi.n	80087ca <_dtoa_r+0x70a>
 8008784:	4628      	mov	r0, r5
 8008786:	4659      	mov	r1, fp
 8008788:	f000 faf4 	bl	8008d74 <_Bfree>
 800878c:	2300      	movs	r3, #0
 800878e:	703b      	strb	r3, [r7, #0]
 8008790:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008792:	f10a 0001 	add.w	r0, sl, #1
 8008796:	6018      	str	r0, [r3, #0]
 8008798:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800879a:	2b00      	cmp	r3, #0
 800879c:	f43f acde 	beq.w	800815c <_dtoa_r+0x9c>
 80087a0:	601f      	str	r7, [r3, #0]
 80087a2:	e4db      	b.n	800815c <_dtoa_r+0x9c>
 80087a4:	4627      	mov	r7, r4
 80087a6:	463b      	mov	r3, r7
 80087a8:	461f      	mov	r7, r3
 80087aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087ae:	2a39      	cmp	r2, #57	; 0x39
 80087b0:	d107      	bne.n	80087c2 <_dtoa_r+0x702>
 80087b2:	9a03      	ldr	r2, [sp, #12]
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d1f7      	bne.n	80087a8 <_dtoa_r+0x6e8>
 80087b8:	2230      	movs	r2, #48	; 0x30
 80087ba:	9903      	ldr	r1, [sp, #12]
 80087bc:	f108 0801 	add.w	r8, r8, #1
 80087c0:	700a      	strb	r2, [r1, #0]
 80087c2:	781a      	ldrb	r2, [r3, #0]
 80087c4:	3201      	adds	r2, #1
 80087c6:	701a      	strb	r2, [r3, #0]
 80087c8:	e79e      	b.n	8008708 <_dtoa_r+0x648>
 80087ca:	46d0      	mov	r8, sl
 80087cc:	e7eb      	b.n	80087a6 <_dtoa_r+0x6e6>
 80087ce:	2200      	movs	r2, #0
 80087d0:	4b6e      	ldr	r3, [pc, #440]	; (800898c <_dtoa_r+0x8cc>)
 80087d2:	f7f7 fe81 	bl	80004d8 <__aeabi_dmul>
 80087d6:	2200      	movs	r2, #0
 80087d8:	2300      	movs	r3, #0
 80087da:	4680      	mov	r8, r0
 80087dc:	4689      	mov	r9, r1
 80087de:	f7f8 f8e3 	bl	80009a8 <__aeabi_dcmpeq>
 80087e2:	2800      	cmp	r0, #0
 80087e4:	d09b      	beq.n	800871e <_dtoa_r+0x65e>
 80087e6:	e7cd      	b.n	8008784 <_dtoa_r+0x6c4>
 80087e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80087ea:	2a00      	cmp	r2, #0
 80087ec:	f000 80d0 	beq.w	8008990 <_dtoa_r+0x8d0>
 80087f0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80087f2:	2a01      	cmp	r2, #1
 80087f4:	f300 80ae 	bgt.w	8008954 <_dtoa_r+0x894>
 80087f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80087fa:	2a00      	cmp	r2, #0
 80087fc:	f000 80a6 	beq.w	800894c <_dtoa_r+0x88c>
 8008800:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008804:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008806:	9f06      	ldr	r7, [sp, #24]
 8008808:	9a06      	ldr	r2, [sp, #24]
 800880a:	2101      	movs	r1, #1
 800880c:	441a      	add	r2, r3
 800880e:	9206      	str	r2, [sp, #24]
 8008810:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008812:	4628      	mov	r0, r5
 8008814:	441a      	add	r2, r3
 8008816:	9209      	str	r2, [sp, #36]	; 0x24
 8008818:	f000 fb62 	bl	8008ee0 <__i2b>
 800881c:	4606      	mov	r6, r0
 800881e:	2f00      	cmp	r7, #0
 8008820:	dd0c      	ble.n	800883c <_dtoa_r+0x77c>
 8008822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008824:	2b00      	cmp	r3, #0
 8008826:	dd09      	ble.n	800883c <_dtoa_r+0x77c>
 8008828:	42bb      	cmp	r3, r7
 800882a:	bfa8      	it	ge
 800882c:	463b      	movge	r3, r7
 800882e:	9a06      	ldr	r2, [sp, #24]
 8008830:	1aff      	subs	r7, r7, r3
 8008832:	1ad2      	subs	r2, r2, r3
 8008834:	9206      	str	r2, [sp, #24]
 8008836:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008838:	1ad3      	subs	r3, r2, r3
 800883a:	9309      	str	r3, [sp, #36]	; 0x24
 800883c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800883e:	b1f3      	cbz	r3, 800887e <_dtoa_r+0x7be>
 8008840:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008842:	2b00      	cmp	r3, #0
 8008844:	f000 80a8 	beq.w	8008998 <_dtoa_r+0x8d8>
 8008848:	2c00      	cmp	r4, #0
 800884a:	dd10      	ble.n	800886e <_dtoa_r+0x7ae>
 800884c:	4631      	mov	r1, r6
 800884e:	4622      	mov	r2, r4
 8008850:	4628      	mov	r0, r5
 8008852:	f000 fc03 	bl	800905c <__pow5mult>
 8008856:	465a      	mov	r2, fp
 8008858:	4601      	mov	r1, r0
 800885a:	4606      	mov	r6, r0
 800885c:	4628      	mov	r0, r5
 800885e:	f000 fb55 	bl	8008f0c <__multiply>
 8008862:	4680      	mov	r8, r0
 8008864:	4659      	mov	r1, fp
 8008866:	4628      	mov	r0, r5
 8008868:	f000 fa84 	bl	8008d74 <_Bfree>
 800886c:	46c3      	mov	fp, r8
 800886e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008870:	1b1a      	subs	r2, r3, r4
 8008872:	d004      	beq.n	800887e <_dtoa_r+0x7be>
 8008874:	4659      	mov	r1, fp
 8008876:	4628      	mov	r0, r5
 8008878:	f000 fbf0 	bl	800905c <__pow5mult>
 800887c:	4683      	mov	fp, r0
 800887e:	2101      	movs	r1, #1
 8008880:	4628      	mov	r0, r5
 8008882:	f000 fb2d 	bl	8008ee0 <__i2b>
 8008886:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008888:	4604      	mov	r4, r0
 800888a:	2b00      	cmp	r3, #0
 800888c:	f340 8086 	ble.w	800899c <_dtoa_r+0x8dc>
 8008890:	461a      	mov	r2, r3
 8008892:	4601      	mov	r1, r0
 8008894:	4628      	mov	r0, r5
 8008896:	f000 fbe1 	bl	800905c <__pow5mult>
 800889a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800889c:	4604      	mov	r4, r0
 800889e:	2b01      	cmp	r3, #1
 80088a0:	dd7f      	ble.n	80089a2 <_dtoa_r+0x8e2>
 80088a2:	f04f 0800 	mov.w	r8, #0
 80088a6:	6923      	ldr	r3, [r4, #16]
 80088a8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80088ac:	6918      	ldr	r0, [r3, #16]
 80088ae:	f000 fac9 	bl	8008e44 <__hi0bits>
 80088b2:	f1c0 0020 	rsb	r0, r0, #32
 80088b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088b8:	4418      	add	r0, r3
 80088ba:	f010 001f 	ands.w	r0, r0, #31
 80088be:	f000 8092 	beq.w	80089e6 <_dtoa_r+0x926>
 80088c2:	f1c0 0320 	rsb	r3, r0, #32
 80088c6:	2b04      	cmp	r3, #4
 80088c8:	f340 808a 	ble.w	80089e0 <_dtoa_r+0x920>
 80088cc:	f1c0 001c 	rsb	r0, r0, #28
 80088d0:	9b06      	ldr	r3, [sp, #24]
 80088d2:	4407      	add	r7, r0
 80088d4:	4403      	add	r3, r0
 80088d6:	9306      	str	r3, [sp, #24]
 80088d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088da:	4403      	add	r3, r0
 80088dc:	9309      	str	r3, [sp, #36]	; 0x24
 80088de:	9b06      	ldr	r3, [sp, #24]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	dd05      	ble.n	80088f0 <_dtoa_r+0x830>
 80088e4:	4659      	mov	r1, fp
 80088e6:	461a      	mov	r2, r3
 80088e8:	4628      	mov	r0, r5
 80088ea:	f000 fc11 	bl	8009110 <__lshift>
 80088ee:	4683      	mov	fp, r0
 80088f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	dd05      	ble.n	8008902 <_dtoa_r+0x842>
 80088f6:	4621      	mov	r1, r4
 80088f8:	461a      	mov	r2, r3
 80088fa:	4628      	mov	r0, r5
 80088fc:	f000 fc08 	bl	8009110 <__lshift>
 8008900:	4604      	mov	r4, r0
 8008902:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008904:	2b00      	cmp	r3, #0
 8008906:	d070      	beq.n	80089ea <_dtoa_r+0x92a>
 8008908:	4621      	mov	r1, r4
 800890a:	4658      	mov	r0, fp
 800890c:	f000 fc70 	bl	80091f0 <__mcmp>
 8008910:	2800      	cmp	r0, #0
 8008912:	da6a      	bge.n	80089ea <_dtoa_r+0x92a>
 8008914:	2300      	movs	r3, #0
 8008916:	4659      	mov	r1, fp
 8008918:	220a      	movs	r2, #10
 800891a:	4628      	mov	r0, r5
 800891c:	f000 fa4c 	bl	8008db8 <__multadd>
 8008920:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008922:	4683      	mov	fp, r0
 8008924:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008928:	2b00      	cmp	r3, #0
 800892a:	f000 8194 	beq.w	8008c56 <_dtoa_r+0xb96>
 800892e:	4631      	mov	r1, r6
 8008930:	2300      	movs	r3, #0
 8008932:	220a      	movs	r2, #10
 8008934:	4628      	mov	r0, r5
 8008936:	f000 fa3f 	bl	8008db8 <__multadd>
 800893a:	f1b9 0f00 	cmp.w	r9, #0
 800893e:	4606      	mov	r6, r0
 8008940:	f300 8093 	bgt.w	8008a6a <_dtoa_r+0x9aa>
 8008944:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008946:	2b02      	cmp	r3, #2
 8008948:	dc57      	bgt.n	80089fa <_dtoa_r+0x93a>
 800894a:	e08e      	b.n	8008a6a <_dtoa_r+0x9aa>
 800894c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800894e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008952:	e757      	b.n	8008804 <_dtoa_r+0x744>
 8008954:	9b08      	ldr	r3, [sp, #32]
 8008956:	1e5c      	subs	r4, r3, #1
 8008958:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800895a:	42a3      	cmp	r3, r4
 800895c:	bfb7      	itett	lt
 800895e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008960:	1b1c      	subge	r4, r3, r4
 8008962:	1ae2      	sublt	r2, r4, r3
 8008964:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008966:	bfbe      	ittt	lt
 8008968:	940a      	strlt	r4, [sp, #40]	; 0x28
 800896a:	189b      	addlt	r3, r3, r2
 800896c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800896e:	9b08      	ldr	r3, [sp, #32]
 8008970:	bfb8      	it	lt
 8008972:	2400      	movlt	r4, #0
 8008974:	2b00      	cmp	r3, #0
 8008976:	bfbb      	ittet	lt
 8008978:	9b06      	ldrlt	r3, [sp, #24]
 800897a:	9a08      	ldrlt	r2, [sp, #32]
 800897c:	9f06      	ldrge	r7, [sp, #24]
 800897e:	1a9f      	sublt	r7, r3, r2
 8008980:	bfac      	ite	ge
 8008982:	9b08      	ldrge	r3, [sp, #32]
 8008984:	2300      	movlt	r3, #0
 8008986:	e73f      	b.n	8008808 <_dtoa_r+0x748>
 8008988:	3fe00000 	.word	0x3fe00000
 800898c:	40240000 	.word	0x40240000
 8008990:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008992:	9f06      	ldr	r7, [sp, #24]
 8008994:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008996:	e742      	b.n	800881e <_dtoa_r+0x75e>
 8008998:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800899a:	e76b      	b.n	8008874 <_dtoa_r+0x7b4>
 800899c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800899e:	2b01      	cmp	r3, #1
 80089a0:	dc19      	bgt.n	80089d6 <_dtoa_r+0x916>
 80089a2:	9b04      	ldr	r3, [sp, #16]
 80089a4:	b9bb      	cbnz	r3, 80089d6 <_dtoa_r+0x916>
 80089a6:	9b05      	ldr	r3, [sp, #20]
 80089a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089ac:	b99b      	cbnz	r3, 80089d6 <_dtoa_r+0x916>
 80089ae:	9b05      	ldr	r3, [sp, #20]
 80089b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80089b4:	0d1b      	lsrs	r3, r3, #20
 80089b6:	051b      	lsls	r3, r3, #20
 80089b8:	b183      	cbz	r3, 80089dc <_dtoa_r+0x91c>
 80089ba:	f04f 0801 	mov.w	r8, #1
 80089be:	9b06      	ldr	r3, [sp, #24]
 80089c0:	3301      	adds	r3, #1
 80089c2:	9306      	str	r3, [sp, #24]
 80089c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089c6:	3301      	adds	r3, #1
 80089c8:	9309      	str	r3, [sp, #36]	; 0x24
 80089ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	f47f af6a 	bne.w	80088a6 <_dtoa_r+0x7e6>
 80089d2:	2001      	movs	r0, #1
 80089d4:	e76f      	b.n	80088b6 <_dtoa_r+0x7f6>
 80089d6:	f04f 0800 	mov.w	r8, #0
 80089da:	e7f6      	b.n	80089ca <_dtoa_r+0x90a>
 80089dc:	4698      	mov	r8, r3
 80089de:	e7f4      	b.n	80089ca <_dtoa_r+0x90a>
 80089e0:	f43f af7d 	beq.w	80088de <_dtoa_r+0x81e>
 80089e4:	4618      	mov	r0, r3
 80089e6:	301c      	adds	r0, #28
 80089e8:	e772      	b.n	80088d0 <_dtoa_r+0x810>
 80089ea:	9b08      	ldr	r3, [sp, #32]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	dc36      	bgt.n	8008a5e <_dtoa_r+0x99e>
 80089f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	dd33      	ble.n	8008a5e <_dtoa_r+0x99e>
 80089f6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80089fa:	f1b9 0f00 	cmp.w	r9, #0
 80089fe:	d10d      	bne.n	8008a1c <_dtoa_r+0x95c>
 8008a00:	4621      	mov	r1, r4
 8008a02:	464b      	mov	r3, r9
 8008a04:	2205      	movs	r2, #5
 8008a06:	4628      	mov	r0, r5
 8008a08:	f000 f9d6 	bl	8008db8 <__multadd>
 8008a0c:	4601      	mov	r1, r0
 8008a0e:	4604      	mov	r4, r0
 8008a10:	4658      	mov	r0, fp
 8008a12:	f000 fbed 	bl	80091f0 <__mcmp>
 8008a16:	2800      	cmp	r0, #0
 8008a18:	f73f adb8 	bgt.w	800858c <_dtoa_r+0x4cc>
 8008a1c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008a1e:	9f03      	ldr	r7, [sp, #12]
 8008a20:	ea6f 0a03 	mvn.w	sl, r3
 8008a24:	f04f 0800 	mov.w	r8, #0
 8008a28:	4621      	mov	r1, r4
 8008a2a:	4628      	mov	r0, r5
 8008a2c:	f000 f9a2 	bl	8008d74 <_Bfree>
 8008a30:	2e00      	cmp	r6, #0
 8008a32:	f43f aea7 	beq.w	8008784 <_dtoa_r+0x6c4>
 8008a36:	f1b8 0f00 	cmp.w	r8, #0
 8008a3a:	d005      	beq.n	8008a48 <_dtoa_r+0x988>
 8008a3c:	45b0      	cmp	r8, r6
 8008a3e:	d003      	beq.n	8008a48 <_dtoa_r+0x988>
 8008a40:	4641      	mov	r1, r8
 8008a42:	4628      	mov	r0, r5
 8008a44:	f000 f996 	bl	8008d74 <_Bfree>
 8008a48:	4631      	mov	r1, r6
 8008a4a:	4628      	mov	r0, r5
 8008a4c:	f000 f992 	bl	8008d74 <_Bfree>
 8008a50:	e698      	b.n	8008784 <_dtoa_r+0x6c4>
 8008a52:	2400      	movs	r4, #0
 8008a54:	4626      	mov	r6, r4
 8008a56:	e7e1      	b.n	8008a1c <_dtoa_r+0x95c>
 8008a58:	46c2      	mov	sl, r8
 8008a5a:	4626      	mov	r6, r4
 8008a5c:	e596      	b.n	800858c <_dtoa_r+0x4cc>
 8008a5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	f000 80fd 	beq.w	8008c64 <_dtoa_r+0xba4>
 8008a6a:	2f00      	cmp	r7, #0
 8008a6c:	dd05      	ble.n	8008a7a <_dtoa_r+0x9ba>
 8008a6e:	4631      	mov	r1, r6
 8008a70:	463a      	mov	r2, r7
 8008a72:	4628      	mov	r0, r5
 8008a74:	f000 fb4c 	bl	8009110 <__lshift>
 8008a78:	4606      	mov	r6, r0
 8008a7a:	f1b8 0f00 	cmp.w	r8, #0
 8008a7e:	d05c      	beq.n	8008b3a <_dtoa_r+0xa7a>
 8008a80:	4628      	mov	r0, r5
 8008a82:	6871      	ldr	r1, [r6, #4]
 8008a84:	f000 f936 	bl	8008cf4 <_Balloc>
 8008a88:	4607      	mov	r7, r0
 8008a8a:	b928      	cbnz	r0, 8008a98 <_dtoa_r+0x9d8>
 8008a8c:	4602      	mov	r2, r0
 8008a8e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008a92:	4b7f      	ldr	r3, [pc, #508]	; (8008c90 <_dtoa_r+0xbd0>)
 8008a94:	f7ff bb28 	b.w	80080e8 <_dtoa_r+0x28>
 8008a98:	6932      	ldr	r2, [r6, #16]
 8008a9a:	f106 010c 	add.w	r1, r6, #12
 8008a9e:	3202      	adds	r2, #2
 8008aa0:	0092      	lsls	r2, r2, #2
 8008aa2:	300c      	adds	r0, #12
 8008aa4:	f7fe fd58 	bl	8007558 <memcpy>
 8008aa8:	2201      	movs	r2, #1
 8008aaa:	4639      	mov	r1, r7
 8008aac:	4628      	mov	r0, r5
 8008aae:	f000 fb2f 	bl	8009110 <__lshift>
 8008ab2:	46b0      	mov	r8, r6
 8008ab4:	4606      	mov	r6, r0
 8008ab6:	9b03      	ldr	r3, [sp, #12]
 8008ab8:	3301      	adds	r3, #1
 8008aba:	9308      	str	r3, [sp, #32]
 8008abc:	9b03      	ldr	r3, [sp, #12]
 8008abe:	444b      	add	r3, r9
 8008ac0:	930a      	str	r3, [sp, #40]	; 0x28
 8008ac2:	9b04      	ldr	r3, [sp, #16]
 8008ac4:	f003 0301 	and.w	r3, r3, #1
 8008ac8:	9309      	str	r3, [sp, #36]	; 0x24
 8008aca:	9b08      	ldr	r3, [sp, #32]
 8008acc:	4621      	mov	r1, r4
 8008ace:	3b01      	subs	r3, #1
 8008ad0:	4658      	mov	r0, fp
 8008ad2:	9304      	str	r3, [sp, #16]
 8008ad4:	f7ff fa66 	bl	8007fa4 <quorem>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	4641      	mov	r1, r8
 8008adc:	3330      	adds	r3, #48	; 0x30
 8008ade:	9006      	str	r0, [sp, #24]
 8008ae0:	4658      	mov	r0, fp
 8008ae2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ae4:	f000 fb84 	bl	80091f0 <__mcmp>
 8008ae8:	4632      	mov	r2, r6
 8008aea:	4681      	mov	r9, r0
 8008aec:	4621      	mov	r1, r4
 8008aee:	4628      	mov	r0, r5
 8008af0:	f000 fb9a 	bl	8009228 <__mdiff>
 8008af4:	68c2      	ldr	r2, [r0, #12]
 8008af6:	4607      	mov	r7, r0
 8008af8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008afa:	bb02      	cbnz	r2, 8008b3e <_dtoa_r+0xa7e>
 8008afc:	4601      	mov	r1, r0
 8008afe:	4658      	mov	r0, fp
 8008b00:	f000 fb76 	bl	80091f0 <__mcmp>
 8008b04:	4602      	mov	r2, r0
 8008b06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b08:	4639      	mov	r1, r7
 8008b0a:	4628      	mov	r0, r5
 8008b0c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008b10:	f000 f930 	bl	8008d74 <_Bfree>
 8008b14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b18:	9f08      	ldr	r7, [sp, #32]
 8008b1a:	ea43 0102 	orr.w	r1, r3, r2
 8008b1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b20:	430b      	orrs	r3, r1
 8008b22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b24:	d10d      	bne.n	8008b42 <_dtoa_r+0xa82>
 8008b26:	2b39      	cmp	r3, #57	; 0x39
 8008b28:	d029      	beq.n	8008b7e <_dtoa_r+0xabe>
 8008b2a:	f1b9 0f00 	cmp.w	r9, #0
 8008b2e:	dd01      	ble.n	8008b34 <_dtoa_r+0xa74>
 8008b30:	9b06      	ldr	r3, [sp, #24]
 8008b32:	3331      	adds	r3, #49	; 0x31
 8008b34:	9a04      	ldr	r2, [sp, #16]
 8008b36:	7013      	strb	r3, [r2, #0]
 8008b38:	e776      	b.n	8008a28 <_dtoa_r+0x968>
 8008b3a:	4630      	mov	r0, r6
 8008b3c:	e7b9      	b.n	8008ab2 <_dtoa_r+0x9f2>
 8008b3e:	2201      	movs	r2, #1
 8008b40:	e7e2      	b.n	8008b08 <_dtoa_r+0xa48>
 8008b42:	f1b9 0f00 	cmp.w	r9, #0
 8008b46:	db06      	blt.n	8008b56 <_dtoa_r+0xa96>
 8008b48:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008b4a:	ea41 0909 	orr.w	r9, r1, r9
 8008b4e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b50:	ea59 0101 	orrs.w	r1, r9, r1
 8008b54:	d120      	bne.n	8008b98 <_dtoa_r+0xad8>
 8008b56:	2a00      	cmp	r2, #0
 8008b58:	ddec      	ble.n	8008b34 <_dtoa_r+0xa74>
 8008b5a:	4659      	mov	r1, fp
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	4628      	mov	r0, r5
 8008b60:	9308      	str	r3, [sp, #32]
 8008b62:	f000 fad5 	bl	8009110 <__lshift>
 8008b66:	4621      	mov	r1, r4
 8008b68:	4683      	mov	fp, r0
 8008b6a:	f000 fb41 	bl	80091f0 <__mcmp>
 8008b6e:	2800      	cmp	r0, #0
 8008b70:	9b08      	ldr	r3, [sp, #32]
 8008b72:	dc02      	bgt.n	8008b7a <_dtoa_r+0xaba>
 8008b74:	d1de      	bne.n	8008b34 <_dtoa_r+0xa74>
 8008b76:	07da      	lsls	r2, r3, #31
 8008b78:	d5dc      	bpl.n	8008b34 <_dtoa_r+0xa74>
 8008b7a:	2b39      	cmp	r3, #57	; 0x39
 8008b7c:	d1d8      	bne.n	8008b30 <_dtoa_r+0xa70>
 8008b7e:	2339      	movs	r3, #57	; 0x39
 8008b80:	9a04      	ldr	r2, [sp, #16]
 8008b82:	7013      	strb	r3, [r2, #0]
 8008b84:	463b      	mov	r3, r7
 8008b86:	461f      	mov	r7, r3
 8008b88:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008b8c:	3b01      	subs	r3, #1
 8008b8e:	2a39      	cmp	r2, #57	; 0x39
 8008b90:	d050      	beq.n	8008c34 <_dtoa_r+0xb74>
 8008b92:	3201      	adds	r2, #1
 8008b94:	701a      	strb	r2, [r3, #0]
 8008b96:	e747      	b.n	8008a28 <_dtoa_r+0x968>
 8008b98:	2a00      	cmp	r2, #0
 8008b9a:	dd03      	ble.n	8008ba4 <_dtoa_r+0xae4>
 8008b9c:	2b39      	cmp	r3, #57	; 0x39
 8008b9e:	d0ee      	beq.n	8008b7e <_dtoa_r+0xabe>
 8008ba0:	3301      	adds	r3, #1
 8008ba2:	e7c7      	b.n	8008b34 <_dtoa_r+0xa74>
 8008ba4:	9a08      	ldr	r2, [sp, #32]
 8008ba6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008ba8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008bac:	428a      	cmp	r2, r1
 8008bae:	d02a      	beq.n	8008c06 <_dtoa_r+0xb46>
 8008bb0:	4659      	mov	r1, fp
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	220a      	movs	r2, #10
 8008bb6:	4628      	mov	r0, r5
 8008bb8:	f000 f8fe 	bl	8008db8 <__multadd>
 8008bbc:	45b0      	cmp	r8, r6
 8008bbe:	4683      	mov	fp, r0
 8008bc0:	f04f 0300 	mov.w	r3, #0
 8008bc4:	f04f 020a 	mov.w	r2, #10
 8008bc8:	4641      	mov	r1, r8
 8008bca:	4628      	mov	r0, r5
 8008bcc:	d107      	bne.n	8008bde <_dtoa_r+0xb1e>
 8008bce:	f000 f8f3 	bl	8008db8 <__multadd>
 8008bd2:	4680      	mov	r8, r0
 8008bd4:	4606      	mov	r6, r0
 8008bd6:	9b08      	ldr	r3, [sp, #32]
 8008bd8:	3301      	adds	r3, #1
 8008bda:	9308      	str	r3, [sp, #32]
 8008bdc:	e775      	b.n	8008aca <_dtoa_r+0xa0a>
 8008bde:	f000 f8eb 	bl	8008db8 <__multadd>
 8008be2:	4631      	mov	r1, r6
 8008be4:	4680      	mov	r8, r0
 8008be6:	2300      	movs	r3, #0
 8008be8:	220a      	movs	r2, #10
 8008bea:	4628      	mov	r0, r5
 8008bec:	f000 f8e4 	bl	8008db8 <__multadd>
 8008bf0:	4606      	mov	r6, r0
 8008bf2:	e7f0      	b.n	8008bd6 <_dtoa_r+0xb16>
 8008bf4:	f1b9 0f00 	cmp.w	r9, #0
 8008bf8:	bfcc      	ite	gt
 8008bfa:	464f      	movgt	r7, r9
 8008bfc:	2701      	movle	r7, #1
 8008bfe:	f04f 0800 	mov.w	r8, #0
 8008c02:	9a03      	ldr	r2, [sp, #12]
 8008c04:	4417      	add	r7, r2
 8008c06:	4659      	mov	r1, fp
 8008c08:	2201      	movs	r2, #1
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	9308      	str	r3, [sp, #32]
 8008c0e:	f000 fa7f 	bl	8009110 <__lshift>
 8008c12:	4621      	mov	r1, r4
 8008c14:	4683      	mov	fp, r0
 8008c16:	f000 faeb 	bl	80091f0 <__mcmp>
 8008c1a:	2800      	cmp	r0, #0
 8008c1c:	dcb2      	bgt.n	8008b84 <_dtoa_r+0xac4>
 8008c1e:	d102      	bne.n	8008c26 <_dtoa_r+0xb66>
 8008c20:	9b08      	ldr	r3, [sp, #32]
 8008c22:	07db      	lsls	r3, r3, #31
 8008c24:	d4ae      	bmi.n	8008b84 <_dtoa_r+0xac4>
 8008c26:	463b      	mov	r3, r7
 8008c28:	461f      	mov	r7, r3
 8008c2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c2e:	2a30      	cmp	r2, #48	; 0x30
 8008c30:	d0fa      	beq.n	8008c28 <_dtoa_r+0xb68>
 8008c32:	e6f9      	b.n	8008a28 <_dtoa_r+0x968>
 8008c34:	9a03      	ldr	r2, [sp, #12]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d1a5      	bne.n	8008b86 <_dtoa_r+0xac6>
 8008c3a:	2331      	movs	r3, #49	; 0x31
 8008c3c:	f10a 0a01 	add.w	sl, sl, #1
 8008c40:	e779      	b.n	8008b36 <_dtoa_r+0xa76>
 8008c42:	4b14      	ldr	r3, [pc, #80]	; (8008c94 <_dtoa_r+0xbd4>)
 8008c44:	f7ff baa8 	b.w	8008198 <_dtoa_r+0xd8>
 8008c48:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	f47f aa81 	bne.w	8008152 <_dtoa_r+0x92>
 8008c50:	4b11      	ldr	r3, [pc, #68]	; (8008c98 <_dtoa_r+0xbd8>)
 8008c52:	f7ff baa1 	b.w	8008198 <_dtoa_r+0xd8>
 8008c56:	f1b9 0f00 	cmp.w	r9, #0
 8008c5a:	dc03      	bgt.n	8008c64 <_dtoa_r+0xba4>
 8008c5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c5e:	2b02      	cmp	r3, #2
 8008c60:	f73f aecb 	bgt.w	80089fa <_dtoa_r+0x93a>
 8008c64:	9f03      	ldr	r7, [sp, #12]
 8008c66:	4621      	mov	r1, r4
 8008c68:	4658      	mov	r0, fp
 8008c6a:	f7ff f99b 	bl	8007fa4 <quorem>
 8008c6e:	9a03      	ldr	r2, [sp, #12]
 8008c70:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008c74:	f807 3b01 	strb.w	r3, [r7], #1
 8008c78:	1aba      	subs	r2, r7, r2
 8008c7a:	4591      	cmp	r9, r2
 8008c7c:	ddba      	ble.n	8008bf4 <_dtoa_r+0xb34>
 8008c7e:	4659      	mov	r1, fp
 8008c80:	2300      	movs	r3, #0
 8008c82:	220a      	movs	r2, #10
 8008c84:	4628      	mov	r0, r5
 8008c86:	f000 f897 	bl	8008db8 <__multadd>
 8008c8a:	4683      	mov	fp, r0
 8008c8c:	e7eb      	b.n	8008c66 <_dtoa_r+0xba6>
 8008c8e:	bf00      	nop
 8008c90:	0800a720 	.word	0x0800a720
 8008c94:	0800a5e4 	.word	0x0800a5e4
 8008c98:	0800a6b8 	.word	0x0800a6b8

08008c9c <fiprintf>:
 8008c9c:	b40e      	push	{r1, r2, r3}
 8008c9e:	b503      	push	{r0, r1, lr}
 8008ca0:	4601      	mov	r1, r0
 8008ca2:	ab03      	add	r3, sp, #12
 8008ca4:	4805      	ldr	r0, [pc, #20]	; (8008cbc <fiprintf+0x20>)
 8008ca6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008caa:	6800      	ldr	r0, [r0, #0]
 8008cac:	9301      	str	r3, [sp, #4]
 8008cae:	f000 fe17 	bl	80098e0 <_vfiprintf_r>
 8008cb2:	b002      	add	sp, #8
 8008cb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008cb8:	b003      	add	sp, #12
 8008cba:	4770      	bx	lr
 8008cbc:	2000007c 	.word	0x2000007c

08008cc0 <_localeconv_r>:
 8008cc0:	4800      	ldr	r0, [pc, #0]	; (8008cc4 <_localeconv_r+0x4>)
 8008cc2:	4770      	bx	lr
 8008cc4:	200001d0 	.word	0x200001d0

08008cc8 <malloc>:
 8008cc8:	4b02      	ldr	r3, [pc, #8]	; (8008cd4 <malloc+0xc>)
 8008cca:	4601      	mov	r1, r0
 8008ccc:	6818      	ldr	r0, [r3, #0]
 8008cce:	f000 bc0f 	b.w	80094f0 <_malloc_r>
 8008cd2:	bf00      	nop
 8008cd4:	2000007c 	.word	0x2000007c

08008cd8 <memchr>:
 8008cd8:	4603      	mov	r3, r0
 8008cda:	b510      	push	{r4, lr}
 8008cdc:	b2c9      	uxtb	r1, r1
 8008cde:	4402      	add	r2, r0
 8008ce0:	4293      	cmp	r3, r2
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	d101      	bne.n	8008cea <memchr+0x12>
 8008ce6:	2000      	movs	r0, #0
 8008ce8:	e003      	b.n	8008cf2 <memchr+0x1a>
 8008cea:	7804      	ldrb	r4, [r0, #0]
 8008cec:	3301      	adds	r3, #1
 8008cee:	428c      	cmp	r4, r1
 8008cf0:	d1f6      	bne.n	8008ce0 <memchr+0x8>
 8008cf2:	bd10      	pop	{r4, pc}

08008cf4 <_Balloc>:
 8008cf4:	b570      	push	{r4, r5, r6, lr}
 8008cf6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008cf8:	4604      	mov	r4, r0
 8008cfa:	460d      	mov	r5, r1
 8008cfc:	b976      	cbnz	r6, 8008d1c <_Balloc+0x28>
 8008cfe:	2010      	movs	r0, #16
 8008d00:	f7ff ffe2 	bl	8008cc8 <malloc>
 8008d04:	4602      	mov	r2, r0
 8008d06:	6260      	str	r0, [r4, #36]	; 0x24
 8008d08:	b920      	cbnz	r0, 8008d14 <_Balloc+0x20>
 8008d0a:	2166      	movs	r1, #102	; 0x66
 8008d0c:	4b17      	ldr	r3, [pc, #92]	; (8008d6c <_Balloc+0x78>)
 8008d0e:	4818      	ldr	r0, [pc, #96]	; (8008d70 <_Balloc+0x7c>)
 8008d10:	f7ff f92a 	bl	8007f68 <__assert_func>
 8008d14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d18:	6006      	str	r6, [r0, #0]
 8008d1a:	60c6      	str	r6, [r0, #12]
 8008d1c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008d1e:	68f3      	ldr	r3, [r6, #12]
 8008d20:	b183      	cbz	r3, 8008d44 <_Balloc+0x50>
 8008d22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d2a:	b9b8      	cbnz	r0, 8008d5c <_Balloc+0x68>
 8008d2c:	2101      	movs	r1, #1
 8008d2e:	fa01 f605 	lsl.w	r6, r1, r5
 8008d32:	1d72      	adds	r2, r6, #5
 8008d34:	4620      	mov	r0, r4
 8008d36:	0092      	lsls	r2, r2, #2
 8008d38:	f000 fb5e 	bl	80093f8 <_calloc_r>
 8008d3c:	b160      	cbz	r0, 8008d58 <_Balloc+0x64>
 8008d3e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008d42:	e00e      	b.n	8008d62 <_Balloc+0x6e>
 8008d44:	2221      	movs	r2, #33	; 0x21
 8008d46:	2104      	movs	r1, #4
 8008d48:	4620      	mov	r0, r4
 8008d4a:	f000 fb55 	bl	80093f8 <_calloc_r>
 8008d4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d50:	60f0      	str	r0, [r6, #12]
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d1e4      	bne.n	8008d22 <_Balloc+0x2e>
 8008d58:	2000      	movs	r0, #0
 8008d5a:	bd70      	pop	{r4, r5, r6, pc}
 8008d5c:	6802      	ldr	r2, [r0, #0]
 8008d5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d62:	2300      	movs	r3, #0
 8008d64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d68:	e7f7      	b.n	8008d5a <_Balloc+0x66>
 8008d6a:	bf00      	nop
 8008d6c:	0800a608 	.word	0x0800a608
 8008d70:	0800a731 	.word	0x0800a731

08008d74 <_Bfree>:
 8008d74:	b570      	push	{r4, r5, r6, lr}
 8008d76:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008d78:	4605      	mov	r5, r0
 8008d7a:	460c      	mov	r4, r1
 8008d7c:	b976      	cbnz	r6, 8008d9c <_Bfree+0x28>
 8008d7e:	2010      	movs	r0, #16
 8008d80:	f7ff ffa2 	bl	8008cc8 <malloc>
 8008d84:	4602      	mov	r2, r0
 8008d86:	6268      	str	r0, [r5, #36]	; 0x24
 8008d88:	b920      	cbnz	r0, 8008d94 <_Bfree+0x20>
 8008d8a:	218a      	movs	r1, #138	; 0x8a
 8008d8c:	4b08      	ldr	r3, [pc, #32]	; (8008db0 <_Bfree+0x3c>)
 8008d8e:	4809      	ldr	r0, [pc, #36]	; (8008db4 <_Bfree+0x40>)
 8008d90:	f7ff f8ea 	bl	8007f68 <__assert_func>
 8008d94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d98:	6006      	str	r6, [r0, #0]
 8008d9a:	60c6      	str	r6, [r0, #12]
 8008d9c:	b13c      	cbz	r4, 8008dae <_Bfree+0x3a>
 8008d9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008da0:	6862      	ldr	r2, [r4, #4]
 8008da2:	68db      	ldr	r3, [r3, #12]
 8008da4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008da8:	6021      	str	r1, [r4, #0]
 8008daa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008dae:	bd70      	pop	{r4, r5, r6, pc}
 8008db0:	0800a608 	.word	0x0800a608
 8008db4:	0800a731 	.word	0x0800a731

08008db8 <__multadd>:
 8008db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dbc:	4607      	mov	r7, r0
 8008dbe:	460c      	mov	r4, r1
 8008dc0:	461e      	mov	r6, r3
 8008dc2:	2000      	movs	r0, #0
 8008dc4:	690d      	ldr	r5, [r1, #16]
 8008dc6:	f101 0c14 	add.w	ip, r1, #20
 8008dca:	f8dc 3000 	ldr.w	r3, [ip]
 8008dce:	3001      	adds	r0, #1
 8008dd0:	b299      	uxth	r1, r3
 8008dd2:	fb02 6101 	mla	r1, r2, r1, r6
 8008dd6:	0c1e      	lsrs	r6, r3, #16
 8008dd8:	0c0b      	lsrs	r3, r1, #16
 8008dda:	fb02 3306 	mla	r3, r2, r6, r3
 8008dde:	b289      	uxth	r1, r1
 8008de0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008de4:	4285      	cmp	r5, r0
 8008de6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008dea:	f84c 1b04 	str.w	r1, [ip], #4
 8008dee:	dcec      	bgt.n	8008dca <__multadd+0x12>
 8008df0:	b30e      	cbz	r6, 8008e36 <__multadd+0x7e>
 8008df2:	68a3      	ldr	r3, [r4, #8]
 8008df4:	42ab      	cmp	r3, r5
 8008df6:	dc19      	bgt.n	8008e2c <__multadd+0x74>
 8008df8:	6861      	ldr	r1, [r4, #4]
 8008dfa:	4638      	mov	r0, r7
 8008dfc:	3101      	adds	r1, #1
 8008dfe:	f7ff ff79 	bl	8008cf4 <_Balloc>
 8008e02:	4680      	mov	r8, r0
 8008e04:	b928      	cbnz	r0, 8008e12 <__multadd+0x5a>
 8008e06:	4602      	mov	r2, r0
 8008e08:	21b5      	movs	r1, #181	; 0xb5
 8008e0a:	4b0c      	ldr	r3, [pc, #48]	; (8008e3c <__multadd+0x84>)
 8008e0c:	480c      	ldr	r0, [pc, #48]	; (8008e40 <__multadd+0x88>)
 8008e0e:	f7ff f8ab 	bl	8007f68 <__assert_func>
 8008e12:	6922      	ldr	r2, [r4, #16]
 8008e14:	f104 010c 	add.w	r1, r4, #12
 8008e18:	3202      	adds	r2, #2
 8008e1a:	0092      	lsls	r2, r2, #2
 8008e1c:	300c      	adds	r0, #12
 8008e1e:	f7fe fb9b 	bl	8007558 <memcpy>
 8008e22:	4621      	mov	r1, r4
 8008e24:	4638      	mov	r0, r7
 8008e26:	f7ff ffa5 	bl	8008d74 <_Bfree>
 8008e2a:	4644      	mov	r4, r8
 8008e2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008e30:	3501      	adds	r5, #1
 8008e32:	615e      	str	r6, [r3, #20]
 8008e34:	6125      	str	r5, [r4, #16]
 8008e36:	4620      	mov	r0, r4
 8008e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e3c:	0800a720 	.word	0x0800a720
 8008e40:	0800a731 	.word	0x0800a731

08008e44 <__hi0bits>:
 8008e44:	0c02      	lsrs	r2, r0, #16
 8008e46:	0412      	lsls	r2, r2, #16
 8008e48:	4603      	mov	r3, r0
 8008e4a:	b9ca      	cbnz	r2, 8008e80 <__hi0bits+0x3c>
 8008e4c:	0403      	lsls	r3, r0, #16
 8008e4e:	2010      	movs	r0, #16
 8008e50:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008e54:	bf04      	itt	eq
 8008e56:	021b      	lsleq	r3, r3, #8
 8008e58:	3008      	addeq	r0, #8
 8008e5a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008e5e:	bf04      	itt	eq
 8008e60:	011b      	lsleq	r3, r3, #4
 8008e62:	3004      	addeq	r0, #4
 8008e64:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008e68:	bf04      	itt	eq
 8008e6a:	009b      	lsleq	r3, r3, #2
 8008e6c:	3002      	addeq	r0, #2
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	db05      	blt.n	8008e7e <__hi0bits+0x3a>
 8008e72:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008e76:	f100 0001 	add.w	r0, r0, #1
 8008e7a:	bf08      	it	eq
 8008e7c:	2020      	moveq	r0, #32
 8008e7e:	4770      	bx	lr
 8008e80:	2000      	movs	r0, #0
 8008e82:	e7e5      	b.n	8008e50 <__hi0bits+0xc>

08008e84 <__lo0bits>:
 8008e84:	6803      	ldr	r3, [r0, #0]
 8008e86:	4602      	mov	r2, r0
 8008e88:	f013 0007 	ands.w	r0, r3, #7
 8008e8c:	d00b      	beq.n	8008ea6 <__lo0bits+0x22>
 8008e8e:	07d9      	lsls	r1, r3, #31
 8008e90:	d421      	bmi.n	8008ed6 <__lo0bits+0x52>
 8008e92:	0798      	lsls	r0, r3, #30
 8008e94:	bf49      	itett	mi
 8008e96:	085b      	lsrmi	r3, r3, #1
 8008e98:	089b      	lsrpl	r3, r3, #2
 8008e9a:	2001      	movmi	r0, #1
 8008e9c:	6013      	strmi	r3, [r2, #0]
 8008e9e:	bf5c      	itt	pl
 8008ea0:	2002      	movpl	r0, #2
 8008ea2:	6013      	strpl	r3, [r2, #0]
 8008ea4:	4770      	bx	lr
 8008ea6:	b299      	uxth	r1, r3
 8008ea8:	b909      	cbnz	r1, 8008eae <__lo0bits+0x2a>
 8008eaa:	2010      	movs	r0, #16
 8008eac:	0c1b      	lsrs	r3, r3, #16
 8008eae:	b2d9      	uxtb	r1, r3
 8008eb0:	b909      	cbnz	r1, 8008eb6 <__lo0bits+0x32>
 8008eb2:	3008      	adds	r0, #8
 8008eb4:	0a1b      	lsrs	r3, r3, #8
 8008eb6:	0719      	lsls	r1, r3, #28
 8008eb8:	bf04      	itt	eq
 8008eba:	091b      	lsreq	r3, r3, #4
 8008ebc:	3004      	addeq	r0, #4
 8008ebe:	0799      	lsls	r1, r3, #30
 8008ec0:	bf04      	itt	eq
 8008ec2:	089b      	lsreq	r3, r3, #2
 8008ec4:	3002      	addeq	r0, #2
 8008ec6:	07d9      	lsls	r1, r3, #31
 8008ec8:	d403      	bmi.n	8008ed2 <__lo0bits+0x4e>
 8008eca:	085b      	lsrs	r3, r3, #1
 8008ecc:	f100 0001 	add.w	r0, r0, #1
 8008ed0:	d003      	beq.n	8008eda <__lo0bits+0x56>
 8008ed2:	6013      	str	r3, [r2, #0]
 8008ed4:	4770      	bx	lr
 8008ed6:	2000      	movs	r0, #0
 8008ed8:	4770      	bx	lr
 8008eda:	2020      	movs	r0, #32
 8008edc:	4770      	bx	lr
	...

08008ee0 <__i2b>:
 8008ee0:	b510      	push	{r4, lr}
 8008ee2:	460c      	mov	r4, r1
 8008ee4:	2101      	movs	r1, #1
 8008ee6:	f7ff ff05 	bl	8008cf4 <_Balloc>
 8008eea:	4602      	mov	r2, r0
 8008eec:	b928      	cbnz	r0, 8008efa <__i2b+0x1a>
 8008eee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008ef2:	4b04      	ldr	r3, [pc, #16]	; (8008f04 <__i2b+0x24>)
 8008ef4:	4804      	ldr	r0, [pc, #16]	; (8008f08 <__i2b+0x28>)
 8008ef6:	f7ff f837 	bl	8007f68 <__assert_func>
 8008efa:	2301      	movs	r3, #1
 8008efc:	6144      	str	r4, [r0, #20]
 8008efe:	6103      	str	r3, [r0, #16]
 8008f00:	bd10      	pop	{r4, pc}
 8008f02:	bf00      	nop
 8008f04:	0800a720 	.word	0x0800a720
 8008f08:	0800a731 	.word	0x0800a731

08008f0c <__multiply>:
 8008f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f10:	4691      	mov	r9, r2
 8008f12:	690a      	ldr	r2, [r1, #16]
 8008f14:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008f18:	460c      	mov	r4, r1
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	bfbe      	ittt	lt
 8008f1e:	460b      	movlt	r3, r1
 8008f20:	464c      	movlt	r4, r9
 8008f22:	4699      	movlt	r9, r3
 8008f24:	6927      	ldr	r7, [r4, #16]
 8008f26:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008f2a:	68a3      	ldr	r3, [r4, #8]
 8008f2c:	6861      	ldr	r1, [r4, #4]
 8008f2e:	eb07 060a 	add.w	r6, r7, sl
 8008f32:	42b3      	cmp	r3, r6
 8008f34:	b085      	sub	sp, #20
 8008f36:	bfb8      	it	lt
 8008f38:	3101      	addlt	r1, #1
 8008f3a:	f7ff fedb 	bl	8008cf4 <_Balloc>
 8008f3e:	b930      	cbnz	r0, 8008f4e <__multiply+0x42>
 8008f40:	4602      	mov	r2, r0
 8008f42:	f240 115d 	movw	r1, #349	; 0x15d
 8008f46:	4b43      	ldr	r3, [pc, #268]	; (8009054 <__multiply+0x148>)
 8008f48:	4843      	ldr	r0, [pc, #268]	; (8009058 <__multiply+0x14c>)
 8008f4a:	f7ff f80d 	bl	8007f68 <__assert_func>
 8008f4e:	f100 0514 	add.w	r5, r0, #20
 8008f52:	462b      	mov	r3, r5
 8008f54:	2200      	movs	r2, #0
 8008f56:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008f5a:	4543      	cmp	r3, r8
 8008f5c:	d321      	bcc.n	8008fa2 <__multiply+0x96>
 8008f5e:	f104 0314 	add.w	r3, r4, #20
 8008f62:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008f66:	f109 0314 	add.w	r3, r9, #20
 8008f6a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008f6e:	9202      	str	r2, [sp, #8]
 8008f70:	1b3a      	subs	r2, r7, r4
 8008f72:	3a15      	subs	r2, #21
 8008f74:	f022 0203 	bic.w	r2, r2, #3
 8008f78:	3204      	adds	r2, #4
 8008f7a:	f104 0115 	add.w	r1, r4, #21
 8008f7e:	428f      	cmp	r7, r1
 8008f80:	bf38      	it	cc
 8008f82:	2204      	movcc	r2, #4
 8008f84:	9201      	str	r2, [sp, #4]
 8008f86:	9a02      	ldr	r2, [sp, #8]
 8008f88:	9303      	str	r3, [sp, #12]
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d80c      	bhi.n	8008fa8 <__multiply+0x9c>
 8008f8e:	2e00      	cmp	r6, #0
 8008f90:	dd03      	ble.n	8008f9a <__multiply+0x8e>
 8008f92:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d059      	beq.n	800904e <__multiply+0x142>
 8008f9a:	6106      	str	r6, [r0, #16]
 8008f9c:	b005      	add	sp, #20
 8008f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fa2:	f843 2b04 	str.w	r2, [r3], #4
 8008fa6:	e7d8      	b.n	8008f5a <__multiply+0x4e>
 8008fa8:	f8b3 a000 	ldrh.w	sl, [r3]
 8008fac:	f1ba 0f00 	cmp.w	sl, #0
 8008fb0:	d023      	beq.n	8008ffa <__multiply+0xee>
 8008fb2:	46a9      	mov	r9, r5
 8008fb4:	f04f 0c00 	mov.w	ip, #0
 8008fb8:	f104 0e14 	add.w	lr, r4, #20
 8008fbc:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008fc0:	f8d9 1000 	ldr.w	r1, [r9]
 8008fc4:	fa1f fb82 	uxth.w	fp, r2
 8008fc8:	b289      	uxth	r1, r1
 8008fca:	fb0a 110b 	mla	r1, sl, fp, r1
 8008fce:	4461      	add	r1, ip
 8008fd0:	f8d9 c000 	ldr.w	ip, [r9]
 8008fd4:	0c12      	lsrs	r2, r2, #16
 8008fd6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008fda:	fb0a c202 	mla	r2, sl, r2, ip
 8008fde:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008fe2:	b289      	uxth	r1, r1
 8008fe4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008fe8:	4577      	cmp	r7, lr
 8008fea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008fee:	f849 1b04 	str.w	r1, [r9], #4
 8008ff2:	d8e3      	bhi.n	8008fbc <__multiply+0xb0>
 8008ff4:	9a01      	ldr	r2, [sp, #4]
 8008ff6:	f845 c002 	str.w	ip, [r5, r2]
 8008ffa:	9a03      	ldr	r2, [sp, #12]
 8008ffc:	3304      	adds	r3, #4
 8008ffe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009002:	f1b9 0f00 	cmp.w	r9, #0
 8009006:	d020      	beq.n	800904a <__multiply+0x13e>
 8009008:	46ae      	mov	lr, r5
 800900a:	f04f 0a00 	mov.w	sl, #0
 800900e:	6829      	ldr	r1, [r5, #0]
 8009010:	f104 0c14 	add.w	ip, r4, #20
 8009014:	f8bc b000 	ldrh.w	fp, [ip]
 8009018:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800901c:	b289      	uxth	r1, r1
 800901e:	fb09 220b 	mla	r2, r9, fp, r2
 8009022:	4492      	add	sl, r2
 8009024:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009028:	f84e 1b04 	str.w	r1, [lr], #4
 800902c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009030:	f8be 1000 	ldrh.w	r1, [lr]
 8009034:	0c12      	lsrs	r2, r2, #16
 8009036:	fb09 1102 	mla	r1, r9, r2, r1
 800903a:	4567      	cmp	r7, ip
 800903c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009040:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009044:	d8e6      	bhi.n	8009014 <__multiply+0x108>
 8009046:	9a01      	ldr	r2, [sp, #4]
 8009048:	50a9      	str	r1, [r5, r2]
 800904a:	3504      	adds	r5, #4
 800904c:	e79b      	b.n	8008f86 <__multiply+0x7a>
 800904e:	3e01      	subs	r6, #1
 8009050:	e79d      	b.n	8008f8e <__multiply+0x82>
 8009052:	bf00      	nop
 8009054:	0800a720 	.word	0x0800a720
 8009058:	0800a731 	.word	0x0800a731

0800905c <__pow5mult>:
 800905c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009060:	4615      	mov	r5, r2
 8009062:	f012 0203 	ands.w	r2, r2, #3
 8009066:	4606      	mov	r6, r0
 8009068:	460f      	mov	r7, r1
 800906a:	d007      	beq.n	800907c <__pow5mult+0x20>
 800906c:	4c25      	ldr	r4, [pc, #148]	; (8009104 <__pow5mult+0xa8>)
 800906e:	3a01      	subs	r2, #1
 8009070:	2300      	movs	r3, #0
 8009072:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009076:	f7ff fe9f 	bl	8008db8 <__multadd>
 800907a:	4607      	mov	r7, r0
 800907c:	10ad      	asrs	r5, r5, #2
 800907e:	d03d      	beq.n	80090fc <__pow5mult+0xa0>
 8009080:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009082:	b97c      	cbnz	r4, 80090a4 <__pow5mult+0x48>
 8009084:	2010      	movs	r0, #16
 8009086:	f7ff fe1f 	bl	8008cc8 <malloc>
 800908a:	4602      	mov	r2, r0
 800908c:	6270      	str	r0, [r6, #36]	; 0x24
 800908e:	b928      	cbnz	r0, 800909c <__pow5mult+0x40>
 8009090:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009094:	4b1c      	ldr	r3, [pc, #112]	; (8009108 <__pow5mult+0xac>)
 8009096:	481d      	ldr	r0, [pc, #116]	; (800910c <__pow5mult+0xb0>)
 8009098:	f7fe ff66 	bl	8007f68 <__assert_func>
 800909c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80090a0:	6004      	str	r4, [r0, #0]
 80090a2:	60c4      	str	r4, [r0, #12]
 80090a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80090a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80090ac:	b94c      	cbnz	r4, 80090c2 <__pow5mult+0x66>
 80090ae:	f240 2171 	movw	r1, #625	; 0x271
 80090b2:	4630      	mov	r0, r6
 80090b4:	f7ff ff14 	bl	8008ee0 <__i2b>
 80090b8:	2300      	movs	r3, #0
 80090ba:	4604      	mov	r4, r0
 80090bc:	f8c8 0008 	str.w	r0, [r8, #8]
 80090c0:	6003      	str	r3, [r0, #0]
 80090c2:	f04f 0900 	mov.w	r9, #0
 80090c6:	07eb      	lsls	r3, r5, #31
 80090c8:	d50a      	bpl.n	80090e0 <__pow5mult+0x84>
 80090ca:	4639      	mov	r1, r7
 80090cc:	4622      	mov	r2, r4
 80090ce:	4630      	mov	r0, r6
 80090d0:	f7ff ff1c 	bl	8008f0c <__multiply>
 80090d4:	4680      	mov	r8, r0
 80090d6:	4639      	mov	r1, r7
 80090d8:	4630      	mov	r0, r6
 80090da:	f7ff fe4b 	bl	8008d74 <_Bfree>
 80090de:	4647      	mov	r7, r8
 80090e0:	106d      	asrs	r5, r5, #1
 80090e2:	d00b      	beq.n	80090fc <__pow5mult+0xa0>
 80090e4:	6820      	ldr	r0, [r4, #0]
 80090e6:	b938      	cbnz	r0, 80090f8 <__pow5mult+0x9c>
 80090e8:	4622      	mov	r2, r4
 80090ea:	4621      	mov	r1, r4
 80090ec:	4630      	mov	r0, r6
 80090ee:	f7ff ff0d 	bl	8008f0c <__multiply>
 80090f2:	6020      	str	r0, [r4, #0]
 80090f4:	f8c0 9000 	str.w	r9, [r0]
 80090f8:	4604      	mov	r4, r0
 80090fa:	e7e4      	b.n	80090c6 <__pow5mult+0x6a>
 80090fc:	4638      	mov	r0, r7
 80090fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009102:	bf00      	nop
 8009104:	0800a880 	.word	0x0800a880
 8009108:	0800a608 	.word	0x0800a608
 800910c:	0800a731 	.word	0x0800a731

08009110 <__lshift>:
 8009110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009114:	460c      	mov	r4, r1
 8009116:	4607      	mov	r7, r0
 8009118:	4691      	mov	r9, r2
 800911a:	6923      	ldr	r3, [r4, #16]
 800911c:	6849      	ldr	r1, [r1, #4]
 800911e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009122:	68a3      	ldr	r3, [r4, #8]
 8009124:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009128:	f108 0601 	add.w	r6, r8, #1
 800912c:	42b3      	cmp	r3, r6
 800912e:	db0b      	blt.n	8009148 <__lshift+0x38>
 8009130:	4638      	mov	r0, r7
 8009132:	f7ff fddf 	bl	8008cf4 <_Balloc>
 8009136:	4605      	mov	r5, r0
 8009138:	b948      	cbnz	r0, 800914e <__lshift+0x3e>
 800913a:	4602      	mov	r2, r0
 800913c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009140:	4b29      	ldr	r3, [pc, #164]	; (80091e8 <__lshift+0xd8>)
 8009142:	482a      	ldr	r0, [pc, #168]	; (80091ec <__lshift+0xdc>)
 8009144:	f7fe ff10 	bl	8007f68 <__assert_func>
 8009148:	3101      	adds	r1, #1
 800914a:	005b      	lsls	r3, r3, #1
 800914c:	e7ee      	b.n	800912c <__lshift+0x1c>
 800914e:	2300      	movs	r3, #0
 8009150:	f100 0114 	add.w	r1, r0, #20
 8009154:	f100 0210 	add.w	r2, r0, #16
 8009158:	4618      	mov	r0, r3
 800915a:	4553      	cmp	r3, sl
 800915c:	db37      	blt.n	80091ce <__lshift+0xbe>
 800915e:	6920      	ldr	r0, [r4, #16]
 8009160:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009164:	f104 0314 	add.w	r3, r4, #20
 8009168:	f019 091f 	ands.w	r9, r9, #31
 800916c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009170:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009174:	d02f      	beq.n	80091d6 <__lshift+0xc6>
 8009176:	468a      	mov	sl, r1
 8009178:	f04f 0c00 	mov.w	ip, #0
 800917c:	f1c9 0e20 	rsb	lr, r9, #32
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	fa02 f209 	lsl.w	r2, r2, r9
 8009186:	ea42 020c 	orr.w	r2, r2, ip
 800918a:	f84a 2b04 	str.w	r2, [sl], #4
 800918e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009192:	4298      	cmp	r0, r3
 8009194:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009198:	d8f2      	bhi.n	8009180 <__lshift+0x70>
 800919a:	1b03      	subs	r3, r0, r4
 800919c:	3b15      	subs	r3, #21
 800919e:	f023 0303 	bic.w	r3, r3, #3
 80091a2:	3304      	adds	r3, #4
 80091a4:	f104 0215 	add.w	r2, r4, #21
 80091a8:	4290      	cmp	r0, r2
 80091aa:	bf38      	it	cc
 80091ac:	2304      	movcc	r3, #4
 80091ae:	f841 c003 	str.w	ip, [r1, r3]
 80091b2:	f1bc 0f00 	cmp.w	ip, #0
 80091b6:	d001      	beq.n	80091bc <__lshift+0xac>
 80091b8:	f108 0602 	add.w	r6, r8, #2
 80091bc:	3e01      	subs	r6, #1
 80091be:	4638      	mov	r0, r7
 80091c0:	4621      	mov	r1, r4
 80091c2:	612e      	str	r6, [r5, #16]
 80091c4:	f7ff fdd6 	bl	8008d74 <_Bfree>
 80091c8:	4628      	mov	r0, r5
 80091ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80091d2:	3301      	adds	r3, #1
 80091d4:	e7c1      	b.n	800915a <__lshift+0x4a>
 80091d6:	3904      	subs	r1, #4
 80091d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80091dc:	4298      	cmp	r0, r3
 80091de:	f841 2f04 	str.w	r2, [r1, #4]!
 80091e2:	d8f9      	bhi.n	80091d8 <__lshift+0xc8>
 80091e4:	e7ea      	b.n	80091bc <__lshift+0xac>
 80091e6:	bf00      	nop
 80091e8:	0800a720 	.word	0x0800a720
 80091ec:	0800a731 	.word	0x0800a731

080091f0 <__mcmp>:
 80091f0:	4603      	mov	r3, r0
 80091f2:	690a      	ldr	r2, [r1, #16]
 80091f4:	6900      	ldr	r0, [r0, #16]
 80091f6:	b530      	push	{r4, r5, lr}
 80091f8:	1a80      	subs	r0, r0, r2
 80091fa:	d10d      	bne.n	8009218 <__mcmp+0x28>
 80091fc:	3314      	adds	r3, #20
 80091fe:	3114      	adds	r1, #20
 8009200:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009204:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009208:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800920c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009210:	4295      	cmp	r5, r2
 8009212:	d002      	beq.n	800921a <__mcmp+0x2a>
 8009214:	d304      	bcc.n	8009220 <__mcmp+0x30>
 8009216:	2001      	movs	r0, #1
 8009218:	bd30      	pop	{r4, r5, pc}
 800921a:	42a3      	cmp	r3, r4
 800921c:	d3f4      	bcc.n	8009208 <__mcmp+0x18>
 800921e:	e7fb      	b.n	8009218 <__mcmp+0x28>
 8009220:	f04f 30ff 	mov.w	r0, #4294967295
 8009224:	e7f8      	b.n	8009218 <__mcmp+0x28>
	...

08009228 <__mdiff>:
 8009228:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800922c:	460d      	mov	r5, r1
 800922e:	4607      	mov	r7, r0
 8009230:	4611      	mov	r1, r2
 8009232:	4628      	mov	r0, r5
 8009234:	4614      	mov	r4, r2
 8009236:	f7ff ffdb 	bl	80091f0 <__mcmp>
 800923a:	1e06      	subs	r6, r0, #0
 800923c:	d111      	bne.n	8009262 <__mdiff+0x3a>
 800923e:	4631      	mov	r1, r6
 8009240:	4638      	mov	r0, r7
 8009242:	f7ff fd57 	bl	8008cf4 <_Balloc>
 8009246:	4602      	mov	r2, r0
 8009248:	b928      	cbnz	r0, 8009256 <__mdiff+0x2e>
 800924a:	f240 2132 	movw	r1, #562	; 0x232
 800924e:	4b3a      	ldr	r3, [pc, #232]	; (8009338 <__mdiff+0x110>)
 8009250:	483a      	ldr	r0, [pc, #232]	; (800933c <__mdiff+0x114>)
 8009252:	f7fe fe89 	bl	8007f68 <__assert_func>
 8009256:	2301      	movs	r3, #1
 8009258:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800925c:	4610      	mov	r0, r2
 800925e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009262:	bfa4      	itt	ge
 8009264:	4623      	movge	r3, r4
 8009266:	462c      	movge	r4, r5
 8009268:	4638      	mov	r0, r7
 800926a:	6861      	ldr	r1, [r4, #4]
 800926c:	bfa6      	itte	ge
 800926e:	461d      	movge	r5, r3
 8009270:	2600      	movge	r6, #0
 8009272:	2601      	movlt	r6, #1
 8009274:	f7ff fd3e 	bl	8008cf4 <_Balloc>
 8009278:	4602      	mov	r2, r0
 800927a:	b918      	cbnz	r0, 8009284 <__mdiff+0x5c>
 800927c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009280:	4b2d      	ldr	r3, [pc, #180]	; (8009338 <__mdiff+0x110>)
 8009282:	e7e5      	b.n	8009250 <__mdiff+0x28>
 8009284:	f102 0814 	add.w	r8, r2, #20
 8009288:	46c2      	mov	sl, r8
 800928a:	f04f 0c00 	mov.w	ip, #0
 800928e:	6927      	ldr	r7, [r4, #16]
 8009290:	60c6      	str	r6, [r0, #12]
 8009292:	692e      	ldr	r6, [r5, #16]
 8009294:	f104 0014 	add.w	r0, r4, #20
 8009298:	f105 0914 	add.w	r9, r5, #20
 800929c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80092a0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80092a4:	3410      	adds	r4, #16
 80092a6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80092aa:	f859 3b04 	ldr.w	r3, [r9], #4
 80092ae:	fa1f f18b 	uxth.w	r1, fp
 80092b2:	448c      	add	ip, r1
 80092b4:	b299      	uxth	r1, r3
 80092b6:	0c1b      	lsrs	r3, r3, #16
 80092b8:	ebac 0101 	sub.w	r1, ip, r1
 80092bc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80092c0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80092c4:	b289      	uxth	r1, r1
 80092c6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80092ca:	454e      	cmp	r6, r9
 80092cc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80092d0:	f84a 3b04 	str.w	r3, [sl], #4
 80092d4:	d8e7      	bhi.n	80092a6 <__mdiff+0x7e>
 80092d6:	1b73      	subs	r3, r6, r5
 80092d8:	3b15      	subs	r3, #21
 80092da:	f023 0303 	bic.w	r3, r3, #3
 80092de:	3515      	adds	r5, #21
 80092e0:	3304      	adds	r3, #4
 80092e2:	42ae      	cmp	r6, r5
 80092e4:	bf38      	it	cc
 80092e6:	2304      	movcc	r3, #4
 80092e8:	4418      	add	r0, r3
 80092ea:	4443      	add	r3, r8
 80092ec:	461e      	mov	r6, r3
 80092ee:	4605      	mov	r5, r0
 80092f0:	4575      	cmp	r5, lr
 80092f2:	d30e      	bcc.n	8009312 <__mdiff+0xea>
 80092f4:	f10e 0103 	add.w	r1, lr, #3
 80092f8:	1a09      	subs	r1, r1, r0
 80092fa:	f021 0103 	bic.w	r1, r1, #3
 80092fe:	3803      	subs	r0, #3
 8009300:	4586      	cmp	lr, r0
 8009302:	bf38      	it	cc
 8009304:	2100      	movcc	r1, #0
 8009306:	4419      	add	r1, r3
 8009308:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800930c:	b18b      	cbz	r3, 8009332 <__mdiff+0x10a>
 800930e:	6117      	str	r7, [r2, #16]
 8009310:	e7a4      	b.n	800925c <__mdiff+0x34>
 8009312:	f855 8b04 	ldr.w	r8, [r5], #4
 8009316:	fa1f f188 	uxth.w	r1, r8
 800931a:	4461      	add	r1, ip
 800931c:	140c      	asrs	r4, r1, #16
 800931e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009322:	b289      	uxth	r1, r1
 8009324:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009328:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800932c:	f846 1b04 	str.w	r1, [r6], #4
 8009330:	e7de      	b.n	80092f0 <__mdiff+0xc8>
 8009332:	3f01      	subs	r7, #1
 8009334:	e7e8      	b.n	8009308 <__mdiff+0xe0>
 8009336:	bf00      	nop
 8009338:	0800a720 	.word	0x0800a720
 800933c:	0800a731 	.word	0x0800a731

08009340 <__d2b>:
 8009340:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009344:	2101      	movs	r1, #1
 8009346:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800934a:	4690      	mov	r8, r2
 800934c:	461d      	mov	r5, r3
 800934e:	f7ff fcd1 	bl	8008cf4 <_Balloc>
 8009352:	4604      	mov	r4, r0
 8009354:	b930      	cbnz	r0, 8009364 <__d2b+0x24>
 8009356:	4602      	mov	r2, r0
 8009358:	f240 310a 	movw	r1, #778	; 0x30a
 800935c:	4b24      	ldr	r3, [pc, #144]	; (80093f0 <__d2b+0xb0>)
 800935e:	4825      	ldr	r0, [pc, #148]	; (80093f4 <__d2b+0xb4>)
 8009360:	f7fe fe02 	bl	8007f68 <__assert_func>
 8009364:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009368:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800936c:	bb2d      	cbnz	r5, 80093ba <__d2b+0x7a>
 800936e:	9301      	str	r3, [sp, #4]
 8009370:	f1b8 0300 	subs.w	r3, r8, #0
 8009374:	d026      	beq.n	80093c4 <__d2b+0x84>
 8009376:	4668      	mov	r0, sp
 8009378:	9300      	str	r3, [sp, #0]
 800937a:	f7ff fd83 	bl	8008e84 <__lo0bits>
 800937e:	9900      	ldr	r1, [sp, #0]
 8009380:	b1f0      	cbz	r0, 80093c0 <__d2b+0x80>
 8009382:	9a01      	ldr	r2, [sp, #4]
 8009384:	f1c0 0320 	rsb	r3, r0, #32
 8009388:	fa02 f303 	lsl.w	r3, r2, r3
 800938c:	430b      	orrs	r3, r1
 800938e:	40c2      	lsrs	r2, r0
 8009390:	6163      	str	r3, [r4, #20]
 8009392:	9201      	str	r2, [sp, #4]
 8009394:	9b01      	ldr	r3, [sp, #4]
 8009396:	2b00      	cmp	r3, #0
 8009398:	bf14      	ite	ne
 800939a:	2102      	movne	r1, #2
 800939c:	2101      	moveq	r1, #1
 800939e:	61a3      	str	r3, [r4, #24]
 80093a0:	6121      	str	r1, [r4, #16]
 80093a2:	b1c5      	cbz	r5, 80093d6 <__d2b+0x96>
 80093a4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80093a8:	4405      	add	r5, r0
 80093aa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80093ae:	603d      	str	r5, [r7, #0]
 80093b0:	6030      	str	r0, [r6, #0]
 80093b2:	4620      	mov	r0, r4
 80093b4:	b002      	add	sp, #8
 80093b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80093be:	e7d6      	b.n	800936e <__d2b+0x2e>
 80093c0:	6161      	str	r1, [r4, #20]
 80093c2:	e7e7      	b.n	8009394 <__d2b+0x54>
 80093c4:	a801      	add	r0, sp, #4
 80093c6:	f7ff fd5d 	bl	8008e84 <__lo0bits>
 80093ca:	2101      	movs	r1, #1
 80093cc:	9b01      	ldr	r3, [sp, #4]
 80093ce:	6121      	str	r1, [r4, #16]
 80093d0:	6163      	str	r3, [r4, #20]
 80093d2:	3020      	adds	r0, #32
 80093d4:	e7e5      	b.n	80093a2 <__d2b+0x62>
 80093d6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80093da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80093de:	6038      	str	r0, [r7, #0]
 80093e0:	6918      	ldr	r0, [r3, #16]
 80093e2:	f7ff fd2f 	bl	8008e44 <__hi0bits>
 80093e6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80093ea:	6031      	str	r1, [r6, #0]
 80093ec:	e7e1      	b.n	80093b2 <__d2b+0x72>
 80093ee:	bf00      	nop
 80093f0:	0800a720 	.word	0x0800a720
 80093f4:	0800a731 	.word	0x0800a731

080093f8 <_calloc_r>:
 80093f8:	b570      	push	{r4, r5, r6, lr}
 80093fa:	fba1 5402 	umull	r5, r4, r1, r2
 80093fe:	b934      	cbnz	r4, 800940e <_calloc_r+0x16>
 8009400:	4629      	mov	r1, r5
 8009402:	f000 f875 	bl	80094f0 <_malloc_r>
 8009406:	4606      	mov	r6, r0
 8009408:	b928      	cbnz	r0, 8009416 <_calloc_r+0x1e>
 800940a:	4630      	mov	r0, r6
 800940c:	bd70      	pop	{r4, r5, r6, pc}
 800940e:	220c      	movs	r2, #12
 8009410:	2600      	movs	r6, #0
 8009412:	6002      	str	r2, [r0, #0]
 8009414:	e7f9      	b.n	800940a <_calloc_r+0x12>
 8009416:	462a      	mov	r2, r5
 8009418:	4621      	mov	r1, r4
 800941a:	f7fe f8ab 	bl	8007574 <memset>
 800941e:	e7f4      	b.n	800940a <_calloc_r+0x12>

08009420 <_free_r>:
 8009420:	b538      	push	{r3, r4, r5, lr}
 8009422:	4605      	mov	r5, r0
 8009424:	2900      	cmp	r1, #0
 8009426:	d040      	beq.n	80094aa <_free_r+0x8a>
 8009428:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800942c:	1f0c      	subs	r4, r1, #4
 800942e:	2b00      	cmp	r3, #0
 8009430:	bfb8      	it	lt
 8009432:	18e4      	addlt	r4, r4, r3
 8009434:	f000 fea4 	bl	800a180 <__malloc_lock>
 8009438:	4a1c      	ldr	r2, [pc, #112]	; (80094ac <_free_r+0x8c>)
 800943a:	6813      	ldr	r3, [r2, #0]
 800943c:	b933      	cbnz	r3, 800944c <_free_r+0x2c>
 800943e:	6063      	str	r3, [r4, #4]
 8009440:	6014      	str	r4, [r2, #0]
 8009442:	4628      	mov	r0, r5
 8009444:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009448:	f000 bea0 	b.w	800a18c <__malloc_unlock>
 800944c:	42a3      	cmp	r3, r4
 800944e:	d908      	bls.n	8009462 <_free_r+0x42>
 8009450:	6820      	ldr	r0, [r4, #0]
 8009452:	1821      	adds	r1, r4, r0
 8009454:	428b      	cmp	r3, r1
 8009456:	bf01      	itttt	eq
 8009458:	6819      	ldreq	r1, [r3, #0]
 800945a:	685b      	ldreq	r3, [r3, #4]
 800945c:	1809      	addeq	r1, r1, r0
 800945e:	6021      	streq	r1, [r4, #0]
 8009460:	e7ed      	b.n	800943e <_free_r+0x1e>
 8009462:	461a      	mov	r2, r3
 8009464:	685b      	ldr	r3, [r3, #4]
 8009466:	b10b      	cbz	r3, 800946c <_free_r+0x4c>
 8009468:	42a3      	cmp	r3, r4
 800946a:	d9fa      	bls.n	8009462 <_free_r+0x42>
 800946c:	6811      	ldr	r1, [r2, #0]
 800946e:	1850      	adds	r0, r2, r1
 8009470:	42a0      	cmp	r0, r4
 8009472:	d10b      	bne.n	800948c <_free_r+0x6c>
 8009474:	6820      	ldr	r0, [r4, #0]
 8009476:	4401      	add	r1, r0
 8009478:	1850      	adds	r0, r2, r1
 800947a:	4283      	cmp	r3, r0
 800947c:	6011      	str	r1, [r2, #0]
 800947e:	d1e0      	bne.n	8009442 <_free_r+0x22>
 8009480:	6818      	ldr	r0, [r3, #0]
 8009482:	685b      	ldr	r3, [r3, #4]
 8009484:	4401      	add	r1, r0
 8009486:	6011      	str	r1, [r2, #0]
 8009488:	6053      	str	r3, [r2, #4]
 800948a:	e7da      	b.n	8009442 <_free_r+0x22>
 800948c:	d902      	bls.n	8009494 <_free_r+0x74>
 800948e:	230c      	movs	r3, #12
 8009490:	602b      	str	r3, [r5, #0]
 8009492:	e7d6      	b.n	8009442 <_free_r+0x22>
 8009494:	6820      	ldr	r0, [r4, #0]
 8009496:	1821      	adds	r1, r4, r0
 8009498:	428b      	cmp	r3, r1
 800949a:	bf01      	itttt	eq
 800949c:	6819      	ldreq	r1, [r3, #0]
 800949e:	685b      	ldreq	r3, [r3, #4]
 80094a0:	1809      	addeq	r1, r1, r0
 80094a2:	6021      	streq	r1, [r4, #0]
 80094a4:	6063      	str	r3, [r4, #4]
 80094a6:	6054      	str	r4, [r2, #4]
 80094a8:	e7cb      	b.n	8009442 <_free_r+0x22>
 80094aa:	bd38      	pop	{r3, r4, r5, pc}
 80094ac:	200004fc 	.word	0x200004fc

080094b0 <sbrk_aligned>:
 80094b0:	b570      	push	{r4, r5, r6, lr}
 80094b2:	4e0e      	ldr	r6, [pc, #56]	; (80094ec <sbrk_aligned+0x3c>)
 80094b4:	460c      	mov	r4, r1
 80094b6:	6831      	ldr	r1, [r6, #0]
 80094b8:	4605      	mov	r5, r0
 80094ba:	b911      	cbnz	r1, 80094c2 <sbrk_aligned+0x12>
 80094bc:	f000 fb40 	bl	8009b40 <_sbrk_r>
 80094c0:	6030      	str	r0, [r6, #0]
 80094c2:	4621      	mov	r1, r4
 80094c4:	4628      	mov	r0, r5
 80094c6:	f000 fb3b 	bl	8009b40 <_sbrk_r>
 80094ca:	1c43      	adds	r3, r0, #1
 80094cc:	d00a      	beq.n	80094e4 <sbrk_aligned+0x34>
 80094ce:	1cc4      	adds	r4, r0, #3
 80094d0:	f024 0403 	bic.w	r4, r4, #3
 80094d4:	42a0      	cmp	r0, r4
 80094d6:	d007      	beq.n	80094e8 <sbrk_aligned+0x38>
 80094d8:	1a21      	subs	r1, r4, r0
 80094da:	4628      	mov	r0, r5
 80094dc:	f000 fb30 	bl	8009b40 <_sbrk_r>
 80094e0:	3001      	adds	r0, #1
 80094e2:	d101      	bne.n	80094e8 <sbrk_aligned+0x38>
 80094e4:	f04f 34ff 	mov.w	r4, #4294967295
 80094e8:	4620      	mov	r0, r4
 80094ea:	bd70      	pop	{r4, r5, r6, pc}
 80094ec:	20000500 	.word	0x20000500

080094f0 <_malloc_r>:
 80094f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094f4:	1ccd      	adds	r5, r1, #3
 80094f6:	f025 0503 	bic.w	r5, r5, #3
 80094fa:	3508      	adds	r5, #8
 80094fc:	2d0c      	cmp	r5, #12
 80094fe:	bf38      	it	cc
 8009500:	250c      	movcc	r5, #12
 8009502:	2d00      	cmp	r5, #0
 8009504:	4607      	mov	r7, r0
 8009506:	db01      	blt.n	800950c <_malloc_r+0x1c>
 8009508:	42a9      	cmp	r1, r5
 800950a:	d905      	bls.n	8009518 <_malloc_r+0x28>
 800950c:	230c      	movs	r3, #12
 800950e:	2600      	movs	r6, #0
 8009510:	603b      	str	r3, [r7, #0]
 8009512:	4630      	mov	r0, r6
 8009514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009518:	4e2e      	ldr	r6, [pc, #184]	; (80095d4 <_malloc_r+0xe4>)
 800951a:	f000 fe31 	bl	800a180 <__malloc_lock>
 800951e:	6833      	ldr	r3, [r6, #0]
 8009520:	461c      	mov	r4, r3
 8009522:	bb34      	cbnz	r4, 8009572 <_malloc_r+0x82>
 8009524:	4629      	mov	r1, r5
 8009526:	4638      	mov	r0, r7
 8009528:	f7ff ffc2 	bl	80094b0 <sbrk_aligned>
 800952c:	1c43      	adds	r3, r0, #1
 800952e:	4604      	mov	r4, r0
 8009530:	d14d      	bne.n	80095ce <_malloc_r+0xde>
 8009532:	6834      	ldr	r4, [r6, #0]
 8009534:	4626      	mov	r6, r4
 8009536:	2e00      	cmp	r6, #0
 8009538:	d140      	bne.n	80095bc <_malloc_r+0xcc>
 800953a:	6823      	ldr	r3, [r4, #0]
 800953c:	4631      	mov	r1, r6
 800953e:	4638      	mov	r0, r7
 8009540:	eb04 0803 	add.w	r8, r4, r3
 8009544:	f000 fafc 	bl	8009b40 <_sbrk_r>
 8009548:	4580      	cmp	r8, r0
 800954a:	d13a      	bne.n	80095c2 <_malloc_r+0xd2>
 800954c:	6821      	ldr	r1, [r4, #0]
 800954e:	3503      	adds	r5, #3
 8009550:	1a6d      	subs	r5, r5, r1
 8009552:	f025 0503 	bic.w	r5, r5, #3
 8009556:	3508      	adds	r5, #8
 8009558:	2d0c      	cmp	r5, #12
 800955a:	bf38      	it	cc
 800955c:	250c      	movcc	r5, #12
 800955e:	4638      	mov	r0, r7
 8009560:	4629      	mov	r1, r5
 8009562:	f7ff ffa5 	bl	80094b0 <sbrk_aligned>
 8009566:	3001      	adds	r0, #1
 8009568:	d02b      	beq.n	80095c2 <_malloc_r+0xd2>
 800956a:	6823      	ldr	r3, [r4, #0]
 800956c:	442b      	add	r3, r5
 800956e:	6023      	str	r3, [r4, #0]
 8009570:	e00e      	b.n	8009590 <_malloc_r+0xa0>
 8009572:	6822      	ldr	r2, [r4, #0]
 8009574:	1b52      	subs	r2, r2, r5
 8009576:	d41e      	bmi.n	80095b6 <_malloc_r+0xc6>
 8009578:	2a0b      	cmp	r2, #11
 800957a:	d916      	bls.n	80095aa <_malloc_r+0xba>
 800957c:	1961      	adds	r1, r4, r5
 800957e:	42a3      	cmp	r3, r4
 8009580:	6025      	str	r5, [r4, #0]
 8009582:	bf18      	it	ne
 8009584:	6059      	strne	r1, [r3, #4]
 8009586:	6863      	ldr	r3, [r4, #4]
 8009588:	bf08      	it	eq
 800958a:	6031      	streq	r1, [r6, #0]
 800958c:	5162      	str	r2, [r4, r5]
 800958e:	604b      	str	r3, [r1, #4]
 8009590:	4638      	mov	r0, r7
 8009592:	f104 060b 	add.w	r6, r4, #11
 8009596:	f000 fdf9 	bl	800a18c <__malloc_unlock>
 800959a:	f026 0607 	bic.w	r6, r6, #7
 800959e:	1d23      	adds	r3, r4, #4
 80095a0:	1af2      	subs	r2, r6, r3
 80095a2:	d0b6      	beq.n	8009512 <_malloc_r+0x22>
 80095a4:	1b9b      	subs	r3, r3, r6
 80095a6:	50a3      	str	r3, [r4, r2]
 80095a8:	e7b3      	b.n	8009512 <_malloc_r+0x22>
 80095aa:	6862      	ldr	r2, [r4, #4]
 80095ac:	42a3      	cmp	r3, r4
 80095ae:	bf0c      	ite	eq
 80095b0:	6032      	streq	r2, [r6, #0]
 80095b2:	605a      	strne	r2, [r3, #4]
 80095b4:	e7ec      	b.n	8009590 <_malloc_r+0xa0>
 80095b6:	4623      	mov	r3, r4
 80095b8:	6864      	ldr	r4, [r4, #4]
 80095ba:	e7b2      	b.n	8009522 <_malloc_r+0x32>
 80095bc:	4634      	mov	r4, r6
 80095be:	6876      	ldr	r6, [r6, #4]
 80095c0:	e7b9      	b.n	8009536 <_malloc_r+0x46>
 80095c2:	230c      	movs	r3, #12
 80095c4:	4638      	mov	r0, r7
 80095c6:	603b      	str	r3, [r7, #0]
 80095c8:	f000 fde0 	bl	800a18c <__malloc_unlock>
 80095cc:	e7a1      	b.n	8009512 <_malloc_r+0x22>
 80095ce:	6025      	str	r5, [r4, #0]
 80095d0:	e7de      	b.n	8009590 <_malloc_r+0xa0>
 80095d2:	bf00      	nop
 80095d4:	200004fc 	.word	0x200004fc

080095d8 <__ssputs_r>:
 80095d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095dc:	688e      	ldr	r6, [r1, #8]
 80095de:	4682      	mov	sl, r0
 80095e0:	429e      	cmp	r6, r3
 80095e2:	460c      	mov	r4, r1
 80095e4:	4690      	mov	r8, r2
 80095e6:	461f      	mov	r7, r3
 80095e8:	d838      	bhi.n	800965c <__ssputs_r+0x84>
 80095ea:	898a      	ldrh	r2, [r1, #12]
 80095ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80095f0:	d032      	beq.n	8009658 <__ssputs_r+0x80>
 80095f2:	6825      	ldr	r5, [r4, #0]
 80095f4:	6909      	ldr	r1, [r1, #16]
 80095f6:	3301      	adds	r3, #1
 80095f8:	eba5 0901 	sub.w	r9, r5, r1
 80095fc:	6965      	ldr	r5, [r4, #20]
 80095fe:	444b      	add	r3, r9
 8009600:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009604:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009608:	106d      	asrs	r5, r5, #1
 800960a:	429d      	cmp	r5, r3
 800960c:	bf38      	it	cc
 800960e:	461d      	movcc	r5, r3
 8009610:	0553      	lsls	r3, r2, #21
 8009612:	d531      	bpl.n	8009678 <__ssputs_r+0xa0>
 8009614:	4629      	mov	r1, r5
 8009616:	f7ff ff6b 	bl	80094f0 <_malloc_r>
 800961a:	4606      	mov	r6, r0
 800961c:	b950      	cbnz	r0, 8009634 <__ssputs_r+0x5c>
 800961e:	230c      	movs	r3, #12
 8009620:	f04f 30ff 	mov.w	r0, #4294967295
 8009624:	f8ca 3000 	str.w	r3, [sl]
 8009628:	89a3      	ldrh	r3, [r4, #12]
 800962a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800962e:	81a3      	strh	r3, [r4, #12]
 8009630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009634:	464a      	mov	r2, r9
 8009636:	6921      	ldr	r1, [r4, #16]
 8009638:	f7fd ff8e 	bl	8007558 <memcpy>
 800963c:	89a3      	ldrh	r3, [r4, #12]
 800963e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009642:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009646:	81a3      	strh	r3, [r4, #12]
 8009648:	6126      	str	r6, [r4, #16]
 800964a:	444e      	add	r6, r9
 800964c:	6026      	str	r6, [r4, #0]
 800964e:	463e      	mov	r6, r7
 8009650:	6165      	str	r5, [r4, #20]
 8009652:	eba5 0509 	sub.w	r5, r5, r9
 8009656:	60a5      	str	r5, [r4, #8]
 8009658:	42be      	cmp	r6, r7
 800965a:	d900      	bls.n	800965e <__ssputs_r+0x86>
 800965c:	463e      	mov	r6, r7
 800965e:	4632      	mov	r2, r6
 8009660:	4641      	mov	r1, r8
 8009662:	6820      	ldr	r0, [r4, #0]
 8009664:	f000 fd72 	bl	800a14c <memmove>
 8009668:	68a3      	ldr	r3, [r4, #8]
 800966a:	2000      	movs	r0, #0
 800966c:	1b9b      	subs	r3, r3, r6
 800966e:	60a3      	str	r3, [r4, #8]
 8009670:	6823      	ldr	r3, [r4, #0]
 8009672:	4433      	add	r3, r6
 8009674:	6023      	str	r3, [r4, #0]
 8009676:	e7db      	b.n	8009630 <__ssputs_r+0x58>
 8009678:	462a      	mov	r2, r5
 800967a:	f000 fd8d 	bl	800a198 <_realloc_r>
 800967e:	4606      	mov	r6, r0
 8009680:	2800      	cmp	r0, #0
 8009682:	d1e1      	bne.n	8009648 <__ssputs_r+0x70>
 8009684:	4650      	mov	r0, sl
 8009686:	6921      	ldr	r1, [r4, #16]
 8009688:	f7ff feca 	bl	8009420 <_free_r>
 800968c:	e7c7      	b.n	800961e <__ssputs_r+0x46>
	...

08009690 <_svfiprintf_r>:
 8009690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009694:	4698      	mov	r8, r3
 8009696:	898b      	ldrh	r3, [r1, #12]
 8009698:	4607      	mov	r7, r0
 800969a:	061b      	lsls	r3, r3, #24
 800969c:	460d      	mov	r5, r1
 800969e:	4614      	mov	r4, r2
 80096a0:	b09d      	sub	sp, #116	; 0x74
 80096a2:	d50e      	bpl.n	80096c2 <_svfiprintf_r+0x32>
 80096a4:	690b      	ldr	r3, [r1, #16]
 80096a6:	b963      	cbnz	r3, 80096c2 <_svfiprintf_r+0x32>
 80096a8:	2140      	movs	r1, #64	; 0x40
 80096aa:	f7ff ff21 	bl	80094f0 <_malloc_r>
 80096ae:	6028      	str	r0, [r5, #0]
 80096b0:	6128      	str	r0, [r5, #16]
 80096b2:	b920      	cbnz	r0, 80096be <_svfiprintf_r+0x2e>
 80096b4:	230c      	movs	r3, #12
 80096b6:	603b      	str	r3, [r7, #0]
 80096b8:	f04f 30ff 	mov.w	r0, #4294967295
 80096bc:	e0d1      	b.n	8009862 <_svfiprintf_r+0x1d2>
 80096be:	2340      	movs	r3, #64	; 0x40
 80096c0:	616b      	str	r3, [r5, #20]
 80096c2:	2300      	movs	r3, #0
 80096c4:	9309      	str	r3, [sp, #36]	; 0x24
 80096c6:	2320      	movs	r3, #32
 80096c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096cc:	2330      	movs	r3, #48	; 0x30
 80096ce:	f04f 0901 	mov.w	r9, #1
 80096d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80096d6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800987c <_svfiprintf_r+0x1ec>
 80096da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096de:	4623      	mov	r3, r4
 80096e0:	469a      	mov	sl, r3
 80096e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096e6:	b10a      	cbz	r2, 80096ec <_svfiprintf_r+0x5c>
 80096e8:	2a25      	cmp	r2, #37	; 0x25
 80096ea:	d1f9      	bne.n	80096e0 <_svfiprintf_r+0x50>
 80096ec:	ebba 0b04 	subs.w	fp, sl, r4
 80096f0:	d00b      	beq.n	800970a <_svfiprintf_r+0x7a>
 80096f2:	465b      	mov	r3, fp
 80096f4:	4622      	mov	r2, r4
 80096f6:	4629      	mov	r1, r5
 80096f8:	4638      	mov	r0, r7
 80096fa:	f7ff ff6d 	bl	80095d8 <__ssputs_r>
 80096fe:	3001      	adds	r0, #1
 8009700:	f000 80aa 	beq.w	8009858 <_svfiprintf_r+0x1c8>
 8009704:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009706:	445a      	add	r2, fp
 8009708:	9209      	str	r2, [sp, #36]	; 0x24
 800970a:	f89a 3000 	ldrb.w	r3, [sl]
 800970e:	2b00      	cmp	r3, #0
 8009710:	f000 80a2 	beq.w	8009858 <_svfiprintf_r+0x1c8>
 8009714:	2300      	movs	r3, #0
 8009716:	f04f 32ff 	mov.w	r2, #4294967295
 800971a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800971e:	f10a 0a01 	add.w	sl, sl, #1
 8009722:	9304      	str	r3, [sp, #16]
 8009724:	9307      	str	r3, [sp, #28]
 8009726:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800972a:	931a      	str	r3, [sp, #104]	; 0x68
 800972c:	4654      	mov	r4, sl
 800972e:	2205      	movs	r2, #5
 8009730:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009734:	4851      	ldr	r0, [pc, #324]	; (800987c <_svfiprintf_r+0x1ec>)
 8009736:	f7ff facf 	bl	8008cd8 <memchr>
 800973a:	9a04      	ldr	r2, [sp, #16]
 800973c:	b9d8      	cbnz	r0, 8009776 <_svfiprintf_r+0xe6>
 800973e:	06d0      	lsls	r0, r2, #27
 8009740:	bf44      	itt	mi
 8009742:	2320      	movmi	r3, #32
 8009744:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009748:	0711      	lsls	r1, r2, #28
 800974a:	bf44      	itt	mi
 800974c:	232b      	movmi	r3, #43	; 0x2b
 800974e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009752:	f89a 3000 	ldrb.w	r3, [sl]
 8009756:	2b2a      	cmp	r3, #42	; 0x2a
 8009758:	d015      	beq.n	8009786 <_svfiprintf_r+0xf6>
 800975a:	4654      	mov	r4, sl
 800975c:	2000      	movs	r0, #0
 800975e:	f04f 0c0a 	mov.w	ip, #10
 8009762:	9a07      	ldr	r2, [sp, #28]
 8009764:	4621      	mov	r1, r4
 8009766:	f811 3b01 	ldrb.w	r3, [r1], #1
 800976a:	3b30      	subs	r3, #48	; 0x30
 800976c:	2b09      	cmp	r3, #9
 800976e:	d94e      	bls.n	800980e <_svfiprintf_r+0x17e>
 8009770:	b1b0      	cbz	r0, 80097a0 <_svfiprintf_r+0x110>
 8009772:	9207      	str	r2, [sp, #28]
 8009774:	e014      	b.n	80097a0 <_svfiprintf_r+0x110>
 8009776:	eba0 0308 	sub.w	r3, r0, r8
 800977a:	fa09 f303 	lsl.w	r3, r9, r3
 800977e:	4313      	orrs	r3, r2
 8009780:	46a2      	mov	sl, r4
 8009782:	9304      	str	r3, [sp, #16]
 8009784:	e7d2      	b.n	800972c <_svfiprintf_r+0x9c>
 8009786:	9b03      	ldr	r3, [sp, #12]
 8009788:	1d19      	adds	r1, r3, #4
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	9103      	str	r1, [sp, #12]
 800978e:	2b00      	cmp	r3, #0
 8009790:	bfbb      	ittet	lt
 8009792:	425b      	neglt	r3, r3
 8009794:	f042 0202 	orrlt.w	r2, r2, #2
 8009798:	9307      	strge	r3, [sp, #28]
 800979a:	9307      	strlt	r3, [sp, #28]
 800979c:	bfb8      	it	lt
 800979e:	9204      	strlt	r2, [sp, #16]
 80097a0:	7823      	ldrb	r3, [r4, #0]
 80097a2:	2b2e      	cmp	r3, #46	; 0x2e
 80097a4:	d10c      	bne.n	80097c0 <_svfiprintf_r+0x130>
 80097a6:	7863      	ldrb	r3, [r4, #1]
 80097a8:	2b2a      	cmp	r3, #42	; 0x2a
 80097aa:	d135      	bne.n	8009818 <_svfiprintf_r+0x188>
 80097ac:	9b03      	ldr	r3, [sp, #12]
 80097ae:	3402      	adds	r4, #2
 80097b0:	1d1a      	adds	r2, r3, #4
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	9203      	str	r2, [sp, #12]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	bfb8      	it	lt
 80097ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80097be:	9305      	str	r3, [sp, #20]
 80097c0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8009880 <_svfiprintf_r+0x1f0>
 80097c4:	2203      	movs	r2, #3
 80097c6:	4650      	mov	r0, sl
 80097c8:	7821      	ldrb	r1, [r4, #0]
 80097ca:	f7ff fa85 	bl	8008cd8 <memchr>
 80097ce:	b140      	cbz	r0, 80097e2 <_svfiprintf_r+0x152>
 80097d0:	2340      	movs	r3, #64	; 0x40
 80097d2:	eba0 000a 	sub.w	r0, r0, sl
 80097d6:	fa03 f000 	lsl.w	r0, r3, r0
 80097da:	9b04      	ldr	r3, [sp, #16]
 80097dc:	3401      	adds	r4, #1
 80097de:	4303      	orrs	r3, r0
 80097e0:	9304      	str	r3, [sp, #16]
 80097e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097e6:	2206      	movs	r2, #6
 80097e8:	4826      	ldr	r0, [pc, #152]	; (8009884 <_svfiprintf_r+0x1f4>)
 80097ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097ee:	f7ff fa73 	bl	8008cd8 <memchr>
 80097f2:	2800      	cmp	r0, #0
 80097f4:	d038      	beq.n	8009868 <_svfiprintf_r+0x1d8>
 80097f6:	4b24      	ldr	r3, [pc, #144]	; (8009888 <_svfiprintf_r+0x1f8>)
 80097f8:	bb1b      	cbnz	r3, 8009842 <_svfiprintf_r+0x1b2>
 80097fa:	9b03      	ldr	r3, [sp, #12]
 80097fc:	3307      	adds	r3, #7
 80097fe:	f023 0307 	bic.w	r3, r3, #7
 8009802:	3308      	adds	r3, #8
 8009804:	9303      	str	r3, [sp, #12]
 8009806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009808:	4433      	add	r3, r6
 800980a:	9309      	str	r3, [sp, #36]	; 0x24
 800980c:	e767      	b.n	80096de <_svfiprintf_r+0x4e>
 800980e:	460c      	mov	r4, r1
 8009810:	2001      	movs	r0, #1
 8009812:	fb0c 3202 	mla	r2, ip, r2, r3
 8009816:	e7a5      	b.n	8009764 <_svfiprintf_r+0xd4>
 8009818:	2300      	movs	r3, #0
 800981a:	f04f 0c0a 	mov.w	ip, #10
 800981e:	4619      	mov	r1, r3
 8009820:	3401      	adds	r4, #1
 8009822:	9305      	str	r3, [sp, #20]
 8009824:	4620      	mov	r0, r4
 8009826:	f810 2b01 	ldrb.w	r2, [r0], #1
 800982a:	3a30      	subs	r2, #48	; 0x30
 800982c:	2a09      	cmp	r2, #9
 800982e:	d903      	bls.n	8009838 <_svfiprintf_r+0x1a8>
 8009830:	2b00      	cmp	r3, #0
 8009832:	d0c5      	beq.n	80097c0 <_svfiprintf_r+0x130>
 8009834:	9105      	str	r1, [sp, #20]
 8009836:	e7c3      	b.n	80097c0 <_svfiprintf_r+0x130>
 8009838:	4604      	mov	r4, r0
 800983a:	2301      	movs	r3, #1
 800983c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009840:	e7f0      	b.n	8009824 <_svfiprintf_r+0x194>
 8009842:	ab03      	add	r3, sp, #12
 8009844:	9300      	str	r3, [sp, #0]
 8009846:	462a      	mov	r2, r5
 8009848:	4638      	mov	r0, r7
 800984a:	4b10      	ldr	r3, [pc, #64]	; (800988c <_svfiprintf_r+0x1fc>)
 800984c:	a904      	add	r1, sp, #16
 800984e:	f7fd ff37 	bl	80076c0 <_printf_float>
 8009852:	1c42      	adds	r2, r0, #1
 8009854:	4606      	mov	r6, r0
 8009856:	d1d6      	bne.n	8009806 <_svfiprintf_r+0x176>
 8009858:	89ab      	ldrh	r3, [r5, #12]
 800985a:	065b      	lsls	r3, r3, #25
 800985c:	f53f af2c 	bmi.w	80096b8 <_svfiprintf_r+0x28>
 8009860:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009862:	b01d      	add	sp, #116	; 0x74
 8009864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009868:	ab03      	add	r3, sp, #12
 800986a:	9300      	str	r3, [sp, #0]
 800986c:	462a      	mov	r2, r5
 800986e:	4638      	mov	r0, r7
 8009870:	4b06      	ldr	r3, [pc, #24]	; (800988c <_svfiprintf_r+0x1fc>)
 8009872:	a904      	add	r1, sp, #16
 8009874:	f7fe f9c0 	bl	8007bf8 <_printf_i>
 8009878:	e7eb      	b.n	8009852 <_svfiprintf_r+0x1c2>
 800987a:	bf00      	nop
 800987c:	0800a88c 	.word	0x0800a88c
 8009880:	0800a892 	.word	0x0800a892
 8009884:	0800a896 	.word	0x0800a896
 8009888:	080076c1 	.word	0x080076c1
 800988c:	080095d9 	.word	0x080095d9

08009890 <__sfputc_r>:
 8009890:	6893      	ldr	r3, [r2, #8]
 8009892:	b410      	push	{r4}
 8009894:	3b01      	subs	r3, #1
 8009896:	2b00      	cmp	r3, #0
 8009898:	6093      	str	r3, [r2, #8]
 800989a:	da07      	bge.n	80098ac <__sfputc_r+0x1c>
 800989c:	6994      	ldr	r4, [r2, #24]
 800989e:	42a3      	cmp	r3, r4
 80098a0:	db01      	blt.n	80098a6 <__sfputc_r+0x16>
 80098a2:	290a      	cmp	r1, #10
 80098a4:	d102      	bne.n	80098ac <__sfputc_r+0x1c>
 80098a6:	bc10      	pop	{r4}
 80098a8:	f000 b95a 	b.w	8009b60 <__swbuf_r>
 80098ac:	6813      	ldr	r3, [r2, #0]
 80098ae:	1c58      	adds	r0, r3, #1
 80098b0:	6010      	str	r0, [r2, #0]
 80098b2:	7019      	strb	r1, [r3, #0]
 80098b4:	4608      	mov	r0, r1
 80098b6:	bc10      	pop	{r4}
 80098b8:	4770      	bx	lr

080098ba <__sfputs_r>:
 80098ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098bc:	4606      	mov	r6, r0
 80098be:	460f      	mov	r7, r1
 80098c0:	4614      	mov	r4, r2
 80098c2:	18d5      	adds	r5, r2, r3
 80098c4:	42ac      	cmp	r4, r5
 80098c6:	d101      	bne.n	80098cc <__sfputs_r+0x12>
 80098c8:	2000      	movs	r0, #0
 80098ca:	e007      	b.n	80098dc <__sfputs_r+0x22>
 80098cc:	463a      	mov	r2, r7
 80098ce:	4630      	mov	r0, r6
 80098d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098d4:	f7ff ffdc 	bl	8009890 <__sfputc_r>
 80098d8:	1c43      	adds	r3, r0, #1
 80098da:	d1f3      	bne.n	80098c4 <__sfputs_r+0xa>
 80098dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080098e0 <_vfiprintf_r>:
 80098e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098e4:	460d      	mov	r5, r1
 80098e6:	4614      	mov	r4, r2
 80098e8:	4698      	mov	r8, r3
 80098ea:	4606      	mov	r6, r0
 80098ec:	b09d      	sub	sp, #116	; 0x74
 80098ee:	b118      	cbz	r0, 80098f8 <_vfiprintf_r+0x18>
 80098f0:	6983      	ldr	r3, [r0, #24]
 80098f2:	b90b      	cbnz	r3, 80098f8 <_vfiprintf_r+0x18>
 80098f4:	f000 fb12 	bl	8009f1c <__sinit>
 80098f8:	4b89      	ldr	r3, [pc, #548]	; (8009b20 <_vfiprintf_r+0x240>)
 80098fa:	429d      	cmp	r5, r3
 80098fc:	d11b      	bne.n	8009936 <_vfiprintf_r+0x56>
 80098fe:	6875      	ldr	r5, [r6, #4]
 8009900:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009902:	07d9      	lsls	r1, r3, #31
 8009904:	d405      	bmi.n	8009912 <_vfiprintf_r+0x32>
 8009906:	89ab      	ldrh	r3, [r5, #12]
 8009908:	059a      	lsls	r2, r3, #22
 800990a:	d402      	bmi.n	8009912 <_vfiprintf_r+0x32>
 800990c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800990e:	f000 fba3 	bl	800a058 <__retarget_lock_acquire_recursive>
 8009912:	89ab      	ldrh	r3, [r5, #12]
 8009914:	071b      	lsls	r3, r3, #28
 8009916:	d501      	bpl.n	800991c <_vfiprintf_r+0x3c>
 8009918:	692b      	ldr	r3, [r5, #16]
 800991a:	b9eb      	cbnz	r3, 8009958 <_vfiprintf_r+0x78>
 800991c:	4629      	mov	r1, r5
 800991e:	4630      	mov	r0, r6
 8009920:	f000 f970 	bl	8009c04 <__swsetup_r>
 8009924:	b1c0      	cbz	r0, 8009958 <_vfiprintf_r+0x78>
 8009926:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009928:	07dc      	lsls	r4, r3, #31
 800992a:	d50e      	bpl.n	800994a <_vfiprintf_r+0x6a>
 800992c:	f04f 30ff 	mov.w	r0, #4294967295
 8009930:	b01d      	add	sp, #116	; 0x74
 8009932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009936:	4b7b      	ldr	r3, [pc, #492]	; (8009b24 <_vfiprintf_r+0x244>)
 8009938:	429d      	cmp	r5, r3
 800993a:	d101      	bne.n	8009940 <_vfiprintf_r+0x60>
 800993c:	68b5      	ldr	r5, [r6, #8]
 800993e:	e7df      	b.n	8009900 <_vfiprintf_r+0x20>
 8009940:	4b79      	ldr	r3, [pc, #484]	; (8009b28 <_vfiprintf_r+0x248>)
 8009942:	429d      	cmp	r5, r3
 8009944:	bf08      	it	eq
 8009946:	68f5      	ldreq	r5, [r6, #12]
 8009948:	e7da      	b.n	8009900 <_vfiprintf_r+0x20>
 800994a:	89ab      	ldrh	r3, [r5, #12]
 800994c:	0598      	lsls	r0, r3, #22
 800994e:	d4ed      	bmi.n	800992c <_vfiprintf_r+0x4c>
 8009950:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009952:	f000 fb82 	bl	800a05a <__retarget_lock_release_recursive>
 8009956:	e7e9      	b.n	800992c <_vfiprintf_r+0x4c>
 8009958:	2300      	movs	r3, #0
 800995a:	9309      	str	r3, [sp, #36]	; 0x24
 800995c:	2320      	movs	r3, #32
 800995e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009962:	2330      	movs	r3, #48	; 0x30
 8009964:	f04f 0901 	mov.w	r9, #1
 8009968:	f8cd 800c 	str.w	r8, [sp, #12]
 800996c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009b2c <_vfiprintf_r+0x24c>
 8009970:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009974:	4623      	mov	r3, r4
 8009976:	469a      	mov	sl, r3
 8009978:	f813 2b01 	ldrb.w	r2, [r3], #1
 800997c:	b10a      	cbz	r2, 8009982 <_vfiprintf_r+0xa2>
 800997e:	2a25      	cmp	r2, #37	; 0x25
 8009980:	d1f9      	bne.n	8009976 <_vfiprintf_r+0x96>
 8009982:	ebba 0b04 	subs.w	fp, sl, r4
 8009986:	d00b      	beq.n	80099a0 <_vfiprintf_r+0xc0>
 8009988:	465b      	mov	r3, fp
 800998a:	4622      	mov	r2, r4
 800998c:	4629      	mov	r1, r5
 800998e:	4630      	mov	r0, r6
 8009990:	f7ff ff93 	bl	80098ba <__sfputs_r>
 8009994:	3001      	adds	r0, #1
 8009996:	f000 80aa 	beq.w	8009aee <_vfiprintf_r+0x20e>
 800999a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800999c:	445a      	add	r2, fp
 800999e:	9209      	str	r2, [sp, #36]	; 0x24
 80099a0:	f89a 3000 	ldrb.w	r3, [sl]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	f000 80a2 	beq.w	8009aee <_vfiprintf_r+0x20e>
 80099aa:	2300      	movs	r3, #0
 80099ac:	f04f 32ff 	mov.w	r2, #4294967295
 80099b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099b4:	f10a 0a01 	add.w	sl, sl, #1
 80099b8:	9304      	str	r3, [sp, #16]
 80099ba:	9307      	str	r3, [sp, #28]
 80099bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80099c0:	931a      	str	r3, [sp, #104]	; 0x68
 80099c2:	4654      	mov	r4, sl
 80099c4:	2205      	movs	r2, #5
 80099c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099ca:	4858      	ldr	r0, [pc, #352]	; (8009b2c <_vfiprintf_r+0x24c>)
 80099cc:	f7ff f984 	bl	8008cd8 <memchr>
 80099d0:	9a04      	ldr	r2, [sp, #16]
 80099d2:	b9d8      	cbnz	r0, 8009a0c <_vfiprintf_r+0x12c>
 80099d4:	06d1      	lsls	r1, r2, #27
 80099d6:	bf44      	itt	mi
 80099d8:	2320      	movmi	r3, #32
 80099da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099de:	0713      	lsls	r3, r2, #28
 80099e0:	bf44      	itt	mi
 80099e2:	232b      	movmi	r3, #43	; 0x2b
 80099e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099e8:	f89a 3000 	ldrb.w	r3, [sl]
 80099ec:	2b2a      	cmp	r3, #42	; 0x2a
 80099ee:	d015      	beq.n	8009a1c <_vfiprintf_r+0x13c>
 80099f0:	4654      	mov	r4, sl
 80099f2:	2000      	movs	r0, #0
 80099f4:	f04f 0c0a 	mov.w	ip, #10
 80099f8:	9a07      	ldr	r2, [sp, #28]
 80099fa:	4621      	mov	r1, r4
 80099fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a00:	3b30      	subs	r3, #48	; 0x30
 8009a02:	2b09      	cmp	r3, #9
 8009a04:	d94e      	bls.n	8009aa4 <_vfiprintf_r+0x1c4>
 8009a06:	b1b0      	cbz	r0, 8009a36 <_vfiprintf_r+0x156>
 8009a08:	9207      	str	r2, [sp, #28]
 8009a0a:	e014      	b.n	8009a36 <_vfiprintf_r+0x156>
 8009a0c:	eba0 0308 	sub.w	r3, r0, r8
 8009a10:	fa09 f303 	lsl.w	r3, r9, r3
 8009a14:	4313      	orrs	r3, r2
 8009a16:	46a2      	mov	sl, r4
 8009a18:	9304      	str	r3, [sp, #16]
 8009a1a:	e7d2      	b.n	80099c2 <_vfiprintf_r+0xe2>
 8009a1c:	9b03      	ldr	r3, [sp, #12]
 8009a1e:	1d19      	adds	r1, r3, #4
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	9103      	str	r1, [sp, #12]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	bfbb      	ittet	lt
 8009a28:	425b      	neglt	r3, r3
 8009a2a:	f042 0202 	orrlt.w	r2, r2, #2
 8009a2e:	9307      	strge	r3, [sp, #28]
 8009a30:	9307      	strlt	r3, [sp, #28]
 8009a32:	bfb8      	it	lt
 8009a34:	9204      	strlt	r2, [sp, #16]
 8009a36:	7823      	ldrb	r3, [r4, #0]
 8009a38:	2b2e      	cmp	r3, #46	; 0x2e
 8009a3a:	d10c      	bne.n	8009a56 <_vfiprintf_r+0x176>
 8009a3c:	7863      	ldrb	r3, [r4, #1]
 8009a3e:	2b2a      	cmp	r3, #42	; 0x2a
 8009a40:	d135      	bne.n	8009aae <_vfiprintf_r+0x1ce>
 8009a42:	9b03      	ldr	r3, [sp, #12]
 8009a44:	3402      	adds	r4, #2
 8009a46:	1d1a      	adds	r2, r3, #4
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	9203      	str	r2, [sp, #12]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	bfb8      	it	lt
 8009a50:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a54:	9305      	str	r3, [sp, #20]
 8009a56:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8009b30 <_vfiprintf_r+0x250>
 8009a5a:	2203      	movs	r2, #3
 8009a5c:	4650      	mov	r0, sl
 8009a5e:	7821      	ldrb	r1, [r4, #0]
 8009a60:	f7ff f93a 	bl	8008cd8 <memchr>
 8009a64:	b140      	cbz	r0, 8009a78 <_vfiprintf_r+0x198>
 8009a66:	2340      	movs	r3, #64	; 0x40
 8009a68:	eba0 000a 	sub.w	r0, r0, sl
 8009a6c:	fa03 f000 	lsl.w	r0, r3, r0
 8009a70:	9b04      	ldr	r3, [sp, #16]
 8009a72:	3401      	adds	r4, #1
 8009a74:	4303      	orrs	r3, r0
 8009a76:	9304      	str	r3, [sp, #16]
 8009a78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a7c:	2206      	movs	r2, #6
 8009a7e:	482d      	ldr	r0, [pc, #180]	; (8009b34 <_vfiprintf_r+0x254>)
 8009a80:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a84:	f7ff f928 	bl	8008cd8 <memchr>
 8009a88:	2800      	cmp	r0, #0
 8009a8a:	d03f      	beq.n	8009b0c <_vfiprintf_r+0x22c>
 8009a8c:	4b2a      	ldr	r3, [pc, #168]	; (8009b38 <_vfiprintf_r+0x258>)
 8009a8e:	bb1b      	cbnz	r3, 8009ad8 <_vfiprintf_r+0x1f8>
 8009a90:	9b03      	ldr	r3, [sp, #12]
 8009a92:	3307      	adds	r3, #7
 8009a94:	f023 0307 	bic.w	r3, r3, #7
 8009a98:	3308      	adds	r3, #8
 8009a9a:	9303      	str	r3, [sp, #12]
 8009a9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a9e:	443b      	add	r3, r7
 8009aa0:	9309      	str	r3, [sp, #36]	; 0x24
 8009aa2:	e767      	b.n	8009974 <_vfiprintf_r+0x94>
 8009aa4:	460c      	mov	r4, r1
 8009aa6:	2001      	movs	r0, #1
 8009aa8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009aac:	e7a5      	b.n	80099fa <_vfiprintf_r+0x11a>
 8009aae:	2300      	movs	r3, #0
 8009ab0:	f04f 0c0a 	mov.w	ip, #10
 8009ab4:	4619      	mov	r1, r3
 8009ab6:	3401      	adds	r4, #1
 8009ab8:	9305      	str	r3, [sp, #20]
 8009aba:	4620      	mov	r0, r4
 8009abc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ac0:	3a30      	subs	r2, #48	; 0x30
 8009ac2:	2a09      	cmp	r2, #9
 8009ac4:	d903      	bls.n	8009ace <_vfiprintf_r+0x1ee>
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d0c5      	beq.n	8009a56 <_vfiprintf_r+0x176>
 8009aca:	9105      	str	r1, [sp, #20]
 8009acc:	e7c3      	b.n	8009a56 <_vfiprintf_r+0x176>
 8009ace:	4604      	mov	r4, r0
 8009ad0:	2301      	movs	r3, #1
 8009ad2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ad6:	e7f0      	b.n	8009aba <_vfiprintf_r+0x1da>
 8009ad8:	ab03      	add	r3, sp, #12
 8009ada:	9300      	str	r3, [sp, #0]
 8009adc:	462a      	mov	r2, r5
 8009ade:	4630      	mov	r0, r6
 8009ae0:	4b16      	ldr	r3, [pc, #88]	; (8009b3c <_vfiprintf_r+0x25c>)
 8009ae2:	a904      	add	r1, sp, #16
 8009ae4:	f7fd fdec 	bl	80076c0 <_printf_float>
 8009ae8:	4607      	mov	r7, r0
 8009aea:	1c78      	adds	r0, r7, #1
 8009aec:	d1d6      	bne.n	8009a9c <_vfiprintf_r+0x1bc>
 8009aee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009af0:	07d9      	lsls	r1, r3, #31
 8009af2:	d405      	bmi.n	8009b00 <_vfiprintf_r+0x220>
 8009af4:	89ab      	ldrh	r3, [r5, #12]
 8009af6:	059a      	lsls	r2, r3, #22
 8009af8:	d402      	bmi.n	8009b00 <_vfiprintf_r+0x220>
 8009afa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009afc:	f000 faad 	bl	800a05a <__retarget_lock_release_recursive>
 8009b00:	89ab      	ldrh	r3, [r5, #12]
 8009b02:	065b      	lsls	r3, r3, #25
 8009b04:	f53f af12 	bmi.w	800992c <_vfiprintf_r+0x4c>
 8009b08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b0a:	e711      	b.n	8009930 <_vfiprintf_r+0x50>
 8009b0c:	ab03      	add	r3, sp, #12
 8009b0e:	9300      	str	r3, [sp, #0]
 8009b10:	462a      	mov	r2, r5
 8009b12:	4630      	mov	r0, r6
 8009b14:	4b09      	ldr	r3, [pc, #36]	; (8009b3c <_vfiprintf_r+0x25c>)
 8009b16:	a904      	add	r1, sp, #16
 8009b18:	f7fe f86e 	bl	8007bf8 <_printf_i>
 8009b1c:	e7e4      	b.n	8009ae8 <_vfiprintf_r+0x208>
 8009b1e:	bf00      	nop
 8009b20:	0800a8c0 	.word	0x0800a8c0
 8009b24:	0800a8e0 	.word	0x0800a8e0
 8009b28:	0800a8a0 	.word	0x0800a8a0
 8009b2c:	0800a88c 	.word	0x0800a88c
 8009b30:	0800a892 	.word	0x0800a892
 8009b34:	0800a896 	.word	0x0800a896
 8009b38:	080076c1 	.word	0x080076c1
 8009b3c:	080098bb 	.word	0x080098bb

08009b40 <_sbrk_r>:
 8009b40:	b538      	push	{r3, r4, r5, lr}
 8009b42:	2300      	movs	r3, #0
 8009b44:	4d05      	ldr	r5, [pc, #20]	; (8009b5c <_sbrk_r+0x1c>)
 8009b46:	4604      	mov	r4, r0
 8009b48:	4608      	mov	r0, r1
 8009b4a:	602b      	str	r3, [r5, #0]
 8009b4c:	f7f8 f8a4 	bl	8001c98 <_sbrk>
 8009b50:	1c43      	adds	r3, r0, #1
 8009b52:	d102      	bne.n	8009b5a <_sbrk_r+0x1a>
 8009b54:	682b      	ldr	r3, [r5, #0]
 8009b56:	b103      	cbz	r3, 8009b5a <_sbrk_r+0x1a>
 8009b58:	6023      	str	r3, [r4, #0]
 8009b5a:	bd38      	pop	{r3, r4, r5, pc}
 8009b5c:	20000508 	.word	0x20000508

08009b60 <__swbuf_r>:
 8009b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b62:	460e      	mov	r6, r1
 8009b64:	4614      	mov	r4, r2
 8009b66:	4605      	mov	r5, r0
 8009b68:	b118      	cbz	r0, 8009b72 <__swbuf_r+0x12>
 8009b6a:	6983      	ldr	r3, [r0, #24]
 8009b6c:	b90b      	cbnz	r3, 8009b72 <__swbuf_r+0x12>
 8009b6e:	f000 f9d5 	bl	8009f1c <__sinit>
 8009b72:	4b21      	ldr	r3, [pc, #132]	; (8009bf8 <__swbuf_r+0x98>)
 8009b74:	429c      	cmp	r4, r3
 8009b76:	d12b      	bne.n	8009bd0 <__swbuf_r+0x70>
 8009b78:	686c      	ldr	r4, [r5, #4]
 8009b7a:	69a3      	ldr	r3, [r4, #24]
 8009b7c:	60a3      	str	r3, [r4, #8]
 8009b7e:	89a3      	ldrh	r3, [r4, #12]
 8009b80:	071a      	lsls	r2, r3, #28
 8009b82:	d52f      	bpl.n	8009be4 <__swbuf_r+0x84>
 8009b84:	6923      	ldr	r3, [r4, #16]
 8009b86:	b36b      	cbz	r3, 8009be4 <__swbuf_r+0x84>
 8009b88:	6923      	ldr	r3, [r4, #16]
 8009b8a:	6820      	ldr	r0, [r4, #0]
 8009b8c:	b2f6      	uxtb	r6, r6
 8009b8e:	1ac0      	subs	r0, r0, r3
 8009b90:	6963      	ldr	r3, [r4, #20]
 8009b92:	4637      	mov	r7, r6
 8009b94:	4283      	cmp	r3, r0
 8009b96:	dc04      	bgt.n	8009ba2 <__swbuf_r+0x42>
 8009b98:	4621      	mov	r1, r4
 8009b9a:	4628      	mov	r0, r5
 8009b9c:	f000 f92a 	bl	8009df4 <_fflush_r>
 8009ba0:	bb30      	cbnz	r0, 8009bf0 <__swbuf_r+0x90>
 8009ba2:	68a3      	ldr	r3, [r4, #8]
 8009ba4:	3001      	adds	r0, #1
 8009ba6:	3b01      	subs	r3, #1
 8009ba8:	60a3      	str	r3, [r4, #8]
 8009baa:	6823      	ldr	r3, [r4, #0]
 8009bac:	1c5a      	adds	r2, r3, #1
 8009bae:	6022      	str	r2, [r4, #0]
 8009bb0:	701e      	strb	r6, [r3, #0]
 8009bb2:	6963      	ldr	r3, [r4, #20]
 8009bb4:	4283      	cmp	r3, r0
 8009bb6:	d004      	beq.n	8009bc2 <__swbuf_r+0x62>
 8009bb8:	89a3      	ldrh	r3, [r4, #12]
 8009bba:	07db      	lsls	r3, r3, #31
 8009bbc:	d506      	bpl.n	8009bcc <__swbuf_r+0x6c>
 8009bbe:	2e0a      	cmp	r6, #10
 8009bc0:	d104      	bne.n	8009bcc <__swbuf_r+0x6c>
 8009bc2:	4621      	mov	r1, r4
 8009bc4:	4628      	mov	r0, r5
 8009bc6:	f000 f915 	bl	8009df4 <_fflush_r>
 8009bca:	b988      	cbnz	r0, 8009bf0 <__swbuf_r+0x90>
 8009bcc:	4638      	mov	r0, r7
 8009bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bd0:	4b0a      	ldr	r3, [pc, #40]	; (8009bfc <__swbuf_r+0x9c>)
 8009bd2:	429c      	cmp	r4, r3
 8009bd4:	d101      	bne.n	8009bda <__swbuf_r+0x7a>
 8009bd6:	68ac      	ldr	r4, [r5, #8]
 8009bd8:	e7cf      	b.n	8009b7a <__swbuf_r+0x1a>
 8009bda:	4b09      	ldr	r3, [pc, #36]	; (8009c00 <__swbuf_r+0xa0>)
 8009bdc:	429c      	cmp	r4, r3
 8009bde:	bf08      	it	eq
 8009be0:	68ec      	ldreq	r4, [r5, #12]
 8009be2:	e7ca      	b.n	8009b7a <__swbuf_r+0x1a>
 8009be4:	4621      	mov	r1, r4
 8009be6:	4628      	mov	r0, r5
 8009be8:	f000 f80c 	bl	8009c04 <__swsetup_r>
 8009bec:	2800      	cmp	r0, #0
 8009bee:	d0cb      	beq.n	8009b88 <__swbuf_r+0x28>
 8009bf0:	f04f 37ff 	mov.w	r7, #4294967295
 8009bf4:	e7ea      	b.n	8009bcc <__swbuf_r+0x6c>
 8009bf6:	bf00      	nop
 8009bf8:	0800a8c0 	.word	0x0800a8c0
 8009bfc:	0800a8e0 	.word	0x0800a8e0
 8009c00:	0800a8a0 	.word	0x0800a8a0

08009c04 <__swsetup_r>:
 8009c04:	4b32      	ldr	r3, [pc, #200]	; (8009cd0 <__swsetup_r+0xcc>)
 8009c06:	b570      	push	{r4, r5, r6, lr}
 8009c08:	681d      	ldr	r5, [r3, #0]
 8009c0a:	4606      	mov	r6, r0
 8009c0c:	460c      	mov	r4, r1
 8009c0e:	b125      	cbz	r5, 8009c1a <__swsetup_r+0x16>
 8009c10:	69ab      	ldr	r3, [r5, #24]
 8009c12:	b913      	cbnz	r3, 8009c1a <__swsetup_r+0x16>
 8009c14:	4628      	mov	r0, r5
 8009c16:	f000 f981 	bl	8009f1c <__sinit>
 8009c1a:	4b2e      	ldr	r3, [pc, #184]	; (8009cd4 <__swsetup_r+0xd0>)
 8009c1c:	429c      	cmp	r4, r3
 8009c1e:	d10f      	bne.n	8009c40 <__swsetup_r+0x3c>
 8009c20:	686c      	ldr	r4, [r5, #4]
 8009c22:	89a3      	ldrh	r3, [r4, #12]
 8009c24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c28:	0719      	lsls	r1, r3, #28
 8009c2a:	d42c      	bmi.n	8009c86 <__swsetup_r+0x82>
 8009c2c:	06dd      	lsls	r5, r3, #27
 8009c2e:	d411      	bmi.n	8009c54 <__swsetup_r+0x50>
 8009c30:	2309      	movs	r3, #9
 8009c32:	6033      	str	r3, [r6, #0]
 8009c34:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009c38:	f04f 30ff 	mov.w	r0, #4294967295
 8009c3c:	81a3      	strh	r3, [r4, #12]
 8009c3e:	e03e      	b.n	8009cbe <__swsetup_r+0xba>
 8009c40:	4b25      	ldr	r3, [pc, #148]	; (8009cd8 <__swsetup_r+0xd4>)
 8009c42:	429c      	cmp	r4, r3
 8009c44:	d101      	bne.n	8009c4a <__swsetup_r+0x46>
 8009c46:	68ac      	ldr	r4, [r5, #8]
 8009c48:	e7eb      	b.n	8009c22 <__swsetup_r+0x1e>
 8009c4a:	4b24      	ldr	r3, [pc, #144]	; (8009cdc <__swsetup_r+0xd8>)
 8009c4c:	429c      	cmp	r4, r3
 8009c4e:	bf08      	it	eq
 8009c50:	68ec      	ldreq	r4, [r5, #12]
 8009c52:	e7e6      	b.n	8009c22 <__swsetup_r+0x1e>
 8009c54:	0758      	lsls	r0, r3, #29
 8009c56:	d512      	bpl.n	8009c7e <__swsetup_r+0x7a>
 8009c58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c5a:	b141      	cbz	r1, 8009c6e <__swsetup_r+0x6a>
 8009c5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c60:	4299      	cmp	r1, r3
 8009c62:	d002      	beq.n	8009c6a <__swsetup_r+0x66>
 8009c64:	4630      	mov	r0, r6
 8009c66:	f7ff fbdb 	bl	8009420 <_free_r>
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	6363      	str	r3, [r4, #52]	; 0x34
 8009c6e:	89a3      	ldrh	r3, [r4, #12]
 8009c70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009c74:	81a3      	strh	r3, [r4, #12]
 8009c76:	2300      	movs	r3, #0
 8009c78:	6063      	str	r3, [r4, #4]
 8009c7a:	6923      	ldr	r3, [r4, #16]
 8009c7c:	6023      	str	r3, [r4, #0]
 8009c7e:	89a3      	ldrh	r3, [r4, #12]
 8009c80:	f043 0308 	orr.w	r3, r3, #8
 8009c84:	81a3      	strh	r3, [r4, #12]
 8009c86:	6923      	ldr	r3, [r4, #16]
 8009c88:	b94b      	cbnz	r3, 8009c9e <__swsetup_r+0x9a>
 8009c8a:	89a3      	ldrh	r3, [r4, #12]
 8009c8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009c90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c94:	d003      	beq.n	8009c9e <__swsetup_r+0x9a>
 8009c96:	4621      	mov	r1, r4
 8009c98:	4630      	mov	r0, r6
 8009c9a:	f000 fa05 	bl	800a0a8 <__smakebuf_r>
 8009c9e:	89a0      	ldrh	r0, [r4, #12]
 8009ca0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ca4:	f010 0301 	ands.w	r3, r0, #1
 8009ca8:	d00a      	beq.n	8009cc0 <__swsetup_r+0xbc>
 8009caa:	2300      	movs	r3, #0
 8009cac:	60a3      	str	r3, [r4, #8]
 8009cae:	6963      	ldr	r3, [r4, #20]
 8009cb0:	425b      	negs	r3, r3
 8009cb2:	61a3      	str	r3, [r4, #24]
 8009cb4:	6923      	ldr	r3, [r4, #16]
 8009cb6:	b943      	cbnz	r3, 8009cca <__swsetup_r+0xc6>
 8009cb8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009cbc:	d1ba      	bne.n	8009c34 <__swsetup_r+0x30>
 8009cbe:	bd70      	pop	{r4, r5, r6, pc}
 8009cc0:	0781      	lsls	r1, r0, #30
 8009cc2:	bf58      	it	pl
 8009cc4:	6963      	ldrpl	r3, [r4, #20]
 8009cc6:	60a3      	str	r3, [r4, #8]
 8009cc8:	e7f4      	b.n	8009cb4 <__swsetup_r+0xb0>
 8009cca:	2000      	movs	r0, #0
 8009ccc:	e7f7      	b.n	8009cbe <__swsetup_r+0xba>
 8009cce:	bf00      	nop
 8009cd0:	2000007c 	.word	0x2000007c
 8009cd4:	0800a8c0 	.word	0x0800a8c0
 8009cd8:	0800a8e0 	.word	0x0800a8e0
 8009cdc:	0800a8a0 	.word	0x0800a8a0

08009ce0 <abort>:
 8009ce0:	2006      	movs	r0, #6
 8009ce2:	b508      	push	{r3, lr}
 8009ce4:	f000 fab0 	bl	800a248 <raise>
 8009ce8:	2001      	movs	r0, #1
 8009cea:	f7f7 ff62 	bl	8001bb2 <_exit>
	...

08009cf0 <__sflush_r>:
 8009cf0:	898a      	ldrh	r2, [r1, #12]
 8009cf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cf4:	4605      	mov	r5, r0
 8009cf6:	0710      	lsls	r0, r2, #28
 8009cf8:	460c      	mov	r4, r1
 8009cfa:	d457      	bmi.n	8009dac <__sflush_r+0xbc>
 8009cfc:	684b      	ldr	r3, [r1, #4]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	dc04      	bgt.n	8009d0c <__sflush_r+0x1c>
 8009d02:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	dc01      	bgt.n	8009d0c <__sflush_r+0x1c>
 8009d08:	2000      	movs	r0, #0
 8009d0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d0e:	2e00      	cmp	r6, #0
 8009d10:	d0fa      	beq.n	8009d08 <__sflush_r+0x18>
 8009d12:	2300      	movs	r3, #0
 8009d14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d18:	682f      	ldr	r7, [r5, #0]
 8009d1a:	602b      	str	r3, [r5, #0]
 8009d1c:	d032      	beq.n	8009d84 <__sflush_r+0x94>
 8009d1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d20:	89a3      	ldrh	r3, [r4, #12]
 8009d22:	075a      	lsls	r2, r3, #29
 8009d24:	d505      	bpl.n	8009d32 <__sflush_r+0x42>
 8009d26:	6863      	ldr	r3, [r4, #4]
 8009d28:	1ac0      	subs	r0, r0, r3
 8009d2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d2c:	b10b      	cbz	r3, 8009d32 <__sflush_r+0x42>
 8009d2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d30:	1ac0      	subs	r0, r0, r3
 8009d32:	2300      	movs	r3, #0
 8009d34:	4602      	mov	r2, r0
 8009d36:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d38:	4628      	mov	r0, r5
 8009d3a:	6a21      	ldr	r1, [r4, #32]
 8009d3c:	47b0      	blx	r6
 8009d3e:	1c43      	adds	r3, r0, #1
 8009d40:	89a3      	ldrh	r3, [r4, #12]
 8009d42:	d106      	bne.n	8009d52 <__sflush_r+0x62>
 8009d44:	6829      	ldr	r1, [r5, #0]
 8009d46:	291d      	cmp	r1, #29
 8009d48:	d82c      	bhi.n	8009da4 <__sflush_r+0xb4>
 8009d4a:	4a29      	ldr	r2, [pc, #164]	; (8009df0 <__sflush_r+0x100>)
 8009d4c:	40ca      	lsrs	r2, r1
 8009d4e:	07d6      	lsls	r6, r2, #31
 8009d50:	d528      	bpl.n	8009da4 <__sflush_r+0xb4>
 8009d52:	2200      	movs	r2, #0
 8009d54:	6062      	str	r2, [r4, #4]
 8009d56:	6922      	ldr	r2, [r4, #16]
 8009d58:	04d9      	lsls	r1, r3, #19
 8009d5a:	6022      	str	r2, [r4, #0]
 8009d5c:	d504      	bpl.n	8009d68 <__sflush_r+0x78>
 8009d5e:	1c42      	adds	r2, r0, #1
 8009d60:	d101      	bne.n	8009d66 <__sflush_r+0x76>
 8009d62:	682b      	ldr	r3, [r5, #0]
 8009d64:	b903      	cbnz	r3, 8009d68 <__sflush_r+0x78>
 8009d66:	6560      	str	r0, [r4, #84]	; 0x54
 8009d68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d6a:	602f      	str	r7, [r5, #0]
 8009d6c:	2900      	cmp	r1, #0
 8009d6e:	d0cb      	beq.n	8009d08 <__sflush_r+0x18>
 8009d70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d74:	4299      	cmp	r1, r3
 8009d76:	d002      	beq.n	8009d7e <__sflush_r+0x8e>
 8009d78:	4628      	mov	r0, r5
 8009d7a:	f7ff fb51 	bl	8009420 <_free_r>
 8009d7e:	2000      	movs	r0, #0
 8009d80:	6360      	str	r0, [r4, #52]	; 0x34
 8009d82:	e7c2      	b.n	8009d0a <__sflush_r+0x1a>
 8009d84:	6a21      	ldr	r1, [r4, #32]
 8009d86:	2301      	movs	r3, #1
 8009d88:	4628      	mov	r0, r5
 8009d8a:	47b0      	blx	r6
 8009d8c:	1c41      	adds	r1, r0, #1
 8009d8e:	d1c7      	bne.n	8009d20 <__sflush_r+0x30>
 8009d90:	682b      	ldr	r3, [r5, #0]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d0c4      	beq.n	8009d20 <__sflush_r+0x30>
 8009d96:	2b1d      	cmp	r3, #29
 8009d98:	d001      	beq.n	8009d9e <__sflush_r+0xae>
 8009d9a:	2b16      	cmp	r3, #22
 8009d9c:	d101      	bne.n	8009da2 <__sflush_r+0xb2>
 8009d9e:	602f      	str	r7, [r5, #0]
 8009da0:	e7b2      	b.n	8009d08 <__sflush_r+0x18>
 8009da2:	89a3      	ldrh	r3, [r4, #12]
 8009da4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009da8:	81a3      	strh	r3, [r4, #12]
 8009daa:	e7ae      	b.n	8009d0a <__sflush_r+0x1a>
 8009dac:	690f      	ldr	r7, [r1, #16]
 8009dae:	2f00      	cmp	r7, #0
 8009db0:	d0aa      	beq.n	8009d08 <__sflush_r+0x18>
 8009db2:	0793      	lsls	r3, r2, #30
 8009db4:	bf18      	it	ne
 8009db6:	2300      	movne	r3, #0
 8009db8:	680e      	ldr	r6, [r1, #0]
 8009dba:	bf08      	it	eq
 8009dbc:	694b      	ldreq	r3, [r1, #20]
 8009dbe:	1bf6      	subs	r6, r6, r7
 8009dc0:	600f      	str	r7, [r1, #0]
 8009dc2:	608b      	str	r3, [r1, #8]
 8009dc4:	2e00      	cmp	r6, #0
 8009dc6:	dd9f      	ble.n	8009d08 <__sflush_r+0x18>
 8009dc8:	4633      	mov	r3, r6
 8009dca:	463a      	mov	r2, r7
 8009dcc:	4628      	mov	r0, r5
 8009dce:	6a21      	ldr	r1, [r4, #32]
 8009dd0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009dd4:	47e0      	blx	ip
 8009dd6:	2800      	cmp	r0, #0
 8009dd8:	dc06      	bgt.n	8009de8 <__sflush_r+0xf8>
 8009dda:	89a3      	ldrh	r3, [r4, #12]
 8009ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8009de0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009de4:	81a3      	strh	r3, [r4, #12]
 8009de6:	e790      	b.n	8009d0a <__sflush_r+0x1a>
 8009de8:	4407      	add	r7, r0
 8009dea:	1a36      	subs	r6, r6, r0
 8009dec:	e7ea      	b.n	8009dc4 <__sflush_r+0xd4>
 8009dee:	bf00      	nop
 8009df0:	20400001 	.word	0x20400001

08009df4 <_fflush_r>:
 8009df4:	b538      	push	{r3, r4, r5, lr}
 8009df6:	690b      	ldr	r3, [r1, #16]
 8009df8:	4605      	mov	r5, r0
 8009dfa:	460c      	mov	r4, r1
 8009dfc:	b913      	cbnz	r3, 8009e04 <_fflush_r+0x10>
 8009dfe:	2500      	movs	r5, #0
 8009e00:	4628      	mov	r0, r5
 8009e02:	bd38      	pop	{r3, r4, r5, pc}
 8009e04:	b118      	cbz	r0, 8009e0e <_fflush_r+0x1a>
 8009e06:	6983      	ldr	r3, [r0, #24]
 8009e08:	b90b      	cbnz	r3, 8009e0e <_fflush_r+0x1a>
 8009e0a:	f000 f887 	bl	8009f1c <__sinit>
 8009e0e:	4b14      	ldr	r3, [pc, #80]	; (8009e60 <_fflush_r+0x6c>)
 8009e10:	429c      	cmp	r4, r3
 8009e12:	d11b      	bne.n	8009e4c <_fflush_r+0x58>
 8009e14:	686c      	ldr	r4, [r5, #4]
 8009e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d0ef      	beq.n	8009dfe <_fflush_r+0xa>
 8009e1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e20:	07d0      	lsls	r0, r2, #31
 8009e22:	d404      	bmi.n	8009e2e <_fflush_r+0x3a>
 8009e24:	0599      	lsls	r1, r3, #22
 8009e26:	d402      	bmi.n	8009e2e <_fflush_r+0x3a>
 8009e28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e2a:	f000 f915 	bl	800a058 <__retarget_lock_acquire_recursive>
 8009e2e:	4628      	mov	r0, r5
 8009e30:	4621      	mov	r1, r4
 8009e32:	f7ff ff5d 	bl	8009cf0 <__sflush_r>
 8009e36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e38:	4605      	mov	r5, r0
 8009e3a:	07da      	lsls	r2, r3, #31
 8009e3c:	d4e0      	bmi.n	8009e00 <_fflush_r+0xc>
 8009e3e:	89a3      	ldrh	r3, [r4, #12]
 8009e40:	059b      	lsls	r3, r3, #22
 8009e42:	d4dd      	bmi.n	8009e00 <_fflush_r+0xc>
 8009e44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e46:	f000 f908 	bl	800a05a <__retarget_lock_release_recursive>
 8009e4a:	e7d9      	b.n	8009e00 <_fflush_r+0xc>
 8009e4c:	4b05      	ldr	r3, [pc, #20]	; (8009e64 <_fflush_r+0x70>)
 8009e4e:	429c      	cmp	r4, r3
 8009e50:	d101      	bne.n	8009e56 <_fflush_r+0x62>
 8009e52:	68ac      	ldr	r4, [r5, #8]
 8009e54:	e7df      	b.n	8009e16 <_fflush_r+0x22>
 8009e56:	4b04      	ldr	r3, [pc, #16]	; (8009e68 <_fflush_r+0x74>)
 8009e58:	429c      	cmp	r4, r3
 8009e5a:	bf08      	it	eq
 8009e5c:	68ec      	ldreq	r4, [r5, #12]
 8009e5e:	e7da      	b.n	8009e16 <_fflush_r+0x22>
 8009e60:	0800a8c0 	.word	0x0800a8c0
 8009e64:	0800a8e0 	.word	0x0800a8e0
 8009e68:	0800a8a0 	.word	0x0800a8a0

08009e6c <std>:
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	b510      	push	{r4, lr}
 8009e70:	4604      	mov	r4, r0
 8009e72:	e9c0 3300 	strd	r3, r3, [r0]
 8009e76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e7a:	6083      	str	r3, [r0, #8]
 8009e7c:	8181      	strh	r1, [r0, #12]
 8009e7e:	6643      	str	r3, [r0, #100]	; 0x64
 8009e80:	81c2      	strh	r2, [r0, #14]
 8009e82:	6183      	str	r3, [r0, #24]
 8009e84:	4619      	mov	r1, r3
 8009e86:	2208      	movs	r2, #8
 8009e88:	305c      	adds	r0, #92	; 0x5c
 8009e8a:	f7fd fb73 	bl	8007574 <memset>
 8009e8e:	4b05      	ldr	r3, [pc, #20]	; (8009ea4 <std+0x38>)
 8009e90:	6224      	str	r4, [r4, #32]
 8009e92:	6263      	str	r3, [r4, #36]	; 0x24
 8009e94:	4b04      	ldr	r3, [pc, #16]	; (8009ea8 <std+0x3c>)
 8009e96:	62a3      	str	r3, [r4, #40]	; 0x28
 8009e98:	4b04      	ldr	r3, [pc, #16]	; (8009eac <std+0x40>)
 8009e9a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009e9c:	4b04      	ldr	r3, [pc, #16]	; (8009eb0 <std+0x44>)
 8009e9e:	6323      	str	r3, [r4, #48]	; 0x30
 8009ea0:	bd10      	pop	{r4, pc}
 8009ea2:	bf00      	nop
 8009ea4:	0800a281 	.word	0x0800a281
 8009ea8:	0800a2a3 	.word	0x0800a2a3
 8009eac:	0800a2db 	.word	0x0800a2db
 8009eb0:	0800a2ff 	.word	0x0800a2ff

08009eb4 <_cleanup_r>:
 8009eb4:	4901      	ldr	r1, [pc, #4]	; (8009ebc <_cleanup_r+0x8>)
 8009eb6:	f000 b8af 	b.w	800a018 <_fwalk_reent>
 8009eba:	bf00      	nop
 8009ebc:	08009df5 	.word	0x08009df5

08009ec0 <__sfmoreglue>:
 8009ec0:	2268      	movs	r2, #104	; 0x68
 8009ec2:	b570      	push	{r4, r5, r6, lr}
 8009ec4:	1e4d      	subs	r5, r1, #1
 8009ec6:	4355      	muls	r5, r2
 8009ec8:	460e      	mov	r6, r1
 8009eca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009ece:	f7ff fb0f 	bl	80094f0 <_malloc_r>
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	b140      	cbz	r0, 8009ee8 <__sfmoreglue+0x28>
 8009ed6:	2100      	movs	r1, #0
 8009ed8:	e9c0 1600 	strd	r1, r6, [r0]
 8009edc:	300c      	adds	r0, #12
 8009ede:	60a0      	str	r0, [r4, #8]
 8009ee0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009ee4:	f7fd fb46 	bl	8007574 <memset>
 8009ee8:	4620      	mov	r0, r4
 8009eea:	bd70      	pop	{r4, r5, r6, pc}

08009eec <__sfp_lock_acquire>:
 8009eec:	4801      	ldr	r0, [pc, #4]	; (8009ef4 <__sfp_lock_acquire+0x8>)
 8009eee:	f000 b8b3 	b.w	800a058 <__retarget_lock_acquire_recursive>
 8009ef2:	bf00      	nop
 8009ef4:	20000505 	.word	0x20000505

08009ef8 <__sfp_lock_release>:
 8009ef8:	4801      	ldr	r0, [pc, #4]	; (8009f00 <__sfp_lock_release+0x8>)
 8009efa:	f000 b8ae 	b.w	800a05a <__retarget_lock_release_recursive>
 8009efe:	bf00      	nop
 8009f00:	20000505 	.word	0x20000505

08009f04 <__sinit_lock_acquire>:
 8009f04:	4801      	ldr	r0, [pc, #4]	; (8009f0c <__sinit_lock_acquire+0x8>)
 8009f06:	f000 b8a7 	b.w	800a058 <__retarget_lock_acquire_recursive>
 8009f0a:	bf00      	nop
 8009f0c:	20000506 	.word	0x20000506

08009f10 <__sinit_lock_release>:
 8009f10:	4801      	ldr	r0, [pc, #4]	; (8009f18 <__sinit_lock_release+0x8>)
 8009f12:	f000 b8a2 	b.w	800a05a <__retarget_lock_release_recursive>
 8009f16:	bf00      	nop
 8009f18:	20000506 	.word	0x20000506

08009f1c <__sinit>:
 8009f1c:	b510      	push	{r4, lr}
 8009f1e:	4604      	mov	r4, r0
 8009f20:	f7ff fff0 	bl	8009f04 <__sinit_lock_acquire>
 8009f24:	69a3      	ldr	r3, [r4, #24]
 8009f26:	b11b      	cbz	r3, 8009f30 <__sinit+0x14>
 8009f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f2c:	f7ff bff0 	b.w	8009f10 <__sinit_lock_release>
 8009f30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009f34:	6523      	str	r3, [r4, #80]	; 0x50
 8009f36:	4b13      	ldr	r3, [pc, #76]	; (8009f84 <__sinit+0x68>)
 8009f38:	4a13      	ldr	r2, [pc, #76]	; (8009f88 <__sinit+0x6c>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	62a2      	str	r2, [r4, #40]	; 0x28
 8009f3e:	42a3      	cmp	r3, r4
 8009f40:	bf08      	it	eq
 8009f42:	2301      	moveq	r3, #1
 8009f44:	4620      	mov	r0, r4
 8009f46:	bf08      	it	eq
 8009f48:	61a3      	streq	r3, [r4, #24]
 8009f4a:	f000 f81f 	bl	8009f8c <__sfp>
 8009f4e:	6060      	str	r0, [r4, #4]
 8009f50:	4620      	mov	r0, r4
 8009f52:	f000 f81b 	bl	8009f8c <__sfp>
 8009f56:	60a0      	str	r0, [r4, #8]
 8009f58:	4620      	mov	r0, r4
 8009f5a:	f000 f817 	bl	8009f8c <__sfp>
 8009f5e:	2200      	movs	r2, #0
 8009f60:	2104      	movs	r1, #4
 8009f62:	60e0      	str	r0, [r4, #12]
 8009f64:	6860      	ldr	r0, [r4, #4]
 8009f66:	f7ff ff81 	bl	8009e6c <std>
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	2109      	movs	r1, #9
 8009f6e:	68a0      	ldr	r0, [r4, #8]
 8009f70:	f7ff ff7c 	bl	8009e6c <std>
 8009f74:	2202      	movs	r2, #2
 8009f76:	2112      	movs	r1, #18
 8009f78:	68e0      	ldr	r0, [r4, #12]
 8009f7a:	f7ff ff77 	bl	8009e6c <std>
 8009f7e:	2301      	movs	r3, #1
 8009f80:	61a3      	str	r3, [r4, #24]
 8009f82:	e7d1      	b.n	8009f28 <__sinit+0xc>
 8009f84:	0800a5d0 	.word	0x0800a5d0
 8009f88:	08009eb5 	.word	0x08009eb5

08009f8c <__sfp>:
 8009f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f8e:	4607      	mov	r7, r0
 8009f90:	f7ff ffac 	bl	8009eec <__sfp_lock_acquire>
 8009f94:	4b1e      	ldr	r3, [pc, #120]	; (800a010 <__sfp+0x84>)
 8009f96:	681e      	ldr	r6, [r3, #0]
 8009f98:	69b3      	ldr	r3, [r6, #24]
 8009f9a:	b913      	cbnz	r3, 8009fa2 <__sfp+0x16>
 8009f9c:	4630      	mov	r0, r6
 8009f9e:	f7ff ffbd 	bl	8009f1c <__sinit>
 8009fa2:	3648      	adds	r6, #72	; 0x48
 8009fa4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009fa8:	3b01      	subs	r3, #1
 8009faa:	d503      	bpl.n	8009fb4 <__sfp+0x28>
 8009fac:	6833      	ldr	r3, [r6, #0]
 8009fae:	b30b      	cbz	r3, 8009ff4 <__sfp+0x68>
 8009fb0:	6836      	ldr	r6, [r6, #0]
 8009fb2:	e7f7      	b.n	8009fa4 <__sfp+0x18>
 8009fb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009fb8:	b9d5      	cbnz	r5, 8009ff0 <__sfp+0x64>
 8009fba:	4b16      	ldr	r3, [pc, #88]	; (800a014 <__sfp+0x88>)
 8009fbc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009fc0:	60e3      	str	r3, [r4, #12]
 8009fc2:	6665      	str	r5, [r4, #100]	; 0x64
 8009fc4:	f000 f847 	bl	800a056 <__retarget_lock_init_recursive>
 8009fc8:	f7ff ff96 	bl	8009ef8 <__sfp_lock_release>
 8009fcc:	2208      	movs	r2, #8
 8009fce:	4629      	mov	r1, r5
 8009fd0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009fd4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009fd8:	6025      	str	r5, [r4, #0]
 8009fda:	61a5      	str	r5, [r4, #24]
 8009fdc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009fe0:	f7fd fac8 	bl	8007574 <memset>
 8009fe4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009fe8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009fec:	4620      	mov	r0, r4
 8009fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ff0:	3468      	adds	r4, #104	; 0x68
 8009ff2:	e7d9      	b.n	8009fa8 <__sfp+0x1c>
 8009ff4:	2104      	movs	r1, #4
 8009ff6:	4638      	mov	r0, r7
 8009ff8:	f7ff ff62 	bl	8009ec0 <__sfmoreglue>
 8009ffc:	4604      	mov	r4, r0
 8009ffe:	6030      	str	r0, [r6, #0]
 800a000:	2800      	cmp	r0, #0
 800a002:	d1d5      	bne.n	8009fb0 <__sfp+0x24>
 800a004:	f7ff ff78 	bl	8009ef8 <__sfp_lock_release>
 800a008:	230c      	movs	r3, #12
 800a00a:	603b      	str	r3, [r7, #0]
 800a00c:	e7ee      	b.n	8009fec <__sfp+0x60>
 800a00e:	bf00      	nop
 800a010:	0800a5d0 	.word	0x0800a5d0
 800a014:	ffff0001 	.word	0xffff0001

0800a018 <_fwalk_reent>:
 800a018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a01c:	4606      	mov	r6, r0
 800a01e:	4688      	mov	r8, r1
 800a020:	2700      	movs	r7, #0
 800a022:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a026:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a02a:	f1b9 0901 	subs.w	r9, r9, #1
 800a02e:	d505      	bpl.n	800a03c <_fwalk_reent+0x24>
 800a030:	6824      	ldr	r4, [r4, #0]
 800a032:	2c00      	cmp	r4, #0
 800a034:	d1f7      	bne.n	800a026 <_fwalk_reent+0xe>
 800a036:	4638      	mov	r0, r7
 800a038:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a03c:	89ab      	ldrh	r3, [r5, #12]
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d907      	bls.n	800a052 <_fwalk_reent+0x3a>
 800a042:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a046:	3301      	adds	r3, #1
 800a048:	d003      	beq.n	800a052 <_fwalk_reent+0x3a>
 800a04a:	4629      	mov	r1, r5
 800a04c:	4630      	mov	r0, r6
 800a04e:	47c0      	blx	r8
 800a050:	4307      	orrs	r7, r0
 800a052:	3568      	adds	r5, #104	; 0x68
 800a054:	e7e9      	b.n	800a02a <_fwalk_reent+0x12>

0800a056 <__retarget_lock_init_recursive>:
 800a056:	4770      	bx	lr

0800a058 <__retarget_lock_acquire_recursive>:
 800a058:	4770      	bx	lr

0800a05a <__retarget_lock_release_recursive>:
 800a05a:	4770      	bx	lr

0800a05c <__swhatbuf_r>:
 800a05c:	b570      	push	{r4, r5, r6, lr}
 800a05e:	460e      	mov	r6, r1
 800a060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a064:	4614      	mov	r4, r2
 800a066:	2900      	cmp	r1, #0
 800a068:	461d      	mov	r5, r3
 800a06a:	b096      	sub	sp, #88	; 0x58
 800a06c:	da08      	bge.n	800a080 <__swhatbuf_r+0x24>
 800a06e:	2200      	movs	r2, #0
 800a070:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a074:	602a      	str	r2, [r5, #0]
 800a076:	061a      	lsls	r2, r3, #24
 800a078:	d410      	bmi.n	800a09c <__swhatbuf_r+0x40>
 800a07a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a07e:	e00e      	b.n	800a09e <__swhatbuf_r+0x42>
 800a080:	466a      	mov	r2, sp
 800a082:	f000 f96f 	bl	800a364 <_fstat_r>
 800a086:	2800      	cmp	r0, #0
 800a088:	dbf1      	blt.n	800a06e <__swhatbuf_r+0x12>
 800a08a:	9a01      	ldr	r2, [sp, #4]
 800a08c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a090:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a094:	425a      	negs	r2, r3
 800a096:	415a      	adcs	r2, r3
 800a098:	602a      	str	r2, [r5, #0]
 800a09a:	e7ee      	b.n	800a07a <__swhatbuf_r+0x1e>
 800a09c:	2340      	movs	r3, #64	; 0x40
 800a09e:	2000      	movs	r0, #0
 800a0a0:	6023      	str	r3, [r4, #0]
 800a0a2:	b016      	add	sp, #88	; 0x58
 800a0a4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a0a8 <__smakebuf_r>:
 800a0a8:	898b      	ldrh	r3, [r1, #12]
 800a0aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a0ac:	079d      	lsls	r5, r3, #30
 800a0ae:	4606      	mov	r6, r0
 800a0b0:	460c      	mov	r4, r1
 800a0b2:	d507      	bpl.n	800a0c4 <__smakebuf_r+0x1c>
 800a0b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a0b8:	6023      	str	r3, [r4, #0]
 800a0ba:	6123      	str	r3, [r4, #16]
 800a0bc:	2301      	movs	r3, #1
 800a0be:	6163      	str	r3, [r4, #20]
 800a0c0:	b002      	add	sp, #8
 800a0c2:	bd70      	pop	{r4, r5, r6, pc}
 800a0c4:	466a      	mov	r2, sp
 800a0c6:	ab01      	add	r3, sp, #4
 800a0c8:	f7ff ffc8 	bl	800a05c <__swhatbuf_r>
 800a0cc:	9900      	ldr	r1, [sp, #0]
 800a0ce:	4605      	mov	r5, r0
 800a0d0:	4630      	mov	r0, r6
 800a0d2:	f7ff fa0d 	bl	80094f0 <_malloc_r>
 800a0d6:	b948      	cbnz	r0, 800a0ec <__smakebuf_r+0x44>
 800a0d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0dc:	059a      	lsls	r2, r3, #22
 800a0de:	d4ef      	bmi.n	800a0c0 <__smakebuf_r+0x18>
 800a0e0:	f023 0303 	bic.w	r3, r3, #3
 800a0e4:	f043 0302 	orr.w	r3, r3, #2
 800a0e8:	81a3      	strh	r3, [r4, #12]
 800a0ea:	e7e3      	b.n	800a0b4 <__smakebuf_r+0xc>
 800a0ec:	4b0d      	ldr	r3, [pc, #52]	; (800a124 <__smakebuf_r+0x7c>)
 800a0ee:	62b3      	str	r3, [r6, #40]	; 0x28
 800a0f0:	89a3      	ldrh	r3, [r4, #12]
 800a0f2:	6020      	str	r0, [r4, #0]
 800a0f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0f8:	81a3      	strh	r3, [r4, #12]
 800a0fa:	9b00      	ldr	r3, [sp, #0]
 800a0fc:	6120      	str	r0, [r4, #16]
 800a0fe:	6163      	str	r3, [r4, #20]
 800a100:	9b01      	ldr	r3, [sp, #4]
 800a102:	b15b      	cbz	r3, 800a11c <__smakebuf_r+0x74>
 800a104:	4630      	mov	r0, r6
 800a106:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a10a:	f000 f93d 	bl	800a388 <_isatty_r>
 800a10e:	b128      	cbz	r0, 800a11c <__smakebuf_r+0x74>
 800a110:	89a3      	ldrh	r3, [r4, #12]
 800a112:	f023 0303 	bic.w	r3, r3, #3
 800a116:	f043 0301 	orr.w	r3, r3, #1
 800a11a:	81a3      	strh	r3, [r4, #12]
 800a11c:	89a0      	ldrh	r0, [r4, #12]
 800a11e:	4305      	orrs	r5, r0
 800a120:	81a5      	strh	r5, [r4, #12]
 800a122:	e7cd      	b.n	800a0c0 <__smakebuf_r+0x18>
 800a124:	08009eb5 	.word	0x08009eb5

0800a128 <__ascii_mbtowc>:
 800a128:	b082      	sub	sp, #8
 800a12a:	b901      	cbnz	r1, 800a12e <__ascii_mbtowc+0x6>
 800a12c:	a901      	add	r1, sp, #4
 800a12e:	b142      	cbz	r2, 800a142 <__ascii_mbtowc+0x1a>
 800a130:	b14b      	cbz	r3, 800a146 <__ascii_mbtowc+0x1e>
 800a132:	7813      	ldrb	r3, [r2, #0]
 800a134:	600b      	str	r3, [r1, #0]
 800a136:	7812      	ldrb	r2, [r2, #0]
 800a138:	1e10      	subs	r0, r2, #0
 800a13a:	bf18      	it	ne
 800a13c:	2001      	movne	r0, #1
 800a13e:	b002      	add	sp, #8
 800a140:	4770      	bx	lr
 800a142:	4610      	mov	r0, r2
 800a144:	e7fb      	b.n	800a13e <__ascii_mbtowc+0x16>
 800a146:	f06f 0001 	mvn.w	r0, #1
 800a14a:	e7f8      	b.n	800a13e <__ascii_mbtowc+0x16>

0800a14c <memmove>:
 800a14c:	4288      	cmp	r0, r1
 800a14e:	b510      	push	{r4, lr}
 800a150:	eb01 0402 	add.w	r4, r1, r2
 800a154:	d902      	bls.n	800a15c <memmove+0x10>
 800a156:	4284      	cmp	r4, r0
 800a158:	4623      	mov	r3, r4
 800a15a:	d807      	bhi.n	800a16c <memmove+0x20>
 800a15c:	1e43      	subs	r3, r0, #1
 800a15e:	42a1      	cmp	r1, r4
 800a160:	d008      	beq.n	800a174 <memmove+0x28>
 800a162:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a166:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a16a:	e7f8      	b.n	800a15e <memmove+0x12>
 800a16c:	4601      	mov	r1, r0
 800a16e:	4402      	add	r2, r0
 800a170:	428a      	cmp	r2, r1
 800a172:	d100      	bne.n	800a176 <memmove+0x2a>
 800a174:	bd10      	pop	{r4, pc}
 800a176:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a17a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a17e:	e7f7      	b.n	800a170 <memmove+0x24>

0800a180 <__malloc_lock>:
 800a180:	4801      	ldr	r0, [pc, #4]	; (800a188 <__malloc_lock+0x8>)
 800a182:	f7ff bf69 	b.w	800a058 <__retarget_lock_acquire_recursive>
 800a186:	bf00      	nop
 800a188:	20000504 	.word	0x20000504

0800a18c <__malloc_unlock>:
 800a18c:	4801      	ldr	r0, [pc, #4]	; (800a194 <__malloc_unlock+0x8>)
 800a18e:	f7ff bf64 	b.w	800a05a <__retarget_lock_release_recursive>
 800a192:	bf00      	nop
 800a194:	20000504 	.word	0x20000504

0800a198 <_realloc_r>:
 800a198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a19c:	4680      	mov	r8, r0
 800a19e:	4614      	mov	r4, r2
 800a1a0:	460e      	mov	r6, r1
 800a1a2:	b921      	cbnz	r1, 800a1ae <_realloc_r+0x16>
 800a1a4:	4611      	mov	r1, r2
 800a1a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1aa:	f7ff b9a1 	b.w	80094f0 <_malloc_r>
 800a1ae:	b92a      	cbnz	r2, 800a1bc <_realloc_r+0x24>
 800a1b0:	f7ff f936 	bl	8009420 <_free_r>
 800a1b4:	4625      	mov	r5, r4
 800a1b6:	4628      	mov	r0, r5
 800a1b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1bc:	f000 f906 	bl	800a3cc <_malloc_usable_size_r>
 800a1c0:	4284      	cmp	r4, r0
 800a1c2:	4607      	mov	r7, r0
 800a1c4:	d802      	bhi.n	800a1cc <_realloc_r+0x34>
 800a1c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a1ca:	d812      	bhi.n	800a1f2 <_realloc_r+0x5a>
 800a1cc:	4621      	mov	r1, r4
 800a1ce:	4640      	mov	r0, r8
 800a1d0:	f7ff f98e 	bl	80094f0 <_malloc_r>
 800a1d4:	4605      	mov	r5, r0
 800a1d6:	2800      	cmp	r0, #0
 800a1d8:	d0ed      	beq.n	800a1b6 <_realloc_r+0x1e>
 800a1da:	42bc      	cmp	r4, r7
 800a1dc:	4622      	mov	r2, r4
 800a1de:	4631      	mov	r1, r6
 800a1e0:	bf28      	it	cs
 800a1e2:	463a      	movcs	r2, r7
 800a1e4:	f7fd f9b8 	bl	8007558 <memcpy>
 800a1e8:	4631      	mov	r1, r6
 800a1ea:	4640      	mov	r0, r8
 800a1ec:	f7ff f918 	bl	8009420 <_free_r>
 800a1f0:	e7e1      	b.n	800a1b6 <_realloc_r+0x1e>
 800a1f2:	4635      	mov	r5, r6
 800a1f4:	e7df      	b.n	800a1b6 <_realloc_r+0x1e>

0800a1f6 <_raise_r>:
 800a1f6:	291f      	cmp	r1, #31
 800a1f8:	b538      	push	{r3, r4, r5, lr}
 800a1fa:	4604      	mov	r4, r0
 800a1fc:	460d      	mov	r5, r1
 800a1fe:	d904      	bls.n	800a20a <_raise_r+0x14>
 800a200:	2316      	movs	r3, #22
 800a202:	6003      	str	r3, [r0, #0]
 800a204:	f04f 30ff 	mov.w	r0, #4294967295
 800a208:	bd38      	pop	{r3, r4, r5, pc}
 800a20a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a20c:	b112      	cbz	r2, 800a214 <_raise_r+0x1e>
 800a20e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a212:	b94b      	cbnz	r3, 800a228 <_raise_r+0x32>
 800a214:	4620      	mov	r0, r4
 800a216:	f000 f831 	bl	800a27c <_getpid_r>
 800a21a:	462a      	mov	r2, r5
 800a21c:	4601      	mov	r1, r0
 800a21e:	4620      	mov	r0, r4
 800a220:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a224:	f000 b818 	b.w	800a258 <_kill_r>
 800a228:	2b01      	cmp	r3, #1
 800a22a:	d00a      	beq.n	800a242 <_raise_r+0x4c>
 800a22c:	1c59      	adds	r1, r3, #1
 800a22e:	d103      	bne.n	800a238 <_raise_r+0x42>
 800a230:	2316      	movs	r3, #22
 800a232:	6003      	str	r3, [r0, #0]
 800a234:	2001      	movs	r0, #1
 800a236:	e7e7      	b.n	800a208 <_raise_r+0x12>
 800a238:	2400      	movs	r4, #0
 800a23a:	4628      	mov	r0, r5
 800a23c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a240:	4798      	blx	r3
 800a242:	2000      	movs	r0, #0
 800a244:	e7e0      	b.n	800a208 <_raise_r+0x12>
	...

0800a248 <raise>:
 800a248:	4b02      	ldr	r3, [pc, #8]	; (800a254 <raise+0xc>)
 800a24a:	4601      	mov	r1, r0
 800a24c:	6818      	ldr	r0, [r3, #0]
 800a24e:	f7ff bfd2 	b.w	800a1f6 <_raise_r>
 800a252:	bf00      	nop
 800a254:	2000007c 	.word	0x2000007c

0800a258 <_kill_r>:
 800a258:	b538      	push	{r3, r4, r5, lr}
 800a25a:	2300      	movs	r3, #0
 800a25c:	4d06      	ldr	r5, [pc, #24]	; (800a278 <_kill_r+0x20>)
 800a25e:	4604      	mov	r4, r0
 800a260:	4608      	mov	r0, r1
 800a262:	4611      	mov	r1, r2
 800a264:	602b      	str	r3, [r5, #0]
 800a266:	f7f7 fc94 	bl	8001b92 <_kill>
 800a26a:	1c43      	adds	r3, r0, #1
 800a26c:	d102      	bne.n	800a274 <_kill_r+0x1c>
 800a26e:	682b      	ldr	r3, [r5, #0]
 800a270:	b103      	cbz	r3, 800a274 <_kill_r+0x1c>
 800a272:	6023      	str	r3, [r4, #0]
 800a274:	bd38      	pop	{r3, r4, r5, pc}
 800a276:	bf00      	nop
 800a278:	20000508 	.word	0x20000508

0800a27c <_getpid_r>:
 800a27c:	f7f7 bc82 	b.w	8001b84 <_getpid>

0800a280 <__sread>:
 800a280:	b510      	push	{r4, lr}
 800a282:	460c      	mov	r4, r1
 800a284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a288:	f000 f8a8 	bl	800a3dc <_read_r>
 800a28c:	2800      	cmp	r0, #0
 800a28e:	bfab      	itete	ge
 800a290:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a292:	89a3      	ldrhlt	r3, [r4, #12]
 800a294:	181b      	addge	r3, r3, r0
 800a296:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a29a:	bfac      	ite	ge
 800a29c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a29e:	81a3      	strhlt	r3, [r4, #12]
 800a2a0:	bd10      	pop	{r4, pc}

0800a2a2 <__swrite>:
 800a2a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2a6:	461f      	mov	r7, r3
 800a2a8:	898b      	ldrh	r3, [r1, #12]
 800a2aa:	4605      	mov	r5, r0
 800a2ac:	05db      	lsls	r3, r3, #23
 800a2ae:	460c      	mov	r4, r1
 800a2b0:	4616      	mov	r6, r2
 800a2b2:	d505      	bpl.n	800a2c0 <__swrite+0x1e>
 800a2b4:	2302      	movs	r3, #2
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2bc:	f000 f874 	bl	800a3a8 <_lseek_r>
 800a2c0:	89a3      	ldrh	r3, [r4, #12]
 800a2c2:	4632      	mov	r2, r6
 800a2c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a2c8:	81a3      	strh	r3, [r4, #12]
 800a2ca:	4628      	mov	r0, r5
 800a2cc:	463b      	mov	r3, r7
 800a2ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2d6:	f000 b823 	b.w	800a320 <_write_r>

0800a2da <__sseek>:
 800a2da:	b510      	push	{r4, lr}
 800a2dc:	460c      	mov	r4, r1
 800a2de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2e2:	f000 f861 	bl	800a3a8 <_lseek_r>
 800a2e6:	1c43      	adds	r3, r0, #1
 800a2e8:	89a3      	ldrh	r3, [r4, #12]
 800a2ea:	bf15      	itete	ne
 800a2ec:	6560      	strne	r0, [r4, #84]	; 0x54
 800a2ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a2f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a2f6:	81a3      	strheq	r3, [r4, #12]
 800a2f8:	bf18      	it	ne
 800a2fa:	81a3      	strhne	r3, [r4, #12]
 800a2fc:	bd10      	pop	{r4, pc}

0800a2fe <__sclose>:
 800a2fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a302:	f000 b81f 	b.w	800a344 <_close_r>

0800a306 <__ascii_wctomb>:
 800a306:	4603      	mov	r3, r0
 800a308:	4608      	mov	r0, r1
 800a30a:	b141      	cbz	r1, 800a31e <__ascii_wctomb+0x18>
 800a30c:	2aff      	cmp	r2, #255	; 0xff
 800a30e:	d904      	bls.n	800a31a <__ascii_wctomb+0x14>
 800a310:	228a      	movs	r2, #138	; 0x8a
 800a312:	f04f 30ff 	mov.w	r0, #4294967295
 800a316:	601a      	str	r2, [r3, #0]
 800a318:	4770      	bx	lr
 800a31a:	2001      	movs	r0, #1
 800a31c:	700a      	strb	r2, [r1, #0]
 800a31e:	4770      	bx	lr

0800a320 <_write_r>:
 800a320:	b538      	push	{r3, r4, r5, lr}
 800a322:	4604      	mov	r4, r0
 800a324:	4608      	mov	r0, r1
 800a326:	4611      	mov	r1, r2
 800a328:	2200      	movs	r2, #0
 800a32a:	4d05      	ldr	r5, [pc, #20]	; (800a340 <_write_r+0x20>)
 800a32c:	602a      	str	r2, [r5, #0]
 800a32e:	461a      	mov	r2, r3
 800a330:	f7f7 fc66 	bl	8001c00 <_write>
 800a334:	1c43      	adds	r3, r0, #1
 800a336:	d102      	bne.n	800a33e <_write_r+0x1e>
 800a338:	682b      	ldr	r3, [r5, #0]
 800a33a:	b103      	cbz	r3, 800a33e <_write_r+0x1e>
 800a33c:	6023      	str	r3, [r4, #0]
 800a33e:	bd38      	pop	{r3, r4, r5, pc}
 800a340:	20000508 	.word	0x20000508

0800a344 <_close_r>:
 800a344:	b538      	push	{r3, r4, r5, lr}
 800a346:	2300      	movs	r3, #0
 800a348:	4d05      	ldr	r5, [pc, #20]	; (800a360 <_close_r+0x1c>)
 800a34a:	4604      	mov	r4, r0
 800a34c:	4608      	mov	r0, r1
 800a34e:	602b      	str	r3, [r5, #0]
 800a350:	f7f7 fc72 	bl	8001c38 <_close>
 800a354:	1c43      	adds	r3, r0, #1
 800a356:	d102      	bne.n	800a35e <_close_r+0x1a>
 800a358:	682b      	ldr	r3, [r5, #0]
 800a35a:	b103      	cbz	r3, 800a35e <_close_r+0x1a>
 800a35c:	6023      	str	r3, [r4, #0]
 800a35e:	bd38      	pop	{r3, r4, r5, pc}
 800a360:	20000508 	.word	0x20000508

0800a364 <_fstat_r>:
 800a364:	b538      	push	{r3, r4, r5, lr}
 800a366:	2300      	movs	r3, #0
 800a368:	4d06      	ldr	r5, [pc, #24]	; (800a384 <_fstat_r+0x20>)
 800a36a:	4604      	mov	r4, r0
 800a36c:	4608      	mov	r0, r1
 800a36e:	4611      	mov	r1, r2
 800a370:	602b      	str	r3, [r5, #0]
 800a372:	f7f7 fc6c 	bl	8001c4e <_fstat>
 800a376:	1c43      	adds	r3, r0, #1
 800a378:	d102      	bne.n	800a380 <_fstat_r+0x1c>
 800a37a:	682b      	ldr	r3, [r5, #0]
 800a37c:	b103      	cbz	r3, 800a380 <_fstat_r+0x1c>
 800a37e:	6023      	str	r3, [r4, #0]
 800a380:	bd38      	pop	{r3, r4, r5, pc}
 800a382:	bf00      	nop
 800a384:	20000508 	.word	0x20000508

0800a388 <_isatty_r>:
 800a388:	b538      	push	{r3, r4, r5, lr}
 800a38a:	2300      	movs	r3, #0
 800a38c:	4d05      	ldr	r5, [pc, #20]	; (800a3a4 <_isatty_r+0x1c>)
 800a38e:	4604      	mov	r4, r0
 800a390:	4608      	mov	r0, r1
 800a392:	602b      	str	r3, [r5, #0]
 800a394:	f7f7 fc6a 	bl	8001c6c <_isatty>
 800a398:	1c43      	adds	r3, r0, #1
 800a39a:	d102      	bne.n	800a3a2 <_isatty_r+0x1a>
 800a39c:	682b      	ldr	r3, [r5, #0]
 800a39e:	b103      	cbz	r3, 800a3a2 <_isatty_r+0x1a>
 800a3a0:	6023      	str	r3, [r4, #0]
 800a3a2:	bd38      	pop	{r3, r4, r5, pc}
 800a3a4:	20000508 	.word	0x20000508

0800a3a8 <_lseek_r>:
 800a3a8:	b538      	push	{r3, r4, r5, lr}
 800a3aa:	4604      	mov	r4, r0
 800a3ac:	4608      	mov	r0, r1
 800a3ae:	4611      	mov	r1, r2
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	4d05      	ldr	r5, [pc, #20]	; (800a3c8 <_lseek_r+0x20>)
 800a3b4:	602a      	str	r2, [r5, #0]
 800a3b6:	461a      	mov	r2, r3
 800a3b8:	f7f7 fc62 	bl	8001c80 <_lseek>
 800a3bc:	1c43      	adds	r3, r0, #1
 800a3be:	d102      	bne.n	800a3c6 <_lseek_r+0x1e>
 800a3c0:	682b      	ldr	r3, [r5, #0]
 800a3c2:	b103      	cbz	r3, 800a3c6 <_lseek_r+0x1e>
 800a3c4:	6023      	str	r3, [r4, #0]
 800a3c6:	bd38      	pop	{r3, r4, r5, pc}
 800a3c8:	20000508 	.word	0x20000508

0800a3cc <_malloc_usable_size_r>:
 800a3cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3d0:	1f18      	subs	r0, r3, #4
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	bfbc      	itt	lt
 800a3d6:	580b      	ldrlt	r3, [r1, r0]
 800a3d8:	18c0      	addlt	r0, r0, r3
 800a3da:	4770      	bx	lr

0800a3dc <_read_r>:
 800a3dc:	b538      	push	{r3, r4, r5, lr}
 800a3de:	4604      	mov	r4, r0
 800a3e0:	4608      	mov	r0, r1
 800a3e2:	4611      	mov	r1, r2
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	4d05      	ldr	r5, [pc, #20]	; (800a3fc <_read_r+0x20>)
 800a3e8:	602a      	str	r2, [r5, #0]
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	f7f7 fbeb 	bl	8001bc6 <_read>
 800a3f0:	1c43      	adds	r3, r0, #1
 800a3f2:	d102      	bne.n	800a3fa <_read_r+0x1e>
 800a3f4:	682b      	ldr	r3, [r5, #0]
 800a3f6:	b103      	cbz	r3, 800a3fa <_read_r+0x1e>
 800a3f8:	6023      	str	r3, [r4, #0]
 800a3fa:	bd38      	pop	{r3, r4, r5, pc}
 800a3fc:	20000508 	.word	0x20000508

0800a400 <_init>:
 800a400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a402:	bf00      	nop
 800a404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a406:	bc08      	pop	{r3}
 800a408:	469e      	mov	lr, r3
 800a40a:	4770      	bx	lr

0800a40c <_fini>:
 800a40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a40e:	bf00      	nop
 800a410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a412:	bc08      	pop	{r3}
 800a414:	469e      	mov	lr, r3
 800a416:	4770      	bx	lr
