

================================================================
== Vitis HLS Report for 'scaleCompute_17_42_20_48_16_1_s'
================================================================
* Date:           Sat Jun 18 18:21:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        resize
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.663 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    123|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|     328|     82|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     197|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     525|    219|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |mul_48ns_42s_74_5_0_U42  |mul_48ns_42s_74_5_0  |        0|   4|  328|  82|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |Total                    |                     |        0|   4|  328|  82|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ret_V_fu_66_p2    |         +|   0|  0|  81|          74|          55|
    |ret_V_2_fu_46_p2  |        or|   0|  0|  42|          42|          22|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0| 123|         116|          77|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   42|        126|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   42|        126|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_ce_reg          |   1|   0|    1|          0|
    |ap_return_int_reg  |  42|   0|   42|          0|
    |currindex_int_reg  |  32|   0|   32|          0|
    |inscale_int_reg    |  48|   0|   48|          0|
    |r_V_1_reg_91       |  74|   0|   74|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 197|   0|  197|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  scaleCompute<17, 42, 20, 48, 16, 1>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  scaleCompute<17, 42, 20, 48, 16, 1>|  return value|
|ap_return  |  out|   42|  ap_ctrl_hs|  scaleCompute<17, 42, 20, 48, 16, 1>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  scaleCompute<17, 42, 20, 48, 16, 1>|  return value|
|currindex  |   in|   32|     ap_none|                            currindex|        scalar|
|inscale    |   in|   48|     ap_none|                              inscale|        scalar|
+-----------+-----+-----+------------+-------------------------------------+--------------+

