# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code
# Loading project TPU_MV_Element
# Compile of Adder.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of Reg.vhd was successful.
# Compile of RegLd.vhd was successful.
# Compile of tb_TPU_MV_Element.vhd was successful with warnings.
# Compile of TPU_MV_Element.vhd failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of TPU_MV_Element.vhd was successful.
# reading /usr/local/mentor/questasim/linux_x86_64/../modelsim.ini
# Loading project TPU_Modelsim
# Compile of Adder.vhd was successful.
# Compile of Multiplier.vhd was successful.
# Compile of Reg.vhd was successful.
# Compile of RegLd.vhd was successful.
# Compile of tb_TPU_MV_Element.vhd was successful with warnings.
# Compile of TPU_MV_Element.vhd was successful.
# 6 compiles, 0 failed with no errors.
# Compile of tb_TPU_MV_Element.vhd was successful with warnings.
project open /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/TPU_Modelsim/TPU_Modelsim
vsim work.tb_tpu_mv_element -voptargs=+acc
# vsim work.tb_tpu_mv_element -voptargs="+acc" 
# Start time: 12:09:39 on Jan 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/source/TPU_MV_Element.vhd(102): (vopt-1134) Incompatible modes for port "oC" in component "Multiplier" when binding to entity "Multiplier".
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 12:09:39 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 16
# Compile of Multiplier.vhd was successful.
# Compile of TPU_MV_Element.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_tpu_mv_element
# vsim -voptargs="+acc" work.tb_tpu_mv_element 
# Start time: 12:12:12 on Jan 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_tpu_mv_element(mixed)#1
# Loading work.tpu_mv_element(structure)#1
# Loading work.regld(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.multiplier(behavior)#1
# Loading work.adder(behavior)#1
add wave sim:/tb_tpu_mv_element
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/tb_tpu_mv_element'.
add wave sim:/tb_tpu_mv_element/*
run 100 ns
run 100 ns
do tb_TPU_MV_Element.do
add wave -position insertpoint  \
sim:/tb_tpu_mv_element/DUT0/s_Y1
# Compile of TPU_MV_Element.vhd was successful.
vsim -voptargs=+acc work.tb_tpu_mv_element
# End time: 12:40:32 on Jan 19,2023, Elapsed time: 0:28:20
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.tb_tpu_mv_element 
# Start time: 12:40:32 on Jan 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_tpu_mv_element(mixed)#1
# Loading work.tpu_mv_element(structure)#1
# Loading work.regld(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.multiplier(behavior)#1
# Loading work.adder(behavior)#1
do tb_TPU_MV_Element.do
# Compile of tb_TPU_MV_Element.vhd was successful with warnings.
vsim -voptargs=+acc work.tb_tpu_mv_element
# End time: 12:59:54 on Jan 19,2023, Elapsed time: 0:19:22
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.tb_tpu_mv_element 
# Start time: 12:59:54 on Jan 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_tpu_mv_element(mixed)#1
# Loading work.tpu_mv_element(structure)#1
# Loading work.regld(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.multiplier(behavior)#1
# Loading work.adder(behavior)#1
do tb_TPU_MV_Element.do
do tb_TPU_MV_Element.do
# End time: 13:06:00 on Jan 19,2023, Elapsed time: 0:06:06
# Errors: 0, Warnings: 2
