$date
	Wed Jan 28 17:40:36 2026
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module fifo_tb $end
$var wire 8 ! out [7:0] $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var wire 4 $ count [3:0] $end
$var reg 1 % clk $end
$var reg 8 & data [7:0] $end
$var reg 1 ' ren $end
$var reg 1 ( res $end
$var reg 1 ) wen $end
$var integer 32 * i [31:0] $end
$scope module UUT $end
$var wire 1 % clk $end
$var wire 8 + din [7:0] $end
$var wire 8 , dout [7:0] $end
$var wire 1 # empty $end
$var wire 1 " full $end
$var wire 1 ' pull $end
$var wire 1 ) push $end
$var wire 1 ( res $end
$var wire 1 - ptmet $end
$var parameter 32 . ADDR_WIDTH $end
$var parameter 32 / WORD_WIDTH $end
$var reg 4 0 count [3:0] $end
$var reg 1 1 pushed $end
$var reg 3 2 r_ptr [2:0] $end
$var reg 3 3 w_ptr [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 /
b11 .
$end
#0
$dumpvars
bx 3
bx 2
x1
bx 0
x-
bx ,
bx +
bx *
0)
1(
0'
bx &
0%
bx $
x#
x"
bx !
$end
#50
1#
1-
0"
b0 3
b0 2
01
1%
#100
0%
1)
b10101010 &
b10101010 +
0(
#150
0#
0-
11
b10101010 !
b10101010 ,
b1 3
1%
#200
0%
1'
0)
#250
1#
bx !
bx ,
1-
b1 2
01
1%
#300
0%
b0 &
b0 +
b0 *
1)
0'
#350
0#
0-
11
b0 !
b0 ,
b10 3
1%
#400
0%
b1 &
b1 +
b1 *
#450
b11 3
1%
#500
0%
b10 &
b10 +
b10 *
#550
b100 3
1%
#600
0%
b11 &
b11 +
b11 *
#650
b101 3
1%
#700
0%
b100 &
b100 +
b100 *
#750
b110 3
1%
#800
0%
b101 &
b101 +
b101 *
#850
b111 3
1%
#900
0%
b110 &
b110 +
b110 *
#950
b0 3
1%
#1000
0%
b111 &
b111 +
b111 *
#1050
1"
1-
b1 3
1%
#1100
0%
b11101110 &
b11101110 +
b1000 *
#1150
1%
#1200
0%
b0 *
1'
0)
#1250
b1 !
b1 ,
0-
0"
b10 2
01
1%
#1300
0%
b1 *
#1350
b10 !
b10 ,
b11 2
1%
#1400
0%
b10 *
#1450
b11 !
b11 ,
b100 2
1%
#1500
0%
b11 *
#1550
b100 !
b100 ,
b101 2
1%
#1600
0%
b100 *
#1650
b101 !
b101 ,
b110 2
1%
#1700
0%
b101 *
#1750
b110 !
b110 ,
b111 2
1%
#1800
0%
b110 *
#1850
b111 !
b111 ,
b0 2
1%
#1900
0%
b111 *
#1950
1#
b0 !
b0 ,
1-
b1 2
1%
#2000
0%
b11111111 &
b11111111 +
0'
1)
b0 *
#2050
0#
0-
0"
b11111111 !
b11111111 ,
b10 3
11
1%
#2100
0%
b1 *
#2150
b11 3
1%
#2200
0%
b10 *
#2250
b100 3
1%
#2300
0%
b11 *
#2350
b101 3
1%
#2400
0%
b100 *
#2450
b110 3
1%
#2500
0%
b101 *
#2550
b111 3
1%
#2600
0%
b110 *
#2650
b0 3
1%
#2700
0%
b111 *
#2750
1"
1-
b1 3
1%
#2800
0%
1'
0)
b0 *
#2850
0-
0"
b10 2
01
1%
#2900
0%
b1 *
#2950
b11 2
1%
#3000
0%
b10 *
#3050
b100 2
1%
#3100
0%
b11 *
#3150
b101 2
1%
#3200
0%
b100 *
#3250
b110 2
1%
#3300
0%
b101 *
#3350
b111 2
1%
#3400
0%
b110 *
#3450
b0 2
1%
#3500
0%
b111 *
#3550
1#
1-
b1 2
1%
#3600
0%
b111 &
b111 +
0'
1)
b1000 *
#3650
0#
0-
0"
b111 !
b111 ,
b10 3
11
1%
#3700
0%
b110 &
b110 +
b111 *
1'
#3750
b110 !
b110 ,
01
b10 2
b11 3
1%
#3800
0%
b101 &
b101 +
b110 *
#3850
b101 !
b101 ,
b100 3
b11 2
1%
#3900
0%
b100 &
b100 +
b101 *
#3950
b100 !
b100 ,
b100 2
b101 3
1%
#4000
0%
b11 &
b11 +
b100 *
#4050
b11 !
b11 ,
b110 3
b101 2
1%
#4100
0%
b10 &
b10 +
b11 *
#4150
b10 !
b10 ,
b110 2
b111 3
1%
#4200
0%
b1 &
b1 +
b10 *
#4250
b1 !
b1 ,
b0 3
b111 2
1%
#4300
0%
b0 &
b0 +
b1 *
#4350
b0 !
b0 ,
b0 2
b1 3
1%
#4400
0%
b0 *
#4450
b10 3
b1 2
1%
#4500
0%
