##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for I2C_IntClock
		4.5::Critical Path Report for IMU_IntClock
		4.6::Critical Path Report for PWM_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
		5.5::Critical Path Report for (IMU_IntClock:R vs. IMU_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. IMU_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: ADC_1_theACLK       | N/A                   | Target: 1.22 MHz   | 
Clock: ClockBlock/aclk_0   | N/A                   | Target: 1.22 MHz   | 
Clock: ClockBlock/clk_bus  | N/A                   | Target: 33.00 MHz  | 
Clock: ClockBlock/dclk_0   | N/A                   | Target: 2.06 MHz   | 
Clock: ClockBlock/dclk_1   | N/A                   | Target: 6.00 MHz   | 
Clock: ClockBlock/dclk_2   | N/A                   | Target: 6.00 MHz   | 
Clock: ClockBlock/dclk_3   | N/A                   | Target: 1.60 MHz   | 
Clock: ClockBlock/dclk_4   | N/A                   | Target: 0.92 MHz   | 
Clock: Clock_1             | Frequency: 32.19 MHz  | Target: 6.60 MHz   | 
Clock: Clock_2             | Frequency: 31.16 MHz  | Target: 6.60 MHz   | 
Clock: CyBUS_CLK           | Frequency: 38.00 MHz  | Target: 33.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO               | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK        | N/A                   | Target: 33.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 33.00 MHz  | 
Clock: CyXTAL              | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_IntClock        | Frequency: 31.93 MHz  | Target: 1.65 MHz   | 
Clock: IMU_IntClock        | Frequency: 35.56 MHz  | Target: 0.94 MHz   | 
Clock: PWM_Clock           | Frequency: 40.34 MHz  | Target: 2.06 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        151515           120445      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        151515           119427      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        30303            3990        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        30303            4932        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     I2C_IntClock   30303            18496       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     IMU_IntClock   30303            19278       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     PWM_Clock      30303            21059       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_IntClock  I2C_IntClock   606061           574737      N/A              N/A         N/A              N/A         N/A              N/A         
IMU_IntClock  IMU_IntClock   1.06061e+006     1032484     N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock     PWM_Clock      484848           460061      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
Left_Motor(0)_PAD   25085         PWM_Clock:R       
Right_Motor(0)_PAD  23591         PWM_Clock:R       
SCL_1(0)_PAD:out    26162         I2C_IntClock:R    
SDA_1(0)_PAD:out    28182         I2C_IntClock:R    
Servo_Out(0)_PAD    23762         PWM_Clock:R       
Tx_1(0)_PAD         37504         IMU_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 32.19 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 120445p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25980
-------------------------------------   ----- 
End-of-path arrival time (ps)           25980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell70     5013  10293  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell70     3350  13643  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2627  16270  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  25980  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  25980  120445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 31.16 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 119427p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26998
-------------------------------------   ----- 
End-of-path arrival time (ps)           26998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell98     3517   8797  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell98     3350  12147  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   5141  17288  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  26998  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  26998  119427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.00 MHz | Target: 33.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 3990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21223
-------------------------------------   ----- 
End-of-path arrival time (ps)           21223
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell66     2343   4923   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell66     3350   8273   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3240  11513   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  21223   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  21223   3990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for I2C_IntClock
******************************************
Clock: I2C_IntClock
Frequency: 31.93 MHz | Target: 1.65 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 574737p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25033
-------------------------------------   ----- 
End-of-path arrival time (ps)           25033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q               macrocell21     1250   1250  574737  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_5          macrocell9      7414   8664  574737  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell9      3350  12014  574737  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell17     6022  18036  574737  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell17     3350  21386  574737  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   3648  25033  574737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for IMU_IntClock
******************************************
Clock: IMU_IntClock
Frequency: 35.56 MHz | Target: 0.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1032484p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21832
-------------------------------------   ----- 
End-of-path arrival time (ps)           21832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1032484  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/main_0      macrocell59     6537  12217  1032484  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/q           macrocell59     3350  15567  1032484  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   6265  21832  1032484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 40.34 MHz | Target: 2.06 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 460061p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19697
-------------------------------------   ----- 
End-of-path arrival time (ps)           19697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12   2320   2320  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0   2320  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2960   5280  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   4707   9987  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   9710  19697  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  19697  460061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell13      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 460061p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19697
-------------------------------------   ----- 
End-of-path arrival time (ps)           19697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12   2320   2320  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0   2320  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2960   5280  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   4707   9987  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   9710  19697  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  19697  460061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell13      0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 120445p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25980
-------------------------------------   ----- 
End-of-path arrival time (ps)           25980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell70     5013  10293  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell70     3350  13643  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2627  16270  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  25980  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  25980  120445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 119427p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26998
-------------------------------------   ----- 
End-of-path arrival time (ps)           26998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell98     3517   8797  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell98     3350  12147  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   5141  17288  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  26998  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  26998  119427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 574737p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25033
-------------------------------------   ----- 
End-of-path arrival time (ps)           25033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q               macrocell21     1250   1250  574737  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_5          macrocell9      7414   8664  574737  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell9      3350  12014  574737  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell17     6022  18036  574737  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell17     3350  21386  574737  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   3648  25033  574737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (IMU_IntClock:R vs. IMU_IntClock:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1032484p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21832
-------------------------------------   ----- 
End-of-path arrival time (ps)           21832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1032484  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/main_0      macrocell59     6537  12217  1032484  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/q           macrocell59     3350  15567  1032484  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   6265  21832  1032484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_112/main_0
Capture Clock  : Net_112/clock_0
Path slack     : 21059p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21059  RISE       1
Net_112/main_0                                        macrocell1     3154   5734  21059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 3990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21223
-------------------------------------   ----- 
End-of-path arrival time (ps)           21223
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell66     2343   4923   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell66     3350   8273   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3240  11513   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  21223   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  21223   3990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20281
-------------------------------------   ----- 
End-of-path arrival time (ps)           20281
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell94     2324   4904   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell94     3350   8254   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   2317  10571   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell8   9710  20281   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell9      0  20281   4932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
**************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 18496p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                 synccell      1480   1480  18496  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell6    6817   8297  18496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell6          0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. IMU_IntClock:R)
***************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_last\/main_0
Capture Clock  : \IMU:BUART:rx_last\/clock_0
Path slack     : 19278p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out            synccell      1480   1480  19278  RISE       1
\IMU:BUART:rx_last\/main_0  macrocell49   6035   7515  19278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell49         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 3990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21223
-------------------------------------   ----- 
End-of-path arrival time (ps)           21223
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell66     2343   4923   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell66     3350   8273   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3240  11513   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  21223   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  21223   3990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20281
-------------------------------------   ----- 
End-of-path arrival time (ps)           20281
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell94     2324   4904   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell94     3350   8254   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   2317  10571   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell8   9710  20281   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell9      0  20281   4932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 7270p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11513
-------------------------------------   ----- 
End-of-path arrival time (ps)           11513
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell66     2343   4923   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell66     3350   8273   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3240  11513   7270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 7272p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11511
-------------------------------------   ----- 
End-of-path arrival time (ps)           11511
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell66     2343   4923   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell66     3350   8273   3990  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1          datapathcell7   3239  11511   7272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 7317p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11466
-------------------------------------   ----- 
End-of-path arrival time (ps)           11466
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell94     2324   4904   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell94     3350   8254   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1          datapathcell9   3212  11466   7317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 8212p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10571
-------------------------------------   ----- 
End-of-path arrival time (ps)           10571
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell94     2324   4904   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell94     3350   8254   4932  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   2317  10571   8212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 18496p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                 synccell      1480   1480  18496  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell6    6817   8297  18496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell6          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 18496p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                 synccell      1480   1480  18496  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell31   6817   8297  18496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_last\/main_0
Capture Clock  : \IMU:BUART:rx_last\/clock_0
Path slack     : 19278p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out            synccell      1480   1480  19278  RISE       1
\IMU:BUART:rx_last\/main_0  macrocell49   6035   7515  19278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:pollcount_0\/main_4
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 19366p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7427
-------------------------------------   ---- 
End-of-path arrival time (ps)           7427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480  19278  RISE       1
\IMU:BUART:pollcount_0\/main_4  macrocell44   5947   7427  19366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:pollcount_1\/main_5
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 19366p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7427
-------------------------------------   ---- 
End-of-path arrival time (ps)           7427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480  19278  RISE       1
\IMU:BUART:pollcount_1\/main_5  macrocell45   5947   7427  19366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:control_reg_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_2\/clock_0
Path slack     : 19892p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_2  controlcell1   2580   2580  19892  RISE       1
\I2C:bI2C_UDB:control_reg_2\/main_0        macrocell10    4321   6901  19892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_2\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_4
Path End       : \I2C:bI2C_UDB:control_reg_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_4\/clock_0
Path slack     : 19895p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6898
-------------------------------------   ---- 
End-of-path arrival time (ps)           6898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  19895  RISE       1
\I2C:bI2C_UDB:control_reg_4\/main_0        macrocell11    4318   6898  19895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_state_2\/main_9
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 20324p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6469
-------------------------------------   ---- 
End-of-path arrival time (ps)           6469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1480   1480  19278  RISE       1
\IMU:BUART:rx_state_2\/main_9  macrocell52   4989   6469  20324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 20577p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out               synccell      1480   1480  20577  RISE       1
\I2C:bI2C_UDB:status_1\/main_8  macrocell36   4736   6216  20577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_Encoder_Pins(1)_SYNC/out
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 20909p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_Encoder_Pins(1)_SYNC/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Left_Encoder_Pins(1)_SYNC/out                    synccell      1480   1480  20909  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/main_0  macrocell88   4404   5884  20909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell88         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_112/main_0
Capture Clock  : Net_112/clock_0
Path slack     : 21059p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21059  RISE       1
Net_112/main_0                                        macrocell1     3154   5734  21059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_113/main_0
Capture Clock  : Net_113/clock_0
Path slack     : 21059p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21059  RISE       1
Net_113/main_0                                        macrocell2     3154   5734  21059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_Encoder_Pins(0)_SYNC/out
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 21650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_Encoder_Pins(0)_SYNC/clock                            synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Right_Encoder_Pins(0)_SYNC/out                    synccell       1480   1480  21650  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/main_0  macrocell112   3664   5144  21650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell112        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_446/main_0
Capture Clock  : Net_446/clock_0
Path slack     : 21884p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  21884  RISE       1
Net_446/main_0                                        macrocell4     2329   4909  21884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_446/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Servo_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 21884p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  21884  RISE       1
\Servo_1:PWMUDB:runmode_enable\/main_0                macrocell130   2329   4909  21884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:runmode_enable\/clock_0                    macrocell130        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Servo_0:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo_0:PWMUDB:runmode_enable\/clock_0
Path slack     : 21928p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21059  RISE       1
\Servo_0:PWMUDB:runmode_enable\/main_0                macrocell125   2285   4865  21928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:runmode_enable\/clock_0                    macrocell125        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_5
Path End       : \I2C:bI2C_UDB:control_reg_5\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_5\/clock_0
Path slack     : 21950p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  21950  RISE       1
\I2C:bI2C_UDB:control_reg_5\/main_0        macrocell12    2263   4843  21950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_5\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 21953p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_1  controlcell1   2580   2580  21953  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0              macrocell20    2260   4840  21953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_6
Path End       : \I2C:bI2C_UDB:control_reg_6\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_6\/clock_0
Path slack     : 21971p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  21971  RISE       1
\I2C:bI2C_UDB:control_reg_6\/main_0        macrocell13    2242   4822  21971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_6\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_7
Path End       : \I2C:bI2C_UDB:control_reg_7\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_7\/clock_0
Path slack     : 21973p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_7  controlcell1   2580   2580  21973  RISE       1
\I2C:bI2C_UDB:control_reg_7\/main_0        macrocell14    2240   4820  21973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_7\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_Encoder_Pins(1)_SYNC/out
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 22419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_Encoder_Pins(1)_SYNC/clock                            synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Right_Encoder_Pins(1)_SYNC/out                    synccell       1480   1480  22419  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/main_0  macrocell116   2894   4374  22419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell116        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_Encoder_Pins(0)_SYNC/out
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 22424p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_Encoder_Pins(0)_SYNC/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Left_Encoder_Pins(0)_SYNC/out                    synccell      1480   1480  22424  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/main_0  macrocell84   2889   4369  22424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell84         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 23000p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out                 synccell      1480   1480  20577  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell34   2314   3794  23000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 122707p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17288
-------------------------------------   ----- 
End-of-path arrival time (ps)           17288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell98     3517   8797  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell98     3350  12147  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   5141  17288  122707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 123609p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16387
-------------------------------------   ----- 
End-of-path arrival time (ps)           16387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell98     3517   8797  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell98     3350  12147  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   4240  16387  123609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 123722p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16273
-------------------------------------   ----- 
End-of-path arrival time (ps)           16273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell70     5013  10293  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell70     3350  13643  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   2630  16273  123722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 123725p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16270
-------------------------------------   ----- 
End-of-path arrival time (ps)           16270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell70     5013  10293  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell70     3350  13643  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2627  16270  123725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 130550p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19395
-------------------------------------   ----- 
End-of-path arrival time (ps)           19395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1            datapathcell6   3510   3510  130550  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i           datapathcell7      0   3510  130550  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb       datapathcell7   2950   6460  130550  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_0\/main_0                  macrocell71     3793  10253  130550  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_0\/q                       macrocell71     3350  13603  130550  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell4    5792  19395  130550  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 131201p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8795
-------------------------------------   ---- 
End-of-path arrival time (ps)           8795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                                    macrocell78     1250   1250  127921  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell6   7545   8795  131201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 131204p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8791
-------------------------------------   ---- 
End-of-path arrival time (ps)           8791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                                    macrocell78     1250   1250  127921  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell7   7541   8791  131204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_5
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 131236p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16769
-------------------------------------   ----- 
End-of-path arrival time (ps)           16769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  131236  RISE       1
\Left_Encoder:Net_1203_split\/main_3   macrocell76   9334  10584  131236  RISE       1
\Left_Encoder:Net_1203_split\/q        macrocell76   3350  13934  131236  RISE       1
\Left_Encoder:Net_1203\/main_5         macrocell75   2835  16769  131236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_7
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 131448p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16557
-------------------------------------   ----- 
End-of-path arrival time (ps)           16557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  131448  RISE       1
\Left_Encoder:Net_1251_split\/main_2   macrocell79   9719  10969  131448  RISE       1
\Left_Encoder:Net_1251_split\/q        macrocell79   3350  14319  131448  RISE       1
\Left_Encoder:Net_1251\/main_7         macrocell78   2237  16557  131448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 131834p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18111
-------------------------------------   ----- 
End-of-path arrival time (ps)           18111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell8   2320   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell9      0   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell9   2960   5280  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_3\/main_0                  macrocell101    3916   9196  131834  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_3\/q                       macrocell101    3350  12546  131834  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3  statusicell6    5566  18111  131834  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 133494p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16451
-------------------------------------   ----- 
End-of-path arrival time (ps)           16451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0            datapathcell6   2730   2730  121845  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i           datapathcell7      0   2730  121845  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb        datapathcell7   2960   5690  121845  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_2\/main_0                  macrocell72     4513  10203  133494  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_2\/q                       macrocell72     3350  13553  133494  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell4    2899  16451  133494  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_5
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 133739p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14266
-------------------------------------   ----- 
End-of-path arrival time (ps)           14266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell119   1250   1250  133739  RISE       1
\Right_Encoder:Net_1203_split\/main_3   macrocell104   6760   8010  133739  RISE       1
\Right_Encoder:Net_1203_split\/q        macrocell104   3350  11360  133739  RISE       1
\Right_Encoder:Net_1203\/main_5         macrocell103   2906  14266  133739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 133911p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16034
-------------------------------------   ----- 
End-of-path arrival time (ps)           16034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell6   2320   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell7      0   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell7   2960   5280  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_3\/main_0                  macrocell73     5087  10367  133911  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_3\/q                       macrocell73     3350  13717  133911  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3  statusicell4    2317  16034  133911  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 134196p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15750
-------------------------------------   ----- 
End-of-path arrival time (ps)           15750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1            datapathcell8   3510   3510  134196  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i           datapathcell9      0   3510  134196  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb       datapathcell9   2950   6460  134196  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_0\/main_0                  macrocell99     3042   9502  134196  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_0\/q                       macrocell99     3350  12852  134196  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell6    2897  15750  134196  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_7
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 134320p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13685
-------------------------------------   ----- 
End-of-path arrival time (ps)           13685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell119   1250   1250  133739  RISE       1
\Right_Encoder:Net_1251_split\/main_3   macrocell107   6179   7429  134320  RISE       1
\Right_Encoder:Net_1251_split\/q        macrocell107   3350  10779  134320  RISE       1
\Right_Encoder:Net_1251\/main_7         macrocell106   2906  13685  134320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 134637p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15308
-------------------------------------   ----- 
End-of-path arrival time (ps)           15308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0            datapathcell8   2730   2730  119892  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i           datapathcell9      0   2730  119892  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb        datapathcell9   2960   5690  119892  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_2\/main_0                  macrocell100    3369   9059  134637  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_2\/q                       macrocell100    3350  12409  134637  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell6    2899  15308  134637  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 134733p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                                    macrocell106    1250   1250  131453  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   4012   5262  134733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 134957p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14988
-------------------------------------   ----- 
End-of-path arrival time (ps)           14988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                macrocell78    1250   1250  127921  RISE       1
\Left_Encoder:Net_611\/main_1            macrocell82    7517   8767  134957  RISE       1
\Left_Encoder:Net_611\/q                 macrocell82    3350  12117  134957  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_1  statusicell5   2871  14988  134957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 134963p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14983
-------------------------------------   ----- 
End-of-path arrival time (ps)           14983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                macrocell78    1250   1250  127921  RISE       1
\Left_Encoder:Net_530\/main_1            macrocell81    7517   8767  134963  RISE       1
\Left_Encoder:Net_530\/q                 macrocell81    3350  12117  134963  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_0  statusicell5   2865  14983  134963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 135652p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                                    macrocell106    1250   1250  131453  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   3093   4343  135652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_2
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 136492p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11513
-------------------------------------   ----- 
End-of-path arrival time (ps)           11513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  131448  RISE       1
\Left_Encoder:Net_1251\/main_2         macrocell78  10263  11513  136492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 136492p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11513
-------------------------------------   ----- 
End-of-path arrival time (ps)           11513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  131448  RISE       1
\Left_Encoder:bQuadDec:error\/main_1   macrocell83  10263  11513  136492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 137209p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10796
-------------------------------------   ----- 
End-of-path arrival time (ps)           10796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   3510   3510  130550  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   3510  130550  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2950   6460  130550  RISE       1
\Left_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell69     4336  10796  137209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell69         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Net_1210\/main_1
Capture Clock  : \Left_Encoder:Net_1210\/clock_0
Path slack     : 137712p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           10293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6   2320   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2960   5280  120445  RISE       1
\Left_Encoder:Net_1210\/main_1                             macrocell77     5013  10293  137712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1210\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_3
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 137713p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10292
-------------------------------------   ----- 
End-of-path arrival time (ps)           10292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  131236  RISE       1
\Left_Encoder:Net_1251\/main_3         macrocell78   9042  10292  137713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 137713p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10292
-------------------------------------   ----- 
End-of-path arrival time (ps)           10292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  131236  RISE       1
\Left_Encoder:bQuadDec:error\/main_2   macrocell83   9042  10292  137713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 138058p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6   2320   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2960   5280  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell74     4667   9947  138058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell74         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 138113p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell6   2320   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell7      0   2320  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell7   2960   5280  120445  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell4    6553  11833  138113  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1251\/main_5
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 138191p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9814
-------------------------------------   ---- 
End-of-path arrival time (ps)           9814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell93   1250   1250  132596  RISE       1
\Left_Encoder:Net_1251\/main_5     macrocell78   8564   9814  138191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 138191p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9814
-------------------------------------   ---- 
End-of-path arrival time (ps)           9814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q     macrocell93   1250   1250  132596  RISE       1
\Left_Encoder:bQuadDec:error\/main_4  macrocell83   8564   9814  138191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1251\/main_6
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 138226p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9779
-------------------------------------   ---- 
End-of-path arrival time (ps)           9779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell92   1250   1250  132631  RISE       1
\Left_Encoder:Net_1251\/main_6     macrocell78   8529   9779  138226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 138226p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9779
-------------------------------------   ---- 
End-of-path arrival time (ps)           9779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q     macrocell92   1250   1250  132631  RISE       1
\Left_Encoder:bQuadDec:error\/main_5  macrocell83   8529   9779  138226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 138232p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9773
-------------------------------------   ---- 
End-of-path arrival time (ps)           9773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q         macrocell83   1250   1250  132923  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_3  macrocell93   8523   9773  138232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1203\/main_2
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 138245p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell83   1250   1250  132923  RISE       1
\Left_Encoder:Net_1203\/main_2   macrocell75   8510   9760  138245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1260\/main_1
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 138245p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell83   1250   1250  132923  RISE       1
\Left_Encoder:Net_1260\/main_1   macrocell80   8510   9760  138245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 138245p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q         macrocell83   1250   1250  132923  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_3  macrocell92   8510   9760  138245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_1
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 138312p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9693
-------------------------------------   ---- 
End-of-path arrival time (ps)           9693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  131236  RISE       1
\Left_Encoder:Net_1203\/main_1         macrocell75   8443   9693  138312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 138312p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9693
-------------------------------------   ---- 
End-of-path arrival time (ps)           9693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q   macrocell91   1250   1250  131236  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_2  macrocell92   8443   9693  138312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 138320p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9685
-------------------------------------   ---- 
End-of-path arrival time (ps)           9685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q   macrocell91   1250   1250  131236  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_2  macrocell93   8435   9685  138320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 138332p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8   2320   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2960   5280  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell102    4393   9673  138332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell102        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:Net_1251\/main_1
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 138430p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9575
-------------------------------------   ---- 
End-of-path arrival time (ps)           9575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q       macrocell80   1250   1250  124389  RISE       1
\Left_Encoder:Net_1251\/main_1  macrocell78   8325   9575  138430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 138430p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9575
-------------------------------------   ---- 
End-of-path arrival time (ps)           9575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q             macrocell80   1250   1250  124389  RISE       1
\Left_Encoder:bQuadDec:error\/main_0  macrocell83   8325   9575  138430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 138486p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   3510   3510  134196  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   3510  134196  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2950   6460  134196  RISE       1
\Right_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell97     3060   9520  138486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell97         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 139112p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8893
-------------------------------------   ---- 
End-of-path arrival time (ps)           8893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6   2730   2730  121845  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0   2730  121845  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2960   5690  121845  RISE       1
\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell68     3203   8893  139112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell68         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Net_1210\/main_0
Capture Clock  : \Left_Encoder:Net_1210\/clock_0
Path slack     : 139112p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8893
-------------------------------------   ---- 
End-of-path arrival time (ps)           8893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6   2730   2730  121845  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0   2730  121845  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2960   5690  121845  RISE       1
\Left_Encoder:Net_1210\/main_0                             macrocell77     3203   8893  139112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1210\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 139187p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell88         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell88   1250   1250  139187  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell89   7568   8818  139187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell89         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 139187p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell88         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell88   1250   1250  139187  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell91   7568   8818  139187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell91         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Net_1210\/main_1
Capture Clock  : \Right_Encoder:Net_1210\/clock_0
Path slack     : 139208p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8797
-------------------------------------   ---- 
End-of-path arrival time (ps)           8797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8   2320   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2960   5280  119427  RISE       1
\Right_Encoder:Net_1210\/main_1                             macrocell105    3517   8797  139208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1210\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 139673p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8332
-------------------------------------   ---- 
End-of-path arrival time (ps)           8332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8   2730   2730  119892  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0   2730  119892  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2960   5690  119892  RISE       1
\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell96     2642   8332  139673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell96         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Net_1210\/main_0
Capture Clock  : \Right_Encoder:Net_1210\/clock_0
Path slack     : 139673p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8332
-------------------------------------   ---- 
End-of-path arrival time (ps)           8332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8   2730   2730  119892  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0   2730  119892  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2960   5690  119892  RISE       1
\Right_Encoder:Net_1210\/main_0                             macrocell105    2642   8332  139673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1210\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 140091p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9854
-------------------------------------   ---- 
End-of-path arrival time (ps)           9854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                macrocell106   1250   1250  131453  RISE       1
\Right_Encoder:Net_530\/main_1            macrocell109   2931   4181  140091  RISE       1
\Right_Encoder:Net_530\/q                 macrocell109   3350   7531  140091  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_0  statusicell7   2323   9854  140091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 140093p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9852
-------------------------------------   ---- 
End-of-path arrival time (ps)           9852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                macrocell106   1250   1250  131453  RISE       1
\Right_Encoder:Net_611\/main_1            macrocell110   2931   4181  140093  RISE       1
\Right_Encoder:Net_611\/q                 macrocell110   3350   7531  140093  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_1  statusicell7   2321   9852  140093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 140191p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell8   2320   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell9      0   2320  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell9   2960   5280  119427  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell6    4474   9754  140191  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 140417p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q   macrocell87   1250   1250  131448  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_1  macrocell93   6338   7588  140417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 140648p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7357
-------------------------------------   ---- 
End-of-path arrival time (ps)           7357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q       macrocell93   1250   1250  132596  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_4  macrocell93   6107   7357  140648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1203\/main_3
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 140667p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell93   1250   1250  132596  RISE       1
\Left_Encoder:Net_1203\/main_3     macrocell75   6089   7339  140667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1260\/main_2
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 140667p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell93   1250   1250  132596  RISE       1
\Left_Encoder:Net_1260\/main_2     macrocell80   6089   7339  140667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 140667p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q       macrocell93   1250   1250  132596  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_4  macrocell92   6089   7339  140667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 140745p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q       macrocell91   1250   1250  131236  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell91   6010   7260  140745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell91         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 140834p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q       macrocell92   1250   1250  132631  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_5  macrocell93   5921   7171  140834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 140941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7064
-------------------------------------   ---- 
End-of-path arrival time (ps)           7064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell116        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell116   1250   1250  140941  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell117   5814   7064  140941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell117        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 140941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7064
-------------------------------------   ---- 
End-of-path arrival time (ps)           7064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell116        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell116   1250   1250  140941  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell119   5814   7064  140941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_0
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 140973p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  131448  RISE       1
\Left_Encoder:Net_1203\/main_0         macrocell75   5782   7032  140973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 140973p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q   macrocell87   1250   1250  131448  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_1  macrocell92   5782   7032  140973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_0
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 141066p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell115   1250   1250  133766  RISE       1
\Right_Encoder:Net_1203\/main_0         macrocell103   5690   6940  141066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 141066p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q   macrocell115   1250   1250  133766  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_1  macrocell120   5690   6940  141066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 141073p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8872
-------------------------------------   ---- 
End-of-path arrival time (ps)           8872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q          macrocell83    1250   1250  132923  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_3  statusicell5   7622   8872  141073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_2
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 141093p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell115   1250   1250  133766  RISE       1
\Right_Encoder:Net_1251\/main_2         macrocell106   5662   6912  141093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 141093p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell115   1250   1250  133766  RISE       1
\Right_Encoder:bQuadDec:error\/main_1   macrocell111   5662   6912  141093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:Net_1260\/main_0
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 141103p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q       macrocell80   1250   1250  124389  RISE       1
\Left_Encoder:Net_1260\/main_0  macrocell80   5652   6902  141103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 141103p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q               macrocell80   1250   1250  124389  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_0  macrocell92   5652   6902  141103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Net_1260\/main_0
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 141400p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6605
-------------------------------------   ---- 
End-of-path arrival time (ps)           6605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell108        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q       macrocell108   1250   1250  122190  RISE       1
\Right_Encoder:Net_1260\/main_0  macrocell108   5355   6605  141400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell108        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 141400p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6605
-------------------------------------   ---- 
End-of-path arrival time (ps)           6605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell108        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q               macrocell108   1250   1250  122190  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_0  macrocell120   5355   6605  141400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_3
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 141479p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell119   1250   1250  133739  RISE       1
\Right_Encoder:Net_1251\/main_3         macrocell106   5277   6527  141479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 141479p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell119   1250   1250  133739  RISE       1
\Right_Encoder:bQuadDec:error\/main_2   macrocell111   5277   6527  141479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 141624p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6381
-------------------------------------   ---- 
End-of-path arrival time (ps)           6381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q   macrocell115   1250   1250  133766  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_1  macrocell121   5131   6381  141624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 141656p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q               macrocell80   1250   1250  124389  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_0  macrocell93   5100   6350  141656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Net_1251\/main_1
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 141939p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell108        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q       macrocell108   1250   1250  122190  RISE       1
\Right_Encoder:Net_1251\/main_1  macrocell106   4816   6066  141939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 141939p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q             macrocell108   1250   1250  122190  RISE       1
\Right_Encoder:bQuadDec:error\/main_0  macrocell111   4816   6066  141939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 141971p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell108        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q               macrocell108   1250   1250  122190  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_0  macrocell121   4784   6034  141971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 142006p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q       macrocell121   1250   1250  136284  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_4  macrocell121   4749   5999  142006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 142009p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q                macrocell80    1250   1250  124389  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_2  statusicell5   6686   7936  142009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1203\/main_4
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 142365p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell92   1250   1250  132631  RISE       1
\Left_Encoder:Net_1203\/main_4     macrocell75   4390   5640  142365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1260\/main_3
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 142365p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell92   1250   1250  132631  RISE       1
\Left_Encoder:Net_1260\/main_3     macrocell80   4390   5640  142365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 142365p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q       macrocell92   1250   1250  132631  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_5  macrocell92   4390   5640  142365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 142454p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q   macrocell119   1250   1250  133739  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_2  macrocell121   4301   5551  142454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_1
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 142481p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell119   1250   1250  133739  RISE       1
\Right_Encoder:Net_1203\/main_1         macrocell103   4274   5524  142481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 142481p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q   macrocell119   1250   1250  133739  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_2  macrocell120   4274   5524  142481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1251\/main_5
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 142546p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell121   1250   1250  136284  RISE       1
\Right_Encoder:Net_1251\/main_5     macrocell106   4209   5459  142546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 142546p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q     macrocell121   1250   1250  136284  RISE       1
\Right_Encoder:bQuadDec:error\/main_4  macrocell111   4209   5459  142546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 142927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q       macrocell87   1250   1250  131448  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell87   3828   5078  142927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell87         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1203\/main_3
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 142971p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell121   1250   1250  136284  RISE       1
\Right_Encoder:Net_1203\/main_3     macrocell103   3784   5034  142971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1260\/main_2
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 142971p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell121   1250   1250  136284  RISE       1
\Right_Encoder:Net_1260\/main_2     macrocell108   3784   5034  142971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell108        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 142971p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q       macrocell121   1250   1250  136284  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_4  macrocell120   3784   5034  142971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 143302p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell108        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q                macrocell108   1250   1250  122190  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_2  statusicell7   5394   6644  143302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1203\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 143357p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1203\/q                              macrocell103   1250   1250  126417  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell95    3398   4648  143357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell95         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1251\/main_4
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 143437p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell83   1250   1250  132923  RISE       1
\Left_Encoder:Net_1251\/main_4   macrocell78   3318   4568  143437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 143437p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q       macrocell83   1250   1250  132923  RISE       1
\Left_Encoder:bQuadDec:error\/main_3  macrocell83   3318   4568  143437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1251\/main_4
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 143500p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell111   1250   1250  134834  RISE       1
\Right_Encoder:Net_1251\/main_4   macrocell106   3256   4506  143500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 143500p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q       macrocell111   1250   1250  134834  RISE       1
\Right_Encoder:bQuadDec:error\/main_3  macrocell111   3256   4506  143500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1203\/main_2
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 143500p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell111   1250   1250  134834  RISE       1
\Right_Encoder:Net_1203\/main_2   macrocell103   3256   4506  143500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1260\/main_1
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 143500p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell111   1250   1250  134834  RISE       1
\Right_Encoder:Net_1260\/main_1   macrocell108   3256   4506  143500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell108        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143500p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q         macrocell111   1250   1250  134834  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_3  macrocell120   3256   4506  143500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1203\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 143509p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1203\/q                              macrocell75   1250   1250  125629  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell67   3246   4496  143509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell67         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143520p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q         macrocell111   1250   1250  134834  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_3  macrocell121   3235   4485  143520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1203\/main_4
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 143667p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell120   1250   1250  136470  RISE       1
\Right_Encoder:Net_1203\/main_4     macrocell103   3088   4338  143667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1260\/main_3
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 143667p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell120   1250   1250  136470  RISE       1
\Right_Encoder:Net_1260\/main_3     macrocell108   3088   4338  143667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell108        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143667p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q       macrocell120   1250   1250  136470  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_5  macrocell120   3088   4338  143667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1251\/main_6
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 143673p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell120   1250   1250  136470  RISE       1
\Right_Encoder:Net_1251\/main_6     macrocell106   3082   4332  143673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 143673p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q     macrocell120   1250   1250  136470  RISE       1
\Right_Encoder:bQuadDec:error\/main_5  macrocell111   3082   4332  143673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Net_1251\/main_0
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 143675p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q       macrocell106   1250   1250  131453  RISE       1
\Right_Encoder:Net_1251\/main_0  macrocell106   3080   4330  143675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143823p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q       macrocell120   1250   1250  136470  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_5  macrocell121   2932   4182  143823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 143831p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell84         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell84   1250   1250  143831  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell85   2924   4174  143831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell85         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 143831p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell84         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell84   1250   1250  143831  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell87   2924   4174  143831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell87         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Net_1251\/main_0
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 144062p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q       macrocell78   1250   1250  127921  RISE       1
\Left_Encoder:Net_1251\/main_0  macrocell78   2693   3943  144062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144120p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q       macrocell119   1250   1250  133739  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell119   2635   3885  144120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 144437p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell113   1250   1250  144437  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell114   2318   3568  144437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0          macrocell114        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144437p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell113        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell113   1250   1250  144437  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell115   2318   3568  144437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell115        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144438p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0           macrocell86         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell86   1250   1250  144438  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell87   2317   3567  144438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell87         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144447p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell114   1250   1250  144447  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell115   2308   3558  144447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell115        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 144448p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell117        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell117   1250   1250  144448  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell118   2308   3558  144448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0          macrocell118        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144448p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell117        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell117   1250   1250  144448  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell119   2308   3558  144448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 144449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell89         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell89   1250   1250  144449  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell90   2307   3557  144449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0           macrocell90         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell89         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell89   1250   1250  144449  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell91   2307   3557  144449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell91         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144454p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0          macrocell118        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell118   1250   1250  144454  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell119   2301   3551  144454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell119        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 144458p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell85   1250   1250  144458  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell86   2297   3547  144458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0           macrocell86         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144458p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell85   1250   1250  144458  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell87   2297   3547  144458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell87         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144458p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell115        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q       macrocell115   1250   1250  133766  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell115   2297   3547  144458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell115        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 144460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell112   1250   1250  144460  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell113   2295   3545  144460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell113        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell112        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell112   1250   1250  144460  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell115   2295   3545  144460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell115        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144465p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0           macrocell90         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell90   1250   1250  144465  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell91   2290   3540  144465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell91         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 145442p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q          macrocell111   1250   1250  134834  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_3  statusicell7   3253   4503  145442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 460061p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19697
-------------------------------------   ----- 
End-of-path arrival time (ps)           19697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12   2320   2320  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0   2320  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2960   5280  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   4707   9987  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   9710  19697  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  19697  460061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell13      0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 460982p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18776
-------------------------------------   ----- 
End-of-path arrival time (ps)           18776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   3786   9066  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  18776  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  18776  460982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 463339p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9989
-------------------------------------   ---- 
End-of-path arrival time (ps)           9989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12   2320   2320  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0   2320  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2960   5280  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell13   4709   9989  463339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell13      0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 463341p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9987
-------------------------------------   ---- 
End-of-path arrival time (ps)           9987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12   2320   2320  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0   2320  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2960   5280  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   4707   9987  463341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 464262p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9066
-------------------------------------   ---- 
End-of-path arrival time (ps)           9066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   3786   9066  464262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 464641p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   3408   8688  464641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:final_kill_reg\/q
Path End       : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 466181p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17097
-------------------------------------   ----- 
End-of-path arrival time (ps)           17097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:final_kill_reg\/clock_0                    macrocell122        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:final_kill_reg\/q                 macrocell122   1250   1250  466181  RISE       1
\Servo_0:PWMUDB:status_5\/main_0                  macrocell128   6198   7448  466181  RISE       1
\Servo_0:PWMUDB:status_5\/q                       macrocell128   3350  10798  466181  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell9   6300  17097  466181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell9        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:runmode_enable\/q
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 468074p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:runmode_enable\/clock_0                    macrocell125        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:runmode_enable\/q         macrocell125     1250   1250  465314  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   4005   5255  468074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:final_kill_reg\/q
Path End       : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 468413p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14866
-------------------------------------   ----- 
End-of-path arrival time (ps)           14866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:final_kill_reg\/clock_0                    macrocell122        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:final_kill_reg\/q                 macrocell122   1250   1250  466181  RISE       1
\Servo_0:PWMUDB:status_5\/main_0                  macrocell128   6198   7448  466181  RISE       1
\Servo_0:PWMUDB:status_5\/q                       macrocell128   3350  10798  466181  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell8   4068  14866  468413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:runmode_enable\/q
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 468594p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:runmode_enable\/clock_0                    macrocell125        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:runmode_enable\/q         macrocell125     1250   1250  465314  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   3484   4734  468594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:runmode_enable\/q
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 469463p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:runmode_enable\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:runmode_enable\/q         macrocell130     1250   1250  466183  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   2616   3866  469463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:runmode_enable\/q
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 469464p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:runmode_enable\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:runmode_enable\/q         macrocell130     1250   1250  466183  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell13   2614   3864  469464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell13      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_113/main_1
Capture Clock  : Net_113/clock_0
Path slack     : 470353p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10986
-------------------------------------   ----- 
End-of-path arrival time (ps)           10986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  470353  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  470353  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  470353  RISE       1
Net_113/main_1                           macrocell2       3016  10986  470353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo_0:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Servo_0:PWMUDB:prevCompare2\/clock_0
Path slack     : 470353p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10986
-------------------------------------   ----- 
End-of-path arrival time (ps)           10986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  470353  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  470353  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  470353  RISE       1
\Servo_0:PWMUDB:prevCompare2\/main_0     macrocell124     3016  10986  470353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:prevCompare2\/clock_0                      macrocell124        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo_0:PWMUDB:status_1\/main_0
Capture Clock  : \Servo_0:PWMUDB:status_1\/clock_0
Path slack     : 470368p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  470353  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  470353  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  470353  RISE       1
\Servo_0:PWMUDB:status_1\/main_0         macrocell127     3000  10970  470368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_0:PWMUDB:status_0\/main_0
Capture Clock  : \Servo_0:PWMUDB:status_0\/clock_0
Path slack     : 470410p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10928
-------------------------------------   ----- 
End-of-path arrival time (ps)           10928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  470410  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  470410  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  470410  RISE       1
\Servo_0:PWMUDB:status_0\/main_0         macrocell126     3748  10928  470410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_112/main_1
Capture Clock  : Net_112/clock_0
Path slack     : 471311p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  470410  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  470410  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  470410  RISE       1
Net_112/main_1                           macrocell1       2847  10027  471311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_0:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo_0:PWMUDB:prevCompare1\/clock_0
Path slack     : 471311p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  470410  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  470410  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  470410  RISE       1
\Servo_0:PWMUDB:prevCompare1\/main_0     macrocell123     2847  10027  471311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:prevCompare1\/clock_0                      macrocell123        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 471764p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell12   2320   2320  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell13      0   2320  460061  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell13   2960   5280  460061  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell9     6234  11514  471764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell9        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_446/main_1
Capture Clock  : Net_446/clock_0
Path slack     : 471839p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   4140   4140  471839  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   4140  471839  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   3040   7180  471839  RISE       1
Net_446/main_1                           macrocell4       2319   9499  471839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_446/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 471839p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   4140   4140  471839  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   4140  471839  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   3040   7180  471839  RISE       1
\Servo_1:PWMUDB:prevCompare1\/main_0     macrocell129     2319   9499  471839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:prevCompare1\/clock_0                      macrocell129        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_1:PWMUDB:status_0\/main_0
Capture Clock  : \Servo_1:PWMUDB:status_0\/clock_0
Path slack     : 471839p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   4140   4140  471839  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   4140  471839  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   3040   7180  471839  RISE       1
\Servo_1:PWMUDB:status_0\/main_0         macrocell131     2319   9499  471839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_0\/clock_0                          macrocell131        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 473675p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9604
-------------------------------------   ---- 
End-of-path arrival time (ps)           9604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell10   2320   2320  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell11      0   2320  460982  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell11   2960   5280  460982  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell8     4324   9604  473675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:prevCompare1\/q
Path End       : \Servo_0:PWMUDB:status_0\/main_1
Capture Clock  : \Servo_0:PWMUDB:status_0\/clock_0
Path slack     : 477196p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:prevCompare1\/clock_0                      macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:prevCompare1\/q   macrocell123   1250   1250  477196  RISE       1
\Servo_0:PWMUDB:status_0\/main_1  macrocell126   2892   4142  477196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:prevCompare2\/q
Path End       : \Servo_0:PWMUDB:status_1\/main_1
Capture Clock  : \Servo_0:PWMUDB:status_1\/clock_0
Path slack     : 477797p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:prevCompare2\/clock_0                      macrocell124        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:prevCompare2\/q   macrocell124   1250   1250  477797  RISE       1
\Servo_0:PWMUDB:status_1\/main_1  macrocell127   2292   3542  477797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:prevCompare1\/q
Path End       : \Servo_1:PWMUDB:status_0\/main_1
Capture Clock  : \Servo_1:PWMUDB:status_0\/clock_0
Path slack     : 477799p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:prevCompare1\/clock_0                      macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:prevCompare1\/q   macrocell129   1250   1250  477799  RISE       1
\Servo_1:PWMUDB:status_0\/main_1  macrocell131   2290   3540  477799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_0\/clock_0                          macrocell131        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:status_0\/q
Path End       : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 478419p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:status_0\/q                       macrocell126   1250   1250  478419  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell8   3609   4859  478419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:status_1\/q
Path End       : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 479165p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_1\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:status_1\/q                       macrocell127   1250   1250  479165  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell8   2864   4114  479165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:status_0\/q
Path End       : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 479704p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_0\/clock_0                          macrocell131        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:status_0\/q                       macrocell131   1250   1250  479704  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell9   2324   3574  479704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell9        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 574737p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25033
-------------------------------------   ----- 
End-of-path arrival time (ps)           25033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q               macrocell21     1250   1250  574737  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_5          macrocell9      7414   8664  574737  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell9      3350  12014  574737  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell17     6022  18036  574737  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell17     3350  21386  574737  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   3648  25033  574737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 575714p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           600751

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25037
-------------------------------------   ----- 
End-of-path arrival time (ps)           25037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q                 macrocell21     1250   1250  574737  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_5            macrocell9      7414   8664  574737  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell9      3350  12014  574737  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell16     6022  18036  575714  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell16     3350  21386  575714  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell1   3651  25037  575714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 582561p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17209
-------------------------------------   ----- 
End-of-path arrival time (ps)           17209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  582561  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell18     5029  10309  582561  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell18     3350  13659  582561  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1         datapathcell2   3550  17209  582561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:scl_x_wire\/main_8
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 583404p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19147
-------------------------------------   ----- 
End-of-path arrival time (ps)           19147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell21   1250   1250  574737  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_5  macrocell9    7414   8664  574737  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q       macrocell9    3350  12014  574737  RISE       1
\I2C:scl_x_wire\/main_8          macrocell41   7133  19147  583404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 583843p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18708
-------------------------------------   ----- 
End-of-path arrival time (ps)           18708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  582561  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/main_0       macrocell25     6476  11756  583843  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/q            macrocell25     3350  15106  583843  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_5             macrocell24     3602  18708  583843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 584021p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18529
-------------------------------------   ----- 
End-of-path arrival time (ps)           18529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  582561  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell18     5029  10309  582561  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell18     3350  13659  582561  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0          macrocell19     4870  18529  584021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 584021p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18529
-------------------------------------   ----- 
End-of-path arrival time (ps)           18529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  582561  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell18     5029  10309  582561  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell18     3350  13659  582561  RISE       1
\I2C:bI2C_UDB:status_0\/main_1              macrocell35     4870  18529  584021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 584021p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18529
-------------------------------------   ----- 
End-of-path arrival time (ps)           18529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  582561  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell18     5029  10309  582561  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell18     3350  13659  582561  RISE       1
\I2C:bI2C_UDB:status_3\/main_1              macrocell38     4870  18529  584021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 584408p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18142
-------------------------------------   ----- 
End-of-path arrival time (ps)           18142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q            macrocell21   1250   1250  574737  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_5       macrocell9    7414   8664  574737  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q            macrocell9    3350  12014  574737  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell7    6129  18142  584408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 585117p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17434
-------------------------------------   ----- 
End-of-path arrival time (ps)           17434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q         macrocell11   1250   1250  584894  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/main_3  macrocell22   9998  11248  585117  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/q       macrocell22   3350  14598  585117  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_8        macrocell21   2836  17434  585117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clk_eq_reg\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 585278p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           600751

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15473
-------------------------------------   ----- 
End-of-path arrival time (ps)           15473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell6          0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clk_eq_reg\/q                macrocell6      1250   1250  585278  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/main_6     macrocell15     8575   9825  585278  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell15     3350  13175  585278  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell1   2298  15473  585278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 585431p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17120
-------------------------------------   ----- 
End-of-path arrival time (ps)           17120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  582561  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/main_0       macrocell28     5586  10866  585431  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/q            macrocell28     3350  14216  585431  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_6             macrocell27     2904  17120  585431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 589500p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13051
-------------------------------------   ----- 
End-of-path arrival time (ps)           13051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell7   11801  13051  589500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 589500p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13051
-------------------------------------   ----- 
End-of-path arrival time (ps)           13051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell19  11801  13051  589500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 589500p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13051
-------------------------------------   ----- 
End-of-path arrival time (ps)           13051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell35  11801  13051  589500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 589500p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13051
-------------------------------------   ----- 
End-of-path arrival time (ps)           13051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell38  11801  13051  589500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 589549p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13001
-------------------------------------   ----- 
End-of-path arrival time (ps)           13001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_6  macrocell23  11751  13001  589549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 589898p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -1570
------------------------------------------------------   ------ 
End-of-path required time (ps)                           604491

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14592
-------------------------------------   ----- 
End-of-path arrival time (ps)           14592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q     macrocell31    1250   1250  575995  RISE       1
\I2C:bI2C_UDB:status_5\/main_0  macrocell40    7071   8321  589898  RISE       1
\I2C:bI2C_UDB:status_5\/q       macrocell40    3350  11671  589898  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5  statusicell1   2921  14592  589898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 590070p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12481
-------------------------------------   ----- 
End-of-path arrival time (ps)           12481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell37  11231  12481  590070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 590451p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12100
-------------------------------------   ----- 
End-of-path arrival time (ps)           12100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell5   10850  12100  590451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 590451p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12100
-------------------------------------   ----- 
End-of-path arrival time (ps)           12100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_3  macrocell24  10850  12100  590451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 590471p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_5  macrocell27  10829  12079  590471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 590471p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell20   1250   1250  585762  RISE       1
\I2C:sda_x_wire\/main_8   macrocell42  10829  12079  590471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 591044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11506
-------------------------------------   ----- 
End-of-path arrival time (ps)           11506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell1   3850   3850  583706  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell7      7656  11506  591044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:scl_x_wire\/main_6
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 591055p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell20   1250   1250  585762  RISE       1
\I2C:scl_x_wire\/main_6   macrocell41  10245  11495  591055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 591684p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10867
-------------------------------------   ----- 
End-of-path arrival time (ps)           10867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  582561  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_0             macrocell21     5587  10867  591684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592003p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10547
-------------------------------------   ----- 
End-of-path arrival time (ps)           10547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_9  macrocell26   9297  10547  592003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 592016p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell8    9284  10534  592016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 592018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10532
-------------------------------------   ----- 
End-of-path arrival time (ps)           10532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_6  macrocell21   9282  10532  592018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 592018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10532
-------------------------------------   ----- 
End-of-path arrival time (ps)           10532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell20   1250   1250  585762  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell36   9282  10532  592018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_5\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592169p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_5\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_5\/q   macrocell12   1250   1250  586474  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_2  macrocell26   9132  10382  592169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 592237p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10314
-------------------------------------   ----- 
End-of-path arrival time (ps)           10314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  582561  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_0             macrocell23     5034  10314  592237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592241p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10310
-------------------------------------   ----- 
End-of-path arrival time (ps)           10310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_2\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_2\/q   macrocell10   1250   1250  586548  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_3  macrocell26   9060  10310  592241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592241p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10309
-------------------------------------   ----- 
End-of-path arrival time (ps)           10309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  582561  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_0             macrocell26     5029  10309  592241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_6\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 593271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_6\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_6\/q   macrocell13   1250   1250  586888  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_1  macrocell26   8029   9279  593271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 593313p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell21   1250   1250  574737  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell38   7987   9237  593313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 593887p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8664
-------------------------------------   ---- 
End-of-path arrival time (ps)           8664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell21   1250   1250  574737  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell37   7414   8664  593887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 593892p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6770
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599291

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell34     1250   1250  593892  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell2   4149   5399  593892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 594229p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q         macrocell31   1250   1250  575995  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell5    7071   8321  594229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 594277p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8273
-------------------------------------   ---- 
End-of-path arrival time (ps)           8273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell31   1250   1250  575995  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell30   7023   8273  594277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 594313p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8237
-------------------------------------   ---- 
End-of-path arrival time (ps)           8237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell21   1250   1250  574737  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_4  macrocell27   6987   8237  594313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 594313p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8237
-------------------------------------   ---- 
End-of-path arrival time (ps)           8237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell21   1250   1250  574737  RISE       1
\I2C:sda_x_wire\/main_7     macrocell42   6987   8237  594313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 594365p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8186
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q   macrocell11   1250   1250  584894  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_0  macrocell27   6936   8186  594365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 594365p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8186
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q  macrocell11   1250   1250  584894  RISE       1
\I2C:sda_x_wire\/main_2         macrocell42   6936   8186  594365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:scl_x_wire\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 594913p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7637
-------------------------------------   ---- 
End-of-path arrival time (ps)           7637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:scl_x_wire\/q                macrocell41   1250   1250  578447  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell6    6387   7637  594913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell6          0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 595063p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell26   1250   1250  575926  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell35   6238   7488  595063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 595063p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell26   1250   1250  575926  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell38   6238   7488  595063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 595076p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell26   1250   1250  575926  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell37   6225   7475  595076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 595137p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell26   1250   1250  575926  RISE       1
\I2C:sda_x_wire\/main_4     macrocell42   6163   7413  595137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 595411p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell24   1250   1250  576818  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell35   5890   7140  595411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 595411p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell24   1250   1250  576818  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell38   5890   7140  595411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 595512p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell23   1250   1250  576553  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_3  macrocell27   5788   7038  595512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 595512p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell23   1250   1250  576553  RISE       1
\I2C:sda_x_wire\/main_6     macrocell42   5788   7038  595512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 595573p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell24   1250   1250  576818  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_6  macrocell26   5728   6978  595573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 595653p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6898
-------------------------------------   ---- 
End-of-path arrival time (ps)           6898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q     macrocell19   1250   1250  587890  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_11  macrocell26   5648   6898  595653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 595673p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell2   4550   4550  595673  RISE       1
\I2C:sda_x_wire\/main_1            macrocell42     2327   6877  595673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 595687p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell23   1250   1250  576553  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell35   5613   6863  595687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 595687p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell23   1250   1250  576553  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell38   5613   6863  595687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:scl_x_wire\/main_5
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 595692p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6858
-------------------------------------   ---- 
End-of-path arrival time (ps)           6858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell21   1250   1250  574737  RISE       1
\I2C:scl_x_wire\/main_5     macrocell41   5608   6858  595692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 595702p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell23   1250   1250  576553  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell37   5598   6848  595702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 595749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6802
-------------------------------------   ---- 
End-of-path arrival time (ps)           6802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:bus_busy_reg\/q       macrocell5    1250   1250  595749  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell5    5552   6802  595749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 595967p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell24   1250   1250  576818  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_3  macrocell21   5334   6584  595967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 595967p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell24   1250   1250  576818  RISE       1
\I2C:bI2C_UDB:status_1\/main_3  macrocell36   5334   6584  595967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 595967p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell24   1250   1250  576818  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell37   5334   6584  595967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 595979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell24   1250   1250  576818  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_3  macrocell23   5322   6572  595979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 596174p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6377
-------------------------------------   ---- 
End-of-path arrival time (ps)           6377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell26   1250   1250  575926  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_1  macrocell24   5127   6377  596174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:scl_x_wire\/main_2
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 596227p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell26   1250   1250  575926  RISE       1
\I2C:scl_x_wire\/main_2     macrocell41   5074   6324  596227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 596408p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell30   1250   1250  578581  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell5    4892   6142  596408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 596408p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell30   1250   1250  578581  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell29   4892   6142  596408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 596421p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell23   1250   1250  576553  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_4  macrocell21   4880   6130  596421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 596421p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell23   1250   1250  576553  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell36   4880   6130  596421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 596442p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell7    1250   1250  579838  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_7  macrocell21   4859   6109  596442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 596442p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell7    1250   1250  579838  RISE       1
\I2C:bI2C_UDB:status_1\/main_7   macrocell36   4859   6109  596442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 596445p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell7    1250   1250  579838  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell8    4856   6106  596445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 596463p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell7    1250   1250  579838  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_7  macrocell23   4838   6088  596463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 596467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell7    1250   1250  579838  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_10  macrocell26   4834   6084  596467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 596536p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell27   1250   1250  577387  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell37   4765   6015  596536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 596626p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell37   1250   1250  596626  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell37   4675   5925  596626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:scl_x_wire\/main_4
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 596776p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell23   1250   1250  576553  RISE       1
\I2C:scl_x_wire\/main_4     macrocell41   4525   5775  596776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 596798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell27   1250   1250  577387  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell35   4503   5753  596798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 596798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell27   1250   1250  577387  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell38   4503   5753  596798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 596808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell24   1250   1250  576818  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_2  macrocell27   4492   5742  596808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 596808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell24   1250   1250  576818  RISE       1
\I2C:sda_x_wire\/main_5     macrocell42   4492   5742  596808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 596922p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell27   1250   1250  577387  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_1  macrocell21   4378   5628  596922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 596922p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell27   1250   1250  577387  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell36   4378   5628  596922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 596941p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5610
-------------------------------------   ---- 
End-of-path arrival time (ps)           5610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell27   1250   1250  577387  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_1  macrocell23   4360   5610  596941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 597336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell33   1250   1250  593005  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell5    3964   5214  597336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:scl_x_wire\/main_3
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 597358p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell24   1250   1250  576818  RISE       1
\I2C:scl_x_wire\/main_3     macrocell41   3943   5193  597358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 597425p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell27   1250   1250  577387  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_4  macrocell26   3876   5126  597425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 597642p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell32   1250   1250  593311  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell5    3658   4908  597642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 597678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell23   1250   1250  576553  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_4  macrocell23   3623   4873  597678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 597681p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell23   1250   1250  576553  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_7  macrocell26   3620   4870  597681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 597716p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell21   1250   1250  574737  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_8  macrocell26   3585   4835  597716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 597717p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell21   1250   1250  574737  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_5  macrocell21   3583   4833  597717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 597717p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell21   1250   1250  574737  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell36   3583   4833  597717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 597785p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell24   1250   1250  576818  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_2  macrocell24   3515   4765  597785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 597817p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell42         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell42   1250   1250  597817  RISE       1
\I2C:sda_x_wire\/main_0  macrocell42   3483   4733  597817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 597847p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell21   1250   1250  574737  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_5  macrocell23   3454   4704  597847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:scl_x_wire\/main_7
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 597891p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell7    1250   1250  579838  RISE       1
\I2C:scl_x_wire\/main_7          macrocell41   3409   4659  597891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 597903p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell7    1250   1250  579838  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_4  macrocell24   3397   4647  597903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 597929p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell26   1250   1250  575926  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_2  macrocell23   3372   4622  597929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 597930p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell26   1250   1250  575926  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_5  macrocell26   3371   4621  597930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 597933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell26   1250   1250  575926  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_2  macrocell21   3368   4618  597933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 597933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell26   1250   1250  575926  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell36   3368   4618  597933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 598082p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell19   1250   1250  587890  RISE       1
\I2C:sda_x_wire\/main_9        macrocell42   3218   4468  598082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 598201p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell27   1250   1250  577387  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_1  macrocell27   3100   4350  598201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 598201p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell27   1250   1250  577387  RISE       1
\I2C:sda_x_wire\/main_3     macrocell42   3100   4350  598201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:scl_x_wire\/main_1
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 598202p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell27   1250   1250  577387  RISE       1
\I2C:scl_x_wire\/main_1     macrocell41   3099   4349  598202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 598336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell27   1250   1250  577387  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_0  macrocell24   2965   4215  598336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 598403p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell8    1250   1250  598403  RISE       1
\I2C:sda_x_wire\/main_10         macrocell42   2897   4147  598403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 598519p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell38   1250   1250  598519  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell38   2781   4031  598519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 598672p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell36   1250   1250  598672  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell36   2629   3879  598672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 598679p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell34   1250   1250  593892  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell33   2621   3871  598679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 598689p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell35   1250   1250  598689  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell35   2612   3862  598689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 598994p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell33   1250   1250  593005  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell32   2306   3556  598994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 598998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell29   1250   1250  594667  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell5    2303   3553  598998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 599001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q       macrocell19   1250   1250  587890  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell19   2299   3549  599001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1032484p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21832
-------------------------------------   ----- 
End-of-path arrival time (ps)           21832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1032484  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/main_0      macrocell59     6537  12217  1032484  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/q           macrocell59     3350  15567  1032484  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   6265  21832  1032484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1035640p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1049086

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell58         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q                       macrocell58     1250   1250  1035640  RISE       1
\IMU:BUART:counter_load_not\/main_3           macrocell43     6524   7774  1035640  RISE       1
\IMU:BUART:counter_load_not\/q                macrocell43     3350  11124  1035640  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2322  13446  1035640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:sRX:RxSts\/status_4
Capture Clock  : \IMU:BUART:sRX:RxSts\/clock
Path slack     : 1037866p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21170
-------------------------------------   ----- 
End-of-path arrival time (ps)           21170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1037866  RISE       1
\IMU:BUART:rx_status_4\/main_1                 macrocell56     6120  11400  1037866  RISE       1
\IMU:BUART:rx_status_4\/q                      macrocell56     3350  14750  1037866  RISE       1
\IMU:BUART:sRX:RxSts\/status_4                 statusicell2    6421  21170  1037866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxSts\/clock                                statusicell2        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:sTX:TxSts\/status_0
Capture Clock  : \IMU:BUART:sTX:TxSts\/clock
Path slack     : 1040937p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18099
-------------------------------------   ----- 
End-of-path arrival time (ps)           18099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1040937  RISE       1
\IMU:BUART:tx_status_0\/main_2                 macrocell63     3257   8537  1040937  RISE       1
\IMU:BUART:tx_status_0\/q                      macrocell63     3350  11887  1040937  RISE       1
\IMU:BUART:sTX:TxSts\/status_0                 statusicell3    6212  18099  1040937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxSts\/clock                                statusicell3        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:sRX:RxBitCounter\/load
Capture Clock  : \IMU:BUART:sRX:RxBitCounter\/clock
Path slack     : 1042187p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1056386

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14199
-------------------------------------   ----- 
End-of-path arrival time (ps)           14199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q   macrocell46   1250   1250  1042187  RISE       1
\IMU:BUART:rx_counter_load\/main_0  macrocell48   7289   8539  1042187  RISE       1
\IMU:BUART:rx_counter_load\/q       macrocell48   3350  11889  1042187  RISE       1
\IMU:BUART:sRX:RxBitCounter\/load   count7cell    2310  14199  1042187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:tx_bitclk\/main_0
Capture Clock  : \IMU:BUART:tx_bitclk\/clock_0
Path slack     : 1044860p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12236
-------------------------------------   ----- 
End-of-path arrival time (ps)           12236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1032484  RISE       1
\IMU:BUART:tx_bitclk\/main_0                 macrocell58     6556  12236  1044860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_0
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1045687p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11409
-------------------------------------   ----- 
End-of-path arrival time (ps)           11409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell46   1250   1250  1042187  RISE       1
\IMU:BUART:rx_load_fifo\/main_0    macrocell50  10159  11409  1045687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_0\/main_0
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1045687p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11409
-------------------------------------   ----- 
End-of-path arrival time (ps)           11409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell46   1250   1250  1042187  RISE       1
\IMU:BUART:rx_state_0\/main_0      macrocell51  10159  11409  1045687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_2\/main_0
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1045687p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11409
-------------------------------------   ----- 
End-of-path arrival time (ps)           11409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell46   1250   1250  1042187  RISE       1
\IMU:BUART:rx_state_2\/main_0      macrocell52  10159  11409  1045687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_3\/main_0
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1045687p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11409
-------------------------------------   ----- 
End-of-path arrival time (ps)           11409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell46   1250   1250  1042187  RISE       1
\IMU:BUART:rx_state_3\/main_0      macrocell53  10159  11409  1045687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1046987p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q       macrocell46     1250   1250  1042187  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6070   7320  1046987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \IMU:BUART:txn\/main_3
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1047524p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9572
-------------------------------------   ---- 
End-of-path arrival time (ps)           9572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   7280   7280  1047524  RISE       1
\IMU:BUART:txn\/main_3                macrocell65     2292   9572  1047524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell65         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1047674p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q                macrocell51     1250   1250  1044692  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5382   6632  1047674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_2\/main_3
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1048417p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell58   1250   1250  1035640  RISE       1
\IMU:BUART:tx_state_2\/main_3  macrocell62   7429   8679  1048417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1048557p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8539
-------------------------------------   ---- 
End-of-path arrival time (ps)           8539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q      macrocell46   1250   1250  1042187  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_0  macrocell54   7289   8539  1048557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_status_3\/main_0
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1048557p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8539
-------------------------------------   ---- 
End-of-path arrival time (ps)           8539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell46   1250   1250  1042187  RISE       1
\IMU:BUART:rx_status_3\/main_0     macrocell55   7289   8539  1048557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:tx_state_0\/main_2
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1048559p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8537
-------------------------------------   ---- 
End-of-path arrival time (ps)           8537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1040937  RISE       1
\IMU:BUART:tx_state_0\/main_2                  macrocell60     3257   8537  1048559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1049074p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -5210
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1055396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q              macrocell45     1250   1250  1049074  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   5072   6322  1049074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1049205p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q                macrocell60     1250   1250  1038766  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3861   5111  1049205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_1\/main_3
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1049300p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell58   1250   1250  1035640  RISE       1
\IMU:BUART:tx_state_1\/main_3  macrocell61   6547   7797  1049300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:txn\/main_5
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1049300p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell58         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q  macrocell58   1250   1250  1035640  RISE       1
\IMU:BUART:txn\/main_5   macrocell65   6547   7797  1049300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell65         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_0\/main_4
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1049322p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7774
-------------------------------------   ---- 
End-of-path arrival time (ps)           7774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell58   1250   1250  1035640  RISE       1
\IMU:BUART:tx_state_0\/main_4  macrocell60   6524   7774  1049322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1049589p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q                macrocell61     1250   1250  1038417  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3477   4727  1049589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1049814p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q          macrocell47     1250   1250  1049814  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3242   4492  1049814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:rx_state_0\/main_8
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1050211p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q      macrocell45   1250   1250  1049074  RISE       1
\IMU:BUART:rx_state_0\/main_8  macrocell51   5635   6885  1050211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:rx_status_3\/main_5
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1050238p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q       macrocell45   1250   1250  1049074  RISE       1
\IMU:BUART:rx_status_3\/main_5  macrocell55   5609   6859  1050238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_1
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1050488p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q         macrocell51   1250   1250  1044692  RISE       1
\IMU:BUART:rx_load_fifo\/main_1  macrocell50   5359   6609  1050488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_0\/main_1
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1050488p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell51   1250   1250  1044692  RISE       1
\IMU:BUART:rx_state_0\/main_1  macrocell51   5359   6609  1050488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_2\/main_1
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1050488p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell51   1250   1250  1044692  RISE       1
\IMU:BUART:rx_state_2\/main_1  macrocell52   5359   6609  1050488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_3\/main_1
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1050488p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell51   1250   1250  1044692  RISE       1
\IMU:BUART:rx_state_3\/main_1  macrocell53   5359   6609  1050488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:pollcount_0\/main_2
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1050607p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1050607  RISE       1
\IMU:BUART:pollcount_0\/main_2        macrocell44   4379   6489  1050607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:pollcount_1\/main_2
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1050607p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1050607  RISE       1
\IMU:BUART:pollcount_1\/main_2        macrocell45   4379   6489  1050607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1050617p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1050617  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_1   macrocell47   4369   6479  1050617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_2\/main_1
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1050657p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6439
-------------------------------------   ---- 
End-of-path arrival time (ps)           6439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell60   1250   1250  1038766  RISE       1
\IMU:BUART:tx_state_2\/main_1  macrocell62   5189   6439  1050657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_2\/main_0
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1050762p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell61   1250   1250  1038417  RISE       1
\IMU:BUART:tx_state_2\/main_0  macrocell62   5084   6334  1050762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_1\/main_2
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1051005p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell62   1250   1250  1037891  RISE       1
\IMU:BUART:tx_state_1\/main_2  macrocell61   4841   6091  1051005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:txn\/main_4
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1051005p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q  macrocell62   1250   1250  1037891  RISE       1
\IMU:BUART:txn\/main_4    macrocell65   4841   6091  1051005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell65         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1051062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q               macrocell51   1250   1250  1044692  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_1  macrocell54   4784   6034  1051062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_status_3\/main_1
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1051062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q        macrocell51   1250   1250  1044692  RISE       1
\IMU:BUART:rx_status_3\/main_1  macrocell55   4784   6034  1051062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1051157p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1050607  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_2   macrocell47   3829   5939  1051157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:pollcount_0\/main_1
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1051178p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1050617  RISE       1
\IMU:BUART:pollcount_0\/main_1        macrocell44   3808   5918  1051178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:pollcount_1\/main_1
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1051178p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1050617  RISE       1
\IMU:BUART:pollcount_1\/main_1        macrocell45   3808   5918  1051178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_load_fifo\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1051377p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1058676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7299
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_load_fifo\/q            macrocell50     1250   1250  1040356  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   6049   7299  1051377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_0\/main_3
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1051573p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell62   1250   1250  1037891  RISE       1
\IMU:BUART:tx_state_0\/main_3  macrocell60   4273   5523  1051573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_3
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1051695p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q         macrocell53   1250   1250  1045877  RISE       1
\IMU:BUART:rx_load_fifo\/main_3  macrocell50   4152   5402  1051695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_0\/main_3
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1051695p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell53   1250   1250  1045877  RISE       1
\IMU:BUART:rx_state_0\/main_3  macrocell51   4152   5402  1051695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_2\/main_3
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1051695p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell53   1250   1250  1045877  RISE       1
\IMU:BUART:rx_state_2\/main_3  macrocell52   4152   5402  1051695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_3\/main_3
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1051695p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell53   1250   1250  1045877  RISE       1
\IMU:BUART:rx_state_3\/main_3  macrocell53   4152   5402  1051695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1051913p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1051913  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_0   macrocell47   3073   5183  1051913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:pollcount_0\/main_0
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1051924p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1051913  RISE       1
\IMU:BUART:pollcount_0\/main_0        macrocell44   3062   5172  1051924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:pollcount_1\/main_0
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1051924p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1051913  RISE       1
\IMU:BUART:pollcount_1\/main_0        macrocell45   3062   5172  1051924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_0\/main_0
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1052099p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell61   1250   1250  1038417  RISE       1
\IMU:BUART:tx_state_0\/main_0  macrocell60   3747   4997  1052099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1052247p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q               macrocell53   1250   1250  1045877  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_2  macrocell54   3599   4849  1052247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_status_3\/main_3
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1052247p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q        macrocell53   1250   1250  1045877  RISE       1
\IMU:BUART:rx_status_3\/main_3  macrocell55   3599   4849  1052247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_1\/main_0
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1052374p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell61   1250   1250  1038417  RISE       1
\IMU:BUART:tx_state_1\/main_0  macrocell61   3472   4722  1052374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:txn\/main_1
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1052374p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q  macrocell61   1250   1250  1038417  RISE       1
\IMU:BUART:txn\/main_1    macrocell65   3472   4722  1052374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell65         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_1\/main_1
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1052439p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell60   1250   1250  1038766  RISE       1
\IMU:BUART:tx_state_1\/main_1  macrocell61   3407   4657  1052439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:txn\/main_2
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1052439p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q  macrocell60   1250   1250  1038766  RISE       1
\IMU:BUART:txn\/main_2    macrocell65   3407   4657  1052439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell65         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_0\/main_1
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1052448p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell60   1250   1250  1038766  RISE       1
\IMU:BUART:tx_state_0\/main_1  macrocell60   3398   4648  1052448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_2
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052583p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q   macrocell47   1250   1250  1049814  RISE       1
\IMU:BUART:rx_load_fifo\/main_2  macrocell50   3263   4513  1052583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_0\/main_2
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052583p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1049814  RISE       1
\IMU:BUART:rx_state_0\/main_2   macrocell51   3263   4513  1052583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_2\/main_2
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052583p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1049814  RISE       1
\IMU:BUART:rx_state_2\/main_2   macrocell52   3263   4513  1052583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_3\/main_2
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052583p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1049814  RISE       1
\IMU:BUART:rx_state_3\/main_2   macrocell53   3263   4513  1052583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_status_3\/main_2
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1052596p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1049814  RISE       1
\IMU:BUART:rx_status_3\/main_2  macrocell55   3250   4500  1052596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_load_fifo\/main_6
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052644p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1052644  RISE       1
\IMU:BUART:rx_load_fifo\/main_6       macrocell50   2342   4452  1052644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_0\/main_6
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052644p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1052644  RISE       1
\IMU:BUART:rx_state_0\/main_6         macrocell51   2342   4452  1052644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_2\/main_6
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052644p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1052644  RISE       1
\IMU:BUART:rx_state_2\/main_6         macrocell52   2342   4452  1052644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_3\/main_6
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052644p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1052644  RISE       1
\IMU:BUART:rx_state_3\/main_6         macrocell53   2342   4452  1052644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_load_fifo\/main_5
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052662p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052662  RISE       1
\IMU:BUART:rx_load_fifo\/main_5       macrocell50   2324   4434  1052662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_0\/main_5
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052662p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052662  RISE       1
\IMU:BUART:rx_state_0\/main_5         macrocell51   2324   4434  1052662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_2\/main_5
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052662p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052662  RISE       1
\IMU:BUART:rx_state_2\/main_5         macrocell52   2324   4434  1052662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_3\/main_5
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052662p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052662  RISE       1
\IMU:BUART:rx_state_3\/main_5         macrocell53   2324   4434  1052662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_load_fifo\/main_7
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052664p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052664  RISE       1
\IMU:BUART:rx_load_fifo\/main_7       macrocell50   2322   4432  1052664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_0\/main_7
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052664p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052664  RISE       1
\IMU:BUART:rx_state_0\/main_7         macrocell51   2322   4432  1052664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_2\/main_7
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052664p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052664  RISE       1
\IMU:BUART:rx_state_2\/main_7         macrocell52   2322   4432  1052664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_3\/main_7
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052664p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052664  RISE       1
\IMU:BUART:rx_state_3\/main_7         macrocell53   2322   4432  1052664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_2\/main_2
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1053229p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell62   1250   1250  1037891  RISE       1
\IMU:BUART:tx_state_2\/main_2  macrocell62   2617   3867  1053229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1053252p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q               macrocell52   1250   1250  1046883  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_3  macrocell54   2594   3844  1053252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_status_3\/main_4
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1053252p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q        macrocell52   1250   1250  1046883  RISE       1
\IMU:BUART:rx_status_3\/main_4  macrocell55   2594   3844  1053252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_4
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1053255p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q         macrocell52   1250   1250  1046883  RISE       1
\IMU:BUART:rx_load_fifo\/main_4  macrocell50   2591   3841  1053255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_0\/main_4
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1053255p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell52   1250   1250  1046883  RISE       1
\IMU:BUART:rx_state_0\/main_4  macrocell51   2591   3841  1053255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_2\/main_4
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053255p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell52   1250   1250  1046883  RISE       1
\IMU:BUART:rx_state_2\/main_4  macrocell52   2591   3841  1053255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_3\/main_4
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1053255p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell52   1250   1250  1046883  RISE       1
\IMU:BUART:rx_state_3\/main_4  macrocell53   2591   3841  1053255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:txn\/q
Path End       : \IMU:BUART:txn\/main_0
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1053261p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell65         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:txn\/q       macrocell65   1250   1250  1053261  RISE       1
\IMU:BUART:txn\/main_0  macrocell65   2585   3835  1053261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell65         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:pollcount_1\/main_3
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1053539p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q       macrocell45   1250   1250  1049074  RISE       1
\IMU:BUART:pollcount_1\/main_3  macrocell45   2307   3557  1053539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_0\/q
Path End       : \IMU:BUART:pollcount_0\/main_3
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1053544p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_0\/q       macrocell44   1250   1250  1053544  RISE       1
\IMU:BUART:pollcount_0\/main_3  macrocell44   2303   3553  1053544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_0\/q
Path End       : \IMU:BUART:pollcount_1\/main_4
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1053544p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_0\/q       macrocell44   1250   1250  1053544  RISE       1
\IMU:BUART:pollcount_1\/main_4  macrocell45   2303   3553  1053544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_last\/q
Path End       : \IMU:BUART:rx_state_2\/main_8
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053561p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_last\/q          macrocell49   1250   1250  1053561  RISE       1
\IMU:BUART:rx_state_2\/main_8  macrocell52   2285   3535  1053561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_status_3\/q
Path End       : \IMU:BUART:sRX:RxSts\/status_3
Capture Clock  : \IMU:BUART:sRX:RxSts\/clock
Path slack     : 1054893p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_status_3\/q       macrocell55    1250   1250  1054893  RISE       1
\IMU:BUART:sRX:RxSts\/status_3  statusicell2   2893   4143  1054893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxSts\/clock                                statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

