FLOWTYPE = SIMULATION;
##################################################################
## Filename: nc_verilog.opt
##
## NC Verilog Option File for Timing/Functional Simulation 
## This works for both FPGA/CPLD devices.
##
## Version: 11.1
## $Header: /devl/xcs/repo/env/Jobs/Xflow/data/optionfiles/nc_verilog.opt,v 1.20 2008/10/20 23:47:14 rvklair Exp $
##################################################################
#
# Options for Translator
#
# Type "ngdbuild -h" for a detailed list of ngdbuild command line options
#
Program ngdbuild_fsim 
-p <partname>;        		# Partname to use - picked from xflow commandline
-nt timestamp;        		# NGO File generation. Regenerate only when
                      		# source netlist is newer than existing 
                      		# NGO file (default)
-intstyle xflow;                # Message Reporting Style: ise, xflow, or silent
#-insert_keep_hierarchy;	# Retain hierarchy identified by individual source input netlists
<userdesign>;         		# User design - pick from xflow command line
<design>.ngd;         		# Name of NGD file. Filebase same as design filebase
End Program ngdbuild_fsim

#
# Options for Netgen 
#
# Type "netgen -h" for a detailed list of netgen command line options
#
Program netgen 
-dir <workdir>;                       # Output Files Directory
-ofmt verilog;                        # Output Format
-sim;                                 # Simulation Netlist
-w;                                   # Overwrite output Verilog file
-intstyle xflow;                      # Message Reporting Style: ise, xflow, or silent
#-fn;				      # Flatten hierarchy
#-bd;                                 # Block RAM Data File
-pcf <inputdir><design>.pcf;          # Physical constraints file
<inputdir><design>.$input_extension;  # Input NCD, NGD or NGA file
$simulation_output.v;                 # Output Verilog file
End Program netgen
#
# Options for Netgen (functional simulation flow)
#
# Type "netgen -h" for a detailed list of netgen command line options
#
Program netgen_fsim
-dir <workdir>;                       # Output Files Directory
-ofmt verilog;                        # Output Format
-sim;                                 # Simulation Netlist
-w;                                   # Overwrite output Verilog file
-intstyle xflow;                      # Message Reporting Style: ise, xflow, or silent
#-fn;                                 # Flatten hierarchy
#-bd;                                 # Block RAM Data File
-pcf <inputdir><design>.pcf;          # Physical constraints file
<inputdir><design>.$input_extension;  # Input NCD, NGD or NGA file
$simulation_output.v;                 # Output Verilog file
End Program netgen_fsim

#
# Options for Timing Simulation Interface
#
# Type "tsim -h" for a detailed list of tsim command line options
#
Program tsim
<inputdir><design>;      # Input file
<design>.nga;            # Output NGA file
End Program tsim


