I_mem1.v,verilog,xil_defaultlib,../../../../zy_lab4.srcs/sources_1/ip/I_mem1/sim/I_mem1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
