{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669952219104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669952219106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 22:36:43 2022 " "Processing started: Thu Dec 01 22:36:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669952219106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952219106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl5_karim_elgammal -c karim_elgammal_comparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl5_karim_elgammal -c karim_elgammal_comparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952219106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669952219637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_comparator-beh " "Found design unit 1: karim_elgammal_comparator-beh" {  } { { "karim_elgammal_comparator.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227436 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_comparator " "Found entity 1: karim_elgammal_comparator" {  } { { "karim_elgammal_comparator.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952227436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_jkff-beh " "Found design unit 1: karim_elgammal_jkff-beh" {  } { { "karim_elgammal_jkff.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_jkff.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227441 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_jkff " "Found entity 1: karim_elgammal_jkff" {  } { { "karim_elgammal_jkff.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_jkff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952227441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_counter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file karim_elgammal_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_jkff_Re-beh " "Found design unit 1: karim_elgammal_jkff_Re-beh" {  } { { "karim_elgammal_counter.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227444 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 karim_elgammal_counter-struct " "Found design unit 2: karim_elgammal_counter-struct" {  } { { "karim_elgammal_counter.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227444 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_jkff_Re " "Found entity 1: karim_elgammal_jkff_Re" {  } { { "karim_elgammal_counter.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227444 ""} { "Info" "ISGN_ENTITY_NAME" "2 karim_elgammal_counter " "Found entity 2: karim_elgammal_counter" {  } { { "karim_elgammal_counter.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952227444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_clock_divider-beh " "Found design unit 1: karim_elgammal_clock_divider-beh" {  } { { "karim_elgammal_clock_divider.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227449 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_clock_divider " "Found entity 1: karim_elgammal_clock_divider" {  } { { "karim_elgammal_clock_divider.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952227449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_wrapper.vhd 4 2 " "Found 4 design units, including 2 entities, in source file karim_elgammal_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-beh " "Found design unit 1: seven_segment_decoder-beh" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227453 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 karim_elgammal_wrapper-struct " "Found design unit 2: karim_elgammal_wrapper-struct" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227453 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227453 ""} { "Info" "ISGN_ENTITY_NAME" "2 karim_elgammal_wrapper " "Found entity 2: karim_elgammal_wrapper" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952227453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_minifsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_minifsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_miniFSM-beh " "Found design unit 1: karim_elgammal_miniFSM-beh" {  } { { "karim_elgammal_miniFSM.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_miniFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227456 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_miniFSM " "Found entity 1: karim_elgammal_miniFSM" {  } { { "karim_elgammal_miniFSM.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_miniFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952227456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_minifsm2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_minifsm2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_miniFSM2-beh " "Found design unit 1: karim_elgammal_miniFSM2-beh" {  } { { "karim_elgammal_miniFSM2.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_miniFSM2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227461 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_miniFSM2 " "Found entity 1: karim_elgammal_miniFSM2" {  } { { "karim_elgammal_miniFSM2.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_miniFSM2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952227461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_FSM-beh " "Found design unit 1: karim_elgammal_FSM-beh" {  } { { "karim_elgammal_FSM.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227465 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_FSM " "Found entity 1: karim_elgammal_FSM" {  } { { "karim_elgammal_FSM.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952227465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file karim_elgammal_sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 karim_elgammal_sequence_detector-beh " "Found design unit 1: karim_elgammal_sequence_detector-beh" {  } { { "karim_elgammal_sequence_detector.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_sequence_detector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227468 ""} { "Info" "ISGN_ENTITY_NAME" "1 karim_elgammal_sequence_detector " "Found entity 1: karim_elgammal_sequence_detector" {  } { { "karim_elgammal_sequence_detector.vhd" "" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_sequence_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952227468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch " "Found design unit 1: ROM-arch" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227473 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669952227473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952227473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "karim_elgammal_wrapper " "Elaborating entity \"karim_elgammal_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669952227522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_clock_divider karim_elgammal_clock_divider:clk_div " "Elaborating entity \"karim_elgammal_clock_divider\" for hierarchy \"karim_elgammal_clock_divider:clk_div\"" {  } { { "karim_elgammal_wrapper.vhd" "clk_div" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669952227599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:seqgen " "Elaborating entity \"ROM\" for hierarchy \"ROM:seqgen\"" {  } { { "karim_elgammal_wrapper.vhd" "seqgen" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669952227606 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sevenSegment_ROM ROM.vhd(18) " "VHDL Signal Declaration warning at ROM.vhd(18): used explicit default value for signal \"sevenSegment_ROM\" because signal was never assigned a value" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669952227614 "|karim_elgammal_wrapper|ROM:seqgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_sequence_detector karim_elgammal_sequence_detector:seqcounter " "Elaborating entity \"karim_elgammal_sequence_detector\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\"" {  } { { "karim_elgammal_wrapper.vhd" "seqcounter" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669952227615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_FSM karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect " "Elaborating entity \"karim_elgammal_FSM\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\"" {  } { { "karim_elgammal_sequence_detector.vhd" "seq_detect" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_sequence_detector.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669952227621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_miniFSM karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\|karim_elgammal_miniFSM:miniFSM1 " "Elaborating entity \"karim_elgammal_miniFSM\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\|karim_elgammal_miniFSM:miniFSM1\"" {  } { { "karim_elgammal_FSM.vhd" "miniFSM1" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_FSM.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669952227625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_miniFSM2 karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\|karim_elgammal_miniFSM2:miniFSM2 " "Elaborating entity \"karim_elgammal_miniFSM2\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_FSM:seq_detect\|karim_elgammal_miniFSM2:miniFSM2\"" {  } { { "karim_elgammal_FSM.vhd" "miniFSM2" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_FSM.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669952227630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_counter karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_counter:counter1 " "Elaborating entity \"karim_elgammal_counter\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_counter:counter1\"" {  } { { "karim_elgammal_sequence_detector.vhd" "counter1" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_sequence_detector.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669952227635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karim_elgammal_jkff_Re karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_counter:counter1\|karim_elgammal_jkff_Re:j0 " "Elaborating entity \"karim_elgammal_jkff_Re\" for hierarchy \"karim_elgammal_sequence_detector:seqcounter\|karim_elgammal_counter:counter1\|karim_elgammal_jkff_Re:j0\"" {  } { { "karim_elgammal_counter.vhd" "j0" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_counter.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669952227643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:hexdis0 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:hexdis0\"" {  } { { "karim_elgammal_wrapper.vhd" "hexdis0" { Text "H:/vhdl5_karim_elgammal/karim_elgammal_wrapper.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669952227650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669952228763 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[0\] Low " "Register ROM:seqgen\|cnt\[0\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669952228873 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[7\] Low " "Register ROM:seqgen\|cnt\[7\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669952228873 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[2\] Low " "Register ROM:seqgen\|cnt\[2\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669952228873 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[6\] Low " "Register ROM:seqgen\|cnt\[6\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669952228873 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[4\] Low " "Register ROM:seqgen\|cnt\[4\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669952228873 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[5\] Low " "Register ROM:seqgen\|cnt\[5\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669952228873 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[3\] Low " "Register ROM:seqgen\|cnt\[3\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669952228873 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ROM:seqgen\|cnt\[1\] Low " "Register ROM:seqgen\|cnt\[1\] will power up to Low" {  } { { "ROM.vhd" "" { Text "H:/vhdl5_karim_elgammal/ROM.vhd" 278 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1669952228873 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1669952228873 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669952229220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669952229579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669952229579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669952229922 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669952229922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669952229922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669952229922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5087 " "Peak virtual memory: 5087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669952230030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 22:37:10 2022 " "Processing ended: Thu Dec 01 22:37:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669952230030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669952230030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669952230030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669952230030 ""}
