============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:38:05 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-290 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1260            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1360          100     
                                              
             Setup:-     146                  
       Uncertainty:-      50                  
     Required Time:=    1164                  
      Launch Clock:-     100                  
         Data Path:-    1354                  
             Slack:=    -290                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                         Timing Point                          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK        -       -     R     (arrival)     80    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/Q         -       CK->Q R     DFFRHQX8      10 27.6   103   329     429    (-,-) 
  g10593/Y                                                      -       A->Y  F     CLKINVX20     22 58.1   111   103     532    (-,-) 
  g10564__5115/Y                                                -       B->Y  F     CLKAND2X6      1  5.8    45   131     663    (-,-) 
  g10515__7410/Y                                                -       B->Y  R     NOR2X8         4 12.4    94    78     741    (-,-) 
  g10490/Y                                                      -       A->Y  F     CLKINVX4       1  5.8    60    77     818    (-,-) 
  g10401__6161/Y                                                -       B->Y  R     NAND2X8        2  6.4    51    48     865    (-,-) 
  g10317__7098/Y                                                -       B0->Y F     OAI21X4        1  5.8   133   115     980    (-,-) 
  fopt1/Y                                                       -       A->Y  R     CLKINVX8       3 11.4    61    81    1061    (-,-) 
  g10236__5526/Y                                                -       B->Y  F     NOR2X8         2  8.0    57    56    1117    (-,-) 
  g10218__1881/Y                                                -       B->Y  R     NOR2X8         2  8.4    75    70    1187    (-,-) 
  g10198__6417/Y                                                -       B->Y  F     NOR2X8         2  8.0    54    62    1250    (-,-) 
  g10196/Y                                                      -       A->Y  R     CLKINVX8       1  4.5    29    39    1288    (-,-) 
  g10174__4319/Y                                                -       A1->Y F     AOI21X4        1  4.3   109    94    1382    (-,-) 
  g10161__2398/Y                                                -       B0->Y R     OAI21X4        1  3.2    77    72    1454    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D <<<     -     R     DFFRHQX1       1    -     -     0    1454    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------

