package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for expand kernel
var expand_code cu.Function

// Stores the arguments for expand kernel invocation
type expand_args_t struct {
	arg_dst   unsafe.Pointer
	arg_Dx    int
	arg_Dy    int
	arg_Dz    int
	arg_src   unsafe.Pointer
	arg_Sx    int
	arg_Sy    int
	arg_Sz    int
	arg_Offx  int
	arg_Offy  int
	arg_Offz  int
	arg_value float32
	argptr    [12]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for expand kernel invocation
var expand_args expand_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	expand_args.argptr[0] = unsafe.Pointer(&expand_args.arg_dst)
	expand_args.argptr[1] = unsafe.Pointer(&expand_args.arg_Dx)
	expand_args.argptr[2] = unsafe.Pointer(&expand_args.arg_Dy)
	expand_args.argptr[3] = unsafe.Pointer(&expand_args.arg_Dz)
	expand_args.argptr[4] = unsafe.Pointer(&expand_args.arg_src)
	expand_args.argptr[5] = unsafe.Pointer(&expand_args.arg_Sx)
	expand_args.argptr[6] = unsafe.Pointer(&expand_args.arg_Sy)
	expand_args.argptr[7] = unsafe.Pointer(&expand_args.arg_Sz)
	expand_args.argptr[8] = unsafe.Pointer(&expand_args.arg_Offx)
	expand_args.argptr[9] = unsafe.Pointer(&expand_args.arg_Offy)
	expand_args.argptr[10] = unsafe.Pointer(&expand_args.arg_Offz)
	expand_args.argptr[11] = unsafe.Pointer(&expand_args.arg_value)
}

// Wrapper for expand CUDA kernel, asynchronous.
func k_expand_async(dst unsafe.Pointer, Dx int, Dy int, Dz int, src unsafe.Pointer, Sx int, Sy int, Sz int, Offx int, Offy int, Offz int, value float32, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("expand")
	}

	expand_args.Lock()
	defer expand_args.Unlock()

	if expand_code == 0 {
		expand_code = fatbinLoad(expand_map, "expand")
	}

	expand_args.arg_dst = dst
	expand_args.arg_Dx = Dx
	expand_args.arg_Dy = Dy
	expand_args.arg_Dz = Dz
	expand_args.arg_src = src
	expand_args.arg_Sx = Sx
	expand_args.arg_Sy = Sy
	expand_args.arg_Sz = Sz
	expand_args.arg_Offx = Offx
	expand_args.arg_Offy = Offy
	expand_args.arg_Offz = Offz
	expand_args.arg_value = value

	args := expand_args.argptr[:]
	cu.LaunchKernel(expand_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("expand")
	}
}

// maps compute capability on PTX code for expand kernel.
var expand_map = map[int]string{0: "",
	50: expand_ptx_50,
	52: expand_ptx_52,
	53: expand_ptx_53,
	60: expand_ptx_60,
	61: expand_ptx_61,
	62: expand_ptx_62,
	70: expand_ptx_70,
	72: expand_ptx_72,
	75: expand_ptx_75,
	80: expand_ptx_80}

// expand PTX code for various compute capabilities.
const (
	expand_ptx_50 = `
.version 8.5
.target sm_50
.address_size 64

	// .globl	expand

.visible .entry expand(
	.param .u64 expand_param_0,
	.param .u32 expand_param_1,
	.param .u32 expand_param_2,
	.param .u32 expand_param_3,
	.param .u64 expand_param_4,
	.param .u32 expand_param_5,
	.param .u32 expand_param_6,
	.param .u32 expand_param_7,
	.param .u32 expand_param_8,
	.param .u32 expand_param_9,
	.param .u32 expand_param_10,
	.param .f32 expand_param_11
)
{
	.reg .pred 	%p<39>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [expand_param_0];
	ld.param.u32 	%r13, [expand_param_1];
	ld.param.u32 	%r14, [expand_param_2];
	ld.param.u32 	%r15, [expand_param_3];
	ld.param.u64 	%rd3, [expand_param_4];
	ld.param.u32 	%r16, [expand_param_5];
	ld.param.u32 	%r17, [expand_param_6];
	ld.param.u32 	%r18, [expand_param_7];
	ld.param.u32 	%r19, [expand_param_8];
	ld.param.u32 	%r20, [expand_param_9];
	ld.param.u32 	%r21, [expand_param_10];
	ld.param.f32 	%f1, [expand_param_11];
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r23, %r22, %r24;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r2, %r26, %r25, %r27;
	mov.u32 	%r28, %ntid.z;
	mov.u32 	%r29, %ctaid.z;
	mov.u32 	%r30, %tid.z;
	mad.lo.s32 	%r3, %r29, %r28, %r30;
	setp.ge.s32 	%p1, %r1, %r13;
	setp.ge.s32 	%p2, %r2, %r14;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32 	%p4, %r3, %r15;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_13;

	shr.u32 	%r32, %r16, 31;
	add.s32 	%r33, %r16, %r32;
	and.b32  	%r34, %r33, -2;
	sub.s32 	%r35, %r16, %r34;
	setp.eq.s32 	%p6, %r35, 1;
	and.b32  	%r36, %r13, 1;
	setp.eq.b32 	%p7, %r36, 1;
	not.pred 	%p8, %p7;
	and.pred  	%p9, %p8, %p6;
	mov.u32 	%r76, -1;
	mov.u32 	%r75, %r76;
	@%p9 bra 	$L__BB0_4;

	and.b32  	%r38, %r16, 1;
	setp.eq.b32 	%p10, %r38, 1;
	mov.pred 	%p11, 0;
	xor.pred  	%p12, %p10, %p11;
	mov.u32 	%r75, 0;
	@%p12 bra 	$L__BB0_4;

	shr.u32 	%r39, %r13, 31;
	add.s32 	%r40, %r13, %r39;
	and.b32  	%r41, %r40, -2;
	sub.s32 	%r42, %r13, %r41;
	setp.eq.s32 	%p13, %r42, 1;
	selp.b32 	%r75, -1, 0, %p13;

$L__BB0_4:
	shr.u32 	%r44, %r17, 31;
	add.s32 	%r45, %r17, %r44;
	and.b32  	%r46, %r45, -2;
	sub.s32 	%r47, %r17, %r46;
	setp.eq.s32 	%p14, %r47, 1;
	and.b32  	%r48, %r14, 1;
	setp.eq.b32 	%p15, %r48, 1;
	not.pred 	%p16, %p15;
	and.pred  	%p17, %p16, %p14;
	@%p17 bra 	$L__BB0_7;

	and.b32  	%r50, %r17, 1;
	setp.eq.b32 	%p18, %r50, 1;
	mov.pred 	%p19, 0;
	xor.pred  	%p20, %p18, %p19;
	mov.u32 	%r76, 0;
	@%p20 bra 	$L__BB0_7;

	shr.u32 	%r51, %r14, 31;
	add.s32 	%r52, %r14, %r51;
	and.b32  	%r53, %r52, -2;
	sub.s32 	%r54, %r14, %r53;
	setp.eq.s32 	%p21, %r54, 1;
	selp.b32 	%r76, -1, 0, %p21;

$L__BB0_7:
	shr.u32 	%r56, %r18, 31;
	add.s32 	%r57, %r18, %r56;
	and.b32  	%r58, %r57, -2;
	sub.s32 	%r59, %r18, %r58;
	setp.eq.s32 	%p22, %r59, 1;
	and.b32  	%r60, %r15, 1;
	setp.eq.b32 	%p23, %r60, 1;
	not.pred 	%p24, %p23;
	and.pred  	%p25, %p24, %p22;
	mov.u32 	%r77, -1;
	@%p25 bra 	$L__BB0_10;

	and.b32  	%r62, %r18, 1;
	setp.eq.b32 	%p26, %r62, 1;
	mov.pred 	%p27, 0;
	xor.pred  	%p28, %p26, %p27;
	mov.u32 	%r77, 0;
	@%p28 bra 	$L__BB0_10;

	shr.u32 	%r63, %r15, 31;
	add.s32 	%r64, %r15, %r63;
	and.b32  	%r65, %r64, -2;
	sub.s32 	%r66, %r15, %r65;
	setp.eq.s32 	%p29, %r66, 1;
	selp.b32 	%r77, -1, 0, %p29;

$L__BB0_10:
	sub.s32 	%r67, %r1, %r19;
	add.s32 	%r10, %r75, %r67;
	sub.s32 	%r68, %r2, %r20;
	add.s32 	%r11, %r76, %r68;
	sub.s32 	%r69, %r3, %r21;
	add.s32 	%r12, %r77, %r69;
	setp.lt.s32 	%p30, %r10, %r16;
	or.b32  	%r70, %r11, %r10;
	setp.gt.s32 	%p31, %r70, -1;
	and.pred  	%p32, %p30, %p31;
	setp.lt.s32 	%p33, %r11, %r17;
	and.pred  	%p34, %p33, %p32;
	setp.gt.s32 	%p35, %r12, -1;
	and.pred  	%p36, %p34, %p35;
	setp.lt.s32 	%p37, %r12, %r18;
	and.pred  	%p38, %p37, %p36;
	mad.lo.s32 	%r71, %r3, %r14, %r2;
	mad.lo.s32 	%r72, %r71, %r13, %r1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r72, 4;
	add.s64 	%rd1, %rd4, %rd5;
	@%p38 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_11;

$L__BB0_12:
	mad.lo.s32 	%r73, %r12, %r17, %r11;
	mad.lo.s32 	%r74, %r73, %r16, %r10;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r74, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.f32 	%f2, [%rd8];
	st.global.f32 	[%rd1], %f2;
	bra.uni 	$L__BB0_13;

$L__BB0_11:
	st.global.f32 	[%rd1], %f1;

$L__BB0_13:
	ret;

}

`
	expand_ptx_52 = `
.version 8.5
.target sm_52
.address_size 64

	// .globl	expand

.visible .entry expand(
	.param .u64 expand_param_0,
	.param .u32 expand_param_1,
	.param .u32 expand_param_2,
	.param .u32 expand_param_3,
	.param .u64 expand_param_4,
	.param .u32 expand_param_5,
	.param .u32 expand_param_6,
	.param .u32 expand_param_7,
	.param .u32 expand_param_8,
	.param .u32 expand_param_9,
	.param .u32 expand_param_10,
	.param .f32 expand_param_11
)
{
	.reg .pred 	%p<39>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [expand_param_0];
	ld.param.u32 	%r13, [expand_param_1];
	ld.param.u32 	%r14, [expand_param_2];
	ld.param.u32 	%r15, [expand_param_3];
	ld.param.u64 	%rd3, [expand_param_4];
	ld.param.u32 	%r16, [expand_param_5];
	ld.param.u32 	%r17, [expand_param_6];
	ld.param.u32 	%r18, [expand_param_7];
	ld.param.u32 	%r19, [expand_param_8];
	ld.param.u32 	%r20, [expand_param_9];
	ld.param.u32 	%r21, [expand_param_10];
	ld.param.f32 	%f1, [expand_param_11];
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r23, %r22, %r24;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r2, %r26, %r25, %r27;
	mov.u32 	%r28, %ntid.z;
	mov.u32 	%r29, %ctaid.z;
	mov.u32 	%r30, %tid.z;
	mad.lo.s32 	%r3, %r29, %r28, %r30;
	setp.ge.s32 	%p1, %r1, %r13;
	setp.ge.s32 	%p2, %r2, %r14;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32 	%p4, %r3, %r15;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_13;

	shr.u32 	%r32, %r16, 31;
	add.s32 	%r33, %r16, %r32;
	and.b32  	%r34, %r33, -2;
	sub.s32 	%r35, %r16, %r34;
	setp.eq.s32 	%p6, %r35, 1;
	and.b32  	%r36, %r13, 1;
	setp.eq.b32 	%p7, %r36, 1;
	not.pred 	%p8, %p7;
	and.pred  	%p9, %p8, %p6;
	mov.u32 	%r76, -1;
	mov.u32 	%r75, %r76;
	@%p9 bra 	$L__BB0_4;

	and.b32  	%r38, %r16, 1;
	setp.eq.b32 	%p10, %r38, 1;
	mov.pred 	%p11, 0;
	xor.pred  	%p12, %p10, %p11;
	mov.u32 	%r75, 0;
	@%p12 bra 	$L__BB0_4;

	shr.u32 	%r39, %r13, 31;
	add.s32 	%r40, %r13, %r39;
	and.b32  	%r41, %r40, -2;
	sub.s32 	%r42, %r13, %r41;
	setp.eq.s32 	%p13, %r42, 1;
	selp.b32 	%r75, -1, 0, %p13;

$L__BB0_4:
	shr.u32 	%r44, %r17, 31;
	add.s32 	%r45, %r17, %r44;
	and.b32  	%r46, %r45, -2;
	sub.s32 	%r47, %r17, %r46;
	setp.eq.s32 	%p14, %r47, 1;
	and.b32  	%r48, %r14, 1;
	setp.eq.b32 	%p15, %r48, 1;
	not.pred 	%p16, %p15;
	and.pred  	%p17, %p16, %p14;
	@%p17 bra 	$L__BB0_7;

	and.b32  	%r50, %r17, 1;
	setp.eq.b32 	%p18, %r50, 1;
	mov.pred 	%p19, 0;
	xor.pred  	%p20, %p18, %p19;
	mov.u32 	%r76, 0;
	@%p20 bra 	$L__BB0_7;

	shr.u32 	%r51, %r14, 31;
	add.s32 	%r52, %r14, %r51;
	and.b32  	%r53, %r52, -2;
	sub.s32 	%r54, %r14, %r53;
	setp.eq.s32 	%p21, %r54, 1;
	selp.b32 	%r76, -1, 0, %p21;

$L__BB0_7:
	shr.u32 	%r56, %r18, 31;
	add.s32 	%r57, %r18, %r56;
	and.b32  	%r58, %r57, -2;
	sub.s32 	%r59, %r18, %r58;
	setp.eq.s32 	%p22, %r59, 1;
	and.b32  	%r60, %r15, 1;
	setp.eq.b32 	%p23, %r60, 1;
	not.pred 	%p24, %p23;
	and.pred  	%p25, %p24, %p22;
	mov.u32 	%r77, -1;
	@%p25 bra 	$L__BB0_10;

	and.b32  	%r62, %r18, 1;
	setp.eq.b32 	%p26, %r62, 1;
	mov.pred 	%p27, 0;
	xor.pred  	%p28, %p26, %p27;
	mov.u32 	%r77, 0;
	@%p28 bra 	$L__BB0_10;

	shr.u32 	%r63, %r15, 31;
	add.s32 	%r64, %r15, %r63;
	and.b32  	%r65, %r64, -2;
	sub.s32 	%r66, %r15, %r65;
	setp.eq.s32 	%p29, %r66, 1;
	selp.b32 	%r77, -1, 0, %p29;

$L__BB0_10:
	sub.s32 	%r67, %r1, %r19;
	add.s32 	%r10, %r75, %r67;
	sub.s32 	%r68, %r2, %r20;
	add.s32 	%r11, %r76, %r68;
	sub.s32 	%r69, %r3, %r21;
	add.s32 	%r12, %r77, %r69;
	setp.lt.s32 	%p30, %r10, %r16;
	or.b32  	%r70, %r11, %r10;
	setp.gt.s32 	%p31, %r70, -1;
	and.pred  	%p32, %p30, %p31;
	setp.lt.s32 	%p33, %r11, %r17;
	and.pred  	%p34, %p33, %p32;
	setp.gt.s32 	%p35, %r12, -1;
	and.pred  	%p36, %p34, %p35;
	setp.lt.s32 	%p37, %r12, %r18;
	and.pred  	%p38, %p37, %p36;
	mad.lo.s32 	%r71, %r3, %r14, %r2;
	mad.lo.s32 	%r72, %r71, %r13, %r1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r72, 4;
	add.s64 	%rd1, %rd4, %rd5;
	@%p38 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_11;

$L__BB0_12:
	mad.lo.s32 	%r73, %r12, %r17, %r11;
	mad.lo.s32 	%r74, %r73, %r16, %r10;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r74, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.f32 	%f2, [%rd8];
	st.global.f32 	[%rd1], %f2;
	bra.uni 	$L__BB0_13;

$L__BB0_11:
	st.global.f32 	[%rd1], %f1;

$L__BB0_13:
	ret;

}

`
	expand_ptx_53 = `
.version 8.5
.target sm_53
.address_size 64

	// .globl	expand

.visible .entry expand(
	.param .u64 expand_param_0,
	.param .u32 expand_param_1,
	.param .u32 expand_param_2,
	.param .u32 expand_param_3,
	.param .u64 expand_param_4,
	.param .u32 expand_param_5,
	.param .u32 expand_param_6,
	.param .u32 expand_param_7,
	.param .u32 expand_param_8,
	.param .u32 expand_param_9,
	.param .u32 expand_param_10,
	.param .f32 expand_param_11
)
{
	.reg .pred 	%p<39>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [expand_param_0];
	ld.param.u32 	%r13, [expand_param_1];
	ld.param.u32 	%r14, [expand_param_2];
	ld.param.u32 	%r15, [expand_param_3];
	ld.param.u64 	%rd3, [expand_param_4];
	ld.param.u32 	%r16, [expand_param_5];
	ld.param.u32 	%r17, [expand_param_6];
	ld.param.u32 	%r18, [expand_param_7];
	ld.param.u32 	%r19, [expand_param_8];
	ld.param.u32 	%r20, [expand_param_9];
	ld.param.u32 	%r21, [expand_param_10];
	ld.param.f32 	%f1, [expand_param_11];
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r23, %r22, %r24;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r2, %r26, %r25, %r27;
	mov.u32 	%r28, %ntid.z;
	mov.u32 	%r29, %ctaid.z;
	mov.u32 	%r30, %tid.z;
	mad.lo.s32 	%r3, %r29, %r28, %r30;
	setp.ge.s32 	%p1, %r1, %r13;
	setp.ge.s32 	%p2, %r2, %r14;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32 	%p4, %r3, %r15;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_13;

	shr.u32 	%r32, %r16, 31;
	add.s32 	%r33, %r16, %r32;
	and.b32  	%r34, %r33, -2;
	sub.s32 	%r35, %r16, %r34;
	setp.eq.s32 	%p6, %r35, 1;
	and.b32  	%r36, %r13, 1;
	setp.eq.b32 	%p7, %r36, 1;
	not.pred 	%p8, %p7;
	and.pred  	%p9, %p8, %p6;
	mov.u32 	%r76, -1;
	mov.u32 	%r75, %r76;
	@%p9 bra 	$L__BB0_4;

	and.b32  	%r38, %r16, 1;
	setp.eq.b32 	%p10, %r38, 1;
	mov.pred 	%p11, 0;
	xor.pred  	%p12, %p10, %p11;
	mov.u32 	%r75, 0;
	@%p12 bra 	$L__BB0_4;

	shr.u32 	%r39, %r13, 31;
	add.s32 	%r40, %r13, %r39;
	and.b32  	%r41, %r40, -2;
	sub.s32 	%r42, %r13, %r41;
	setp.eq.s32 	%p13, %r42, 1;
	selp.b32 	%r75, -1, 0, %p13;

$L__BB0_4:
	shr.u32 	%r44, %r17, 31;
	add.s32 	%r45, %r17, %r44;
	and.b32  	%r46, %r45, -2;
	sub.s32 	%r47, %r17, %r46;
	setp.eq.s32 	%p14, %r47, 1;
	and.b32  	%r48, %r14, 1;
	setp.eq.b32 	%p15, %r48, 1;
	not.pred 	%p16, %p15;
	and.pred  	%p17, %p16, %p14;
	@%p17 bra 	$L__BB0_7;

	and.b32  	%r50, %r17, 1;
	setp.eq.b32 	%p18, %r50, 1;
	mov.pred 	%p19, 0;
	xor.pred  	%p20, %p18, %p19;
	mov.u32 	%r76, 0;
	@%p20 bra 	$L__BB0_7;

	shr.u32 	%r51, %r14, 31;
	add.s32 	%r52, %r14, %r51;
	and.b32  	%r53, %r52, -2;
	sub.s32 	%r54, %r14, %r53;
	setp.eq.s32 	%p21, %r54, 1;
	selp.b32 	%r76, -1, 0, %p21;

$L__BB0_7:
	shr.u32 	%r56, %r18, 31;
	add.s32 	%r57, %r18, %r56;
	and.b32  	%r58, %r57, -2;
	sub.s32 	%r59, %r18, %r58;
	setp.eq.s32 	%p22, %r59, 1;
	and.b32  	%r60, %r15, 1;
	setp.eq.b32 	%p23, %r60, 1;
	not.pred 	%p24, %p23;
	and.pred  	%p25, %p24, %p22;
	mov.u32 	%r77, -1;
	@%p25 bra 	$L__BB0_10;

	and.b32  	%r62, %r18, 1;
	setp.eq.b32 	%p26, %r62, 1;
	mov.pred 	%p27, 0;
	xor.pred  	%p28, %p26, %p27;
	mov.u32 	%r77, 0;
	@%p28 bra 	$L__BB0_10;

	shr.u32 	%r63, %r15, 31;
	add.s32 	%r64, %r15, %r63;
	and.b32  	%r65, %r64, -2;
	sub.s32 	%r66, %r15, %r65;
	setp.eq.s32 	%p29, %r66, 1;
	selp.b32 	%r77, -1, 0, %p29;

$L__BB0_10:
	sub.s32 	%r67, %r1, %r19;
	add.s32 	%r10, %r75, %r67;
	sub.s32 	%r68, %r2, %r20;
	add.s32 	%r11, %r76, %r68;
	sub.s32 	%r69, %r3, %r21;
	add.s32 	%r12, %r77, %r69;
	setp.lt.s32 	%p30, %r10, %r16;
	or.b32  	%r70, %r11, %r10;
	setp.gt.s32 	%p31, %r70, -1;
	and.pred  	%p32, %p30, %p31;
	setp.lt.s32 	%p33, %r11, %r17;
	and.pred  	%p34, %p33, %p32;
	setp.gt.s32 	%p35, %r12, -1;
	and.pred  	%p36, %p34, %p35;
	setp.lt.s32 	%p37, %r12, %r18;
	and.pred  	%p38, %p37, %p36;
	mad.lo.s32 	%r71, %r3, %r14, %r2;
	mad.lo.s32 	%r72, %r71, %r13, %r1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r72, 4;
	add.s64 	%rd1, %rd4, %rd5;
	@%p38 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_11;

$L__BB0_12:
	mad.lo.s32 	%r73, %r12, %r17, %r11;
	mad.lo.s32 	%r74, %r73, %r16, %r10;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r74, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.f32 	%f2, [%rd8];
	st.global.f32 	[%rd1], %f2;
	bra.uni 	$L__BB0_13;

$L__BB0_11:
	st.global.f32 	[%rd1], %f1;

$L__BB0_13:
	ret;

}

`
	expand_ptx_60 = `
.version 8.5
.target sm_60
.address_size 64

	// .globl	expand

.visible .entry expand(
	.param .u64 expand_param_0,
	.param .u32 expand_param_1,
	.param .u32 expand_param_2,
	.param .u32 expand_param_3,
	.param .u64 expand_param_4,
	.param .u32 expand_param_5,
	.param .u32 expand_param_6,
	.param .u32 expand_param_7,
	.param .u32 expand_param_8,
	.param .u32 expand_param_9,
	.param .u32 expand_param_10,
	.param .f32 expand_param_11
)
{
	.reg .pred 	%p<39>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [expand_param_0];
	ld.param.u32 	%r13, [expand_param_1];
	ld.param.u32 	%r14, [expand_param_2];
	ld.param.u32 	%r15, [expand_param_3];
	ld.param.u64 	%rd3, [expand_param_4];
	ld.param.u32 	%r16, [expand_param_5];
	ld.param.u32 	%r17, [expand_param_6];
	ld.param.u32 	%r18, [expand_param_7];
	ld.param.u32 	%r19, [expand_param_8];
	ld.param.u32 	%r20, [expand_param_9];
	ld.param.u32 	%r21, [expand_param_10];
	ld.param.f32 	%f1, [expand_param_11];
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r23, %r22, %r24;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r2, %r26, %r25, %r27;
	mov.u32 	%r28, %ntid.z;
	mov.u32 	%r29, %ctaid.z;
	mov.u32 	%r30, %tid.z;
	mad.lo.s32 	%r3, %r29, %r28, %r30;
	setp.ge.s32 	%p1, %r1, %r13;
	setp.ge.s32 	%p2, %r2, %r14;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32 	%p4, %r3, %r15;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_13;

	shr.u32 	%r32, %r16, 31;
	add.s32 	%r33, %r16, %r32;
	and.b32  	%r34, %r33, -2;
	sub.s32 	%r35, %r16, %r34;
	setp.eq.s32 	%p6, %r35, 1;
	and.b32  	%r36, %r13, 1;
	setp.eq.b32 	%p7, %r36, 1;
	not.pred 	%p8, %p7;
	and.pred  	%p9, %p8, %p6;
	mov.u32 	%r76, -1;
	mov.u32 	%r75, %r76;
	@%p9 bra 	$L__BB0_4;

	and.b32  	%r38, %r16, 1;
	setp.eq.b32 	%p10, %r38, 1;
	mov.pred 	%p11, 0;
	xor.pred  	%p12, %p10, %p11;
	mov.u32 	%r75, 0;
	@%p12 bra 	$L__BB0_4;

	shr.u32 	%r39, %r13, 31;
	add.s32 	%r40, %r13, %r39;
	and.b32  	%r41, %r40, -2;
	sub.s32 	%r42, %r13, %r41;
	setp.eq.s32 	%p13, %r42, 1;
	selp.b32 	%r75, -1, 0, %p13;

$L__BB0_4:
	shr.u32 	%r44, %r17, 31;
	add.s32 	%r45, %r17, %r44;
	and.b32  	%r46, %r45, -2;
	sub.s32 	%r47, %r17, %r46;
	setp.eq.s32 	%p14, %r47, 1;
	and.b32  	%r48, %r14, 1;
	setp.eq.b32 	%p15, %r48, 1;
	not.pred 	%p16, %p15;
	and.pred  	%p17, %p16, %p14;
	@%p17 bra 	$L__BB0_7;

	and.b32  	%r50, %r17, 1;
	setp.eq.b32 	%p18, %r50, 1;
	mov.pred 	%p19, 0;
	xor.pred  	%p20, %p18, %p19;
	mov.u32 	%r76, 0;
	@%p20 bra 	$L__BB0_7;

	shr.u32 	%r51, %r14, 31;
	add.s32 	%r52, %r14, %r51;
	and.b32  	%r53, %r52, -2;
	sub.s32 	%r54, %r14, %r53;
	setp.eq.s32 	%p21, %r54, 1;
	selp.b32 	%r76, -1, 0, %p21;

$L__BB0_7:
	shr.u32 	%r56, %r18, 31;
	add.s32 	%r57, %r18, %r56;
	and.b32  	%r58, %r57, -2;
	sub.s32 	%r59, %r18, %r58;
	setp.eq.s32 	%p22, %r59, 1;
	and.b32  	%r60, %r15, 1;
	setp.eq.b32 	%p23, %r60, 1;
	not.pred 	%p24, %p23;
	and.pred  	%p25, %p24, %p22;
	mov.u32 	%r77, -1;
	@%p25 bra 	$L__BB0_10;

	and.b32  	%r62, %r18, 1;
	setp.eq.b32 	%p26, %r62, 1;
	mov.pred 	%p27, 0;
	xor.pred  	%p28, %p26, %p27;
	mov.u32 	%r77, 0;
	@%p28 bra 	$L__BB0_10;

	shr.u32 	%r63, %r15, 31;
	add.s32 	%r64, %r15, %r63;
	and.b32  	%r65, %r64, -2;
	sub.s32 	%r66, %r15, %r65;
	setp.eq.s32 	%p29, %r66, 1;
	selp.b32 	%r77, -1, 0, %p29;

$L__BB0_10:
	sub.s32 	%r67, %r1, %r19;
	add.s32 	%r10, %r75, %r67;
	sub.s32 	%r68, %r2, %r20;
	add.s32 	%r11, %r76, %r68;
	sub.s32 	%r69, %r3, %r21;
	add.s32 	%r12, %r77, %r69;
	setp.lt.s32 	%p30, %r10, %r16;
	or.b32  	%r70, %r11, %r10;
	setp.gt.s32 	%p31, %r70, -1;
	and.pred  	%p32, %p30, %p31;
	setp.lt.s32 	%p33, %r11, %r17;
	and.pred  	%p34, %p33, %p32;
	setp.gt.s32 	%p35, %r12, -1;
	and.pred  	%p36, %p34, %p35;
	setp.lt.s32 	%p37, %r12, %r18;
	and.pred  	%p38, %p37, %p36;
	mad.lo.s32 	%r71, %r3, %r14, %r2;
	mad.lo.s32 	%r72, %r71, %r13, %r1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r72, 4;
	add.s64 	%rd1, %rd4, %rd5;
	@%p38 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_11;

$L__BB0_12:
	mad.lo.s32 	%r73, %r12, %r17, %r11;
	mad.lo.s32 	%r74, %r73, %r16, %r10;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r74, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.f32 	%f2, [%rd8];
	st.global.f32 	[%rd1], %f2;
	bra.uni 	$L__BB0_13;

$L__BB0_11:
	st.global.f32 	[%rd1], %f1;

$L__BB0_13:
	ret;

}

`
	expand_ptx_61 = `
.version 8.5
.target sm_61
.address_size 64

	// .globl	expand

.visible .entry expand(
	.param .u64 expand_param_0,
	.param .u32 expand_param_1,
	.param .u32 expand_param_2,
	.param .u32 expand_param_3,
	.param .u64 expand_param_4,
	.param .u32 expand_param_5,
	.param .u32 expand_param_6,
	.param .u32 expand_param_7,
	.param .u32 expand_param_8,
	.param .u32 expand_param_9,
	.param .u32 expand_param_10,
	.param .f32 expand_param_11
)
{
	.reg .pred 	%p<39>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [expand_param_0];
	ld.param.u32 	%r13, [expand_param_1];
	ld.param.u32 	%r14, [expand_param_2];
	ld.param.u32 	%r15, [expand_param_3];
	ld.param.u64 	%rd3, [expand_param_4];
	ld.param.u32 	%r16, [expand_param_5];
	ld.param.u32 	%r17, [expand_param_6];
	ld.param.u32 	%r18, [expand_param_7];
	ld.param.u32 	%r19, [expand_param_8];
	ld.param.u32 	%r20, [expand_param_9];
	ld.param.u32 	%r21, [expand_param_10];
	ld.param.f32 	%f1, [expand_param_11];
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r23, %r22, %r24;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r2, %r26, %r25, %r27;
	mov.u32 	%r28, %ntid.z;
	mov.u32 	%r29, %ctaid.z;
	mov.u32 	%r30, %tid.z;
	mad.lo.s32 	%r3, %r29, %r28, %r30;
	setp.ge.s32 	%p1, %r1, %r13;
	setp.ge.s32 	%p2, %r2, %r14;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32 	%p4, %r3, %r15;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_13;

	shr.u32 	%r32, %r16, 31;
	add.s32 	%r33, %r16, %r32;
	and.b32  	%r34, %r33, -2;
	sub.s32 	%r35, %r16, %r34;
	setp.eq.s32 	%p6, %r35, 1;
	and.b32  	%r36, %r13, 1;
	setp.eq.b32 	%p7, %r36, 1;
	not.pred 	%p8, %p7;
	and.pred  	%p9, %p8, %p6;
	mov.u32 	%r76, -1;
	mov.u32 	%r75, %r76;
	@%p9 bra 	$L__BB0_4;

	and.b32  	%r38, %r16, 1;
	setp.eq.b32 	%p10, %r38, 1;
	mov.pred 	%p11, 0;
	xor.pred  	%p12, %p10, %p11;
	mov.u32 	%r75, 0;
	@%p12 bra 	$L__BB0_4;

	shr.u32 	%r39, %r13, 31;
	add.s32 	%r40, %r13, %r39;
	and.b32  	%r41, %r40, -2;
	sub.s32 	%r42, %r13, %r41;
	setp.eq.s32 	%p13, %r42, 1;
	selp.b32 	%r75, -1, 0, %p13;

$L__BB0_4:
	shr.u32 	%r44, %r17, 31;
	add.s32 	%r45, %r17, %r44;
	and.b32  	%r46, %r45, -2;
	sub.s32 	%r47, %r17, %r46;
	setp.eq.s32 	%p14, %r47, 1;
	and.b32  	%r48, %r14, 1;
	setp.eq.b32 	%p15, %r48, 1;
	not.pred 	%p16, %p15;
	and.pred  	%p17, %p16, %p14;
	@%p17 bra 	$L__BB0_7;

	and.b32  	%r50, %r17, 1;
	setp.eq.b32 	%p18, %r50, 1;
	mov.pred 	%p19, 0;
	xor.pred  	%p20, %p18, %p19;
	mov.u32 	%r76, 0;
	@%p20 bra 	$L__BB0_7;

	shr.u32 	%r51, %r14, 31;
	add.s32 	%r52, %r14, %r51;
	and.b32  	%r53, %r52, -2;
	sub.s32 	%r54, %r14, %r53;
	setp.eq.s32 	%p21, %r54, 1;
	selp.b32 	%r76, -1, 0, %p21;

$L__BB0_7:
	shr.u32 	%r56, %r18, 31;
	add.s32 	%r57, %r18, %r56;
	and.b32  	%r58, %r57, -2;
	sub.s32 	%r59, %r18, %r58;
	setp.eq.s32 	%p22, %r59, 1;
	and.b32  	%r60, %r15, 1;
	setp.eq.b32 	%p23, %r60, 1;
	not.pred 	%p24, %p23;
	and.pred  	%p25, %p24, %p22;
	mov.u32 	%r77, -1;
	@%p25 bra 	$L__BB0_10;

	and.b32  	%r62, %r18, 1;
	setp.eq.b32 	%p26, %r62, 1;
	mov.pred 	%p27, 0;
	xor.pred  	%p28, %p26, %p27;
	mov.u32 	%r77, 0;
	@%p28 bra 	$L__BB0_10;

	shr.u32 	%r63, %r15, 31;
	add.s32 	%r64, %r15, %r63;
	and.b32  	%r65, %r64, -2;
	sub.s32 	%r66, %r15, %r65;
	setp.eq.s32 	%p29, %r66, 1;
	selp.b32 	%r77, -1, 0, %p29;

$L__BB0_10:
	sub.s32 	%r67, %r1, %r19;
	add.s32 	%r10, %r75, %r67;
	sub.s32 	%r68, %r2, %r20;
	add.s32 	%r11, %r76, %r68;
	sub.s32 	%r69, %r3, %r21;
	add.s32 	%r12, %r77, %r69;
	setp.lt.s32 	%p30, %r10, %r16;
	or.b32  	%r70, %r11, %r10;
	setp.gt.s32 	%p31, %r70, -1;
	and.pred  	%p32, %p30, %p31;
	setp.lt.s32 	%p33, %r11, %r17;
	and.pred  	%p34, %p33, %p32;
	setp.gt.s32 	%p35, %r12, -1;
	and.pred  	%p36, %p34, %p35;
	setp.lt.s32 	%p37, %r12, %r18;
	and.pred  	%p38, %p37, %p36;
	mad.lo.s32 	%r71, %r3, %r14, %r2;
	mad.lo.s32 	%r72, %r71, %r13, %r1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r72, 4;
	add.s64 	%rd1, %rd4, %rd5;
	@%p38 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_11;

$L__BB0_12:
	mad.lo.s32 	%r73, %r12, %r17, %r11;
	mad.lo.s32 	%r74, %r73, %r16, %r10;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r74, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.f32 	%f2, [%rd8];
	st.global.f32 	[%rd1], %f2;
	bra.uni 	$L__BB0_13;

$L__BB0_11:
	st.global.f32 	[%rd1], %f1;

$L__BB0_13:
	ret;

}

`
	expand_ptx_62 = `
.version 8.5
.target sm_62
.address_size 64

	// .globl	expand

.visible .entry expand(
	.param .u64 expand_param_0,
	.param .u32 expand_param_1,
	.param .u32 expand_param_2,
	.param .u32 expand_param_3,
	.param .u64 expand_param_4,
	.param .u32 expand_param_5,
	.param .u32 expand_param_6,
	.param .u32 expand_param_7,
	.param .u32 expand_param_8,
	.param .u32 expand_param_9,
	.param .u32 expand_param_10,
	.param .f32 expand_param_11
)
{
	.reg .pred 	%p<39>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [expand_param_0];
	ld.param.u32 	%r13, [expand_param_1];
	ld.param.u32 	%r14, [expand_param_2];
	ld.param.u32 	%r15, [expand_param_3];
	ld.param.u64 	%rd3, [expand_param_4];
	ld.param.u32 	%r16, [expand_param_5];
	ld.param.u32 	%r17, [expand_param_6];
	ld.param.u32 	%r18, [expand_param_7];
	ld.param.u32 	%r19, [expand_param_8];
	ld.param.u32 	%r20, [expand_param_9];
	ld.param.u32 	%r21, [expand_param_10];
	ld.param.f32 	%f1, [expand_param_11];
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r23, %r22, %r24;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r2, %r26, %r25, %r27;
	mov.u32 	%r28, %ntid.z;
	mov.u32 	%r29, %ctaid.z;
	mov.u32 	%r30, %tid.z;
	mad.lo.s32 	%r3, %r29, %r28, %r30;
	setp.ge.s32 	%p1, %r1, %r13;
	setp.ge.s32 	%p2, %r2, %r14;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32 	%p4, %r3, %r15;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_13;

	shr.u32 	%r32, %r16, 31;
	add.s32 	%r33, %r16, %r32;
	and.b32  	%r34, %r33, -2;
	sub.s32 	%r35, %r16, %r34;
	setp.eq.s32 	%p6, %r35, 1;
	and.b32  	%r36, %r13, 1;
	setp.eq.b32 	%p7, %r36, 1;
	not.pred 	%p8, %p7;
	and.pred  	%p9, %p8, %p6;
	mov.u32 	%r76, -1;
	mov.u32 	%r75, %r76;
	@%p9 bra 	$L__BB0_4;

	and.b32  	%r38, %r16, 1;
	setp.eq.b32 	%p10, %r38, 1;
	mov.pred 	%p11, 0;
	xor.pred  	%p12, %p10, %p11;
	mov.u32 	%r75, 0;
	@%p12 bra 	$L__BB0_4;

	shr.u32 	%r39, %r13, 31;
	add.s32 	%r40, %r13, %r39;
	and.b32  	%r41, %r40, -2;
	sub.s32 	%r42, %r13, %r41;
	setp.eq.s32 	%p13, %r42, 1;
	selp.b32 	%r75, -1, 0, %p13;

$L__BB0_4:
	shr.u32 	%r44, %r17, 31;
	add.s32 	%r45, %r17, %r44;
	and.b32  	%r46, %r45, -2;
	sub.s32 	%r47, %r17, %r46;
	setp.eq.s32 	%p14, %r47, 1;
	and.b32  	%r48, %r14, 1;
	setp.eq.b32 	%p15, %r48, 1;
	not.pred 	%p16, %p15;
	and.pred  	%p17, %p16, %p14;
	@%p17 bra 	$L__BB0_7;

	and.b32  	%r50, %r17, 1;
	setp.eq.b32 	%p18, %r50, 1;
	mov.pred 	%p19, 0;
	xor.pred  	%p20, %p18, %p19;
	mov.u32 	%r76, 0;
	@%p20 bra 	$L__BB0_7;

	shr.u32 	%r51, %r14, 31;
	add.s32 	%r52, %r14, %r51;
	and.b32  	%r53, %r52, -2;
	sub.s32 	%r54, %r14, %r53;
	setp.eq.s32 	%p21, %r54, 1;
	selp.b32 	%r76, -1, 0, %p21;

$L__BB0_7:
	shr.u32 	%r56, %r18, 31;
	add.s32 	%r57, %r18, %r56;
	and.b32  	%r58, %r57, -2;
	sub.s32 	%r59, %r18, %r58;
	setp.eq.s32 	%p22, %r59, 1;
	and.b32  	%r60, %r15, 1;
	setp.eq.b32 	%p23, %r60, 1;
	not.pred 	%p24, %p23;
	and.pred  	%p25, %p24, %p22;
	mov.u32 	%r77, -1;
	@%p25 bra 	$L__BB0_10;

	and.b32  	%r62, %r18, 1;
	setp.eq.b32 	%p26, %r62, 1;
	mov.pred 	%p27, 0;
	xor.pred  	%p28, %p26, %p27;
	mov.u32 	%r77, 0;
	@%p28 bra 	$L__BB0_10;

	shr.u32 	%r63, %r15, 31;
	add.s32 	%r64, %r15, %r63;
	and.b32  	%r65, %r64, -2;
	sub.s32 	%r66, %r15, %r65;
	setp.eq.s32 	%p29, %r66, 1;
	selp.b32 	%r77, -1, 0, %p29;

$L__BB0_10:
	sub.s32 	%r67, %r1, %r19;
	add.s32 	%r10, %r75, %r67;
	sub.s32 	%r68, %r2, %r20;
	add.s32 	%r11, %r76, %r68;
	sub.s32 	%r69, %r3, %r21;
	add.s32 	%r12, %r77, %r69;
	setp.lt.s32 	%p30, %r10, %r16;
	or.b32  	%r70, %r11, %r10;
	setp.gt.s32 	%p31, %r70, -1;
	and.pred  	%p32, %p30, %p31;
	setp.lt.s32 	%p33, %r11, %r17;
	and.pred  	%p34, %p33, %p32;
	setp.gt.s32 	%p35, %r12, -1;
	and.pred  	%p36, %p34, %p35;
	setp.lt.s32 	%p37, %r12, %r18;
	and.pred  	%p38, %p37, %p36;
	mad.lo.s32 	%r71, %r3, %r14, %r2;
	mad.lo.s32 	%r72, %r71, %r13, %r1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r72, 4;
	add.s64 	%rd1, %rd4, %rd5;
	@%p38 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_11;

$L__BB0_12:
	mad.lo.s32 	%r73, %r12, %r17, %r11;
	mad.lo.s32 	%r74, %r73, %r16, %r10;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r74, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.f32 	%f2, [%rd8];
	st.global.f32 	[%rd1], %f2;
	bra.uni 	$L__BB0_13;

$L__BB0_11:
	st.global.f32 	[%rd1], %f1;

$L__BB0_13:
	ret;

}

`
	expand_ptx_70 = `
.version 8.5
.target sm_70
.address_size 64

	// .globl	expand

.visible .entry expand(
	.param .u64 expand_param_0,
	.param .u32 expand_param_1,
	.param .u32 expand_param_2,
	.param .u32 expand_param_3,
	.param .u64 expand_param_4,
	.param .u32 expand_param_5,
	.param .u32 expand_param_6,
	.param .u32 expand_param_7,
	.param .u32 expand_param_8,
	.param .u32 expand_param_9,
	.param .u32 expand_param_10,
	.param .f32 expand_param_11
)
{
	.reg .pred 	%p<39>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [expand_param_0];
	ld.param.u32 	%r13, [expand_param_1];
	ld.param.u32 	%r14, [expand_param_2];
	ld.param.u32 	%r15, [expand_param_3];
	ld.param.u64 	%rd3, [expand_param_4];
	ld.param.u32 	%r16, [expand_param_5];
	ld.param.u32 	%r17, [expand_param_6];
	ld.param.u32 	%r18, [expand_param_7];
	ld.param.u32 	%r19, [expand_param_8];
	ld.param.u32 	%r20, [expand_param_9];
	ld.param.u32 	%r21, [expand_param_10];
	ld.param.f32 	%f1, [expand_param_11];
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r23, %r22, %r24;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r2, %r26, %r25, %r27;
	mov.u32 	%r28, %ntid.z;
	mov.u32 	%r29, %ctaid.z;
	mov.u32 	%r30, %tid.z;
	mad.lo.s32 	%r3, %r29, %r28, %r30;
	setp.ge.s32 	%p1, %r1, %r13;
	setp.ge.s32 	%p2, %r2, %r14;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32 	%p4, %r3, %r15;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_13;

	shr.u32 	%r32, %r16, 31;
	add.s32 	%r33, %r16, %r32;
	and.b32  	%r34, %r33, -2;
	sub.s32 	%r35, %r16, %r34;
	setp.eq.s32 	%p6, %r35, 1;
	and.b32  	%r36, %r13, 1;
	setp.eq.b32 	%p7, %r36, 1;
	not.pred 	%p8, %p7;
	and.pred  	%p9, %p8, %p6;
	mov.u32 	%r76, -1;
	mov.u32 	%r75, %r76;
	@%p9 bra 	$L__BB0_4;

	and.b32  	%r38, %r16, 1;
	setp.eq.b32 	%p10, %r38, 1;
	mov.pred 	%p11, 0;
	xor.pred  	%p12, %p10, %p11;
	mov.u32 	%r75, 0;
	@%p12 bra 	$L__BB0_4;

	shr.u32 	%r39, %r13, 31;
	add.s32 	%r40, %r13, %r39;
	and.b32  	%r41, %r40, -2;
	sub.s32 	%r42, %r13, %r41;
	setp.eq.s32 	%p13, %r42, 1;
	selp.b32 	%r75, -1, 0, %p13;

$L__BB0_4:
	shr.u32 	%r44, %r17, 31;
	add.s32 	%r45, %r17, %r44;
	and.b32  	%r46, %r45, -2;
	sub.s32 	%r47, %r17, %r46;
	setp.eq.s32 	%p14, %r47, 1;
	and.b32  	%r48, %r14, 1;
	setp.eq.b32 	%p15, %r48, 1;
	not.pred 	%p16, %p15;
	and.pred  	%p17, %p16, %p14;
	@%p17 bra 	$L__BB0_7;

	and.b32  	%r50, %r17, 1;
	setp.eq.b32 	%p18, %r50, 1;
	mov.pred 	%p19, 0;
	xor.pred  	%p20, %p18, %p19;
	mov.u32 	%r76, 0;
	@%p20 bra 	$L__BB0_7;

	shr.u32 	%r51, %r14, 31;
	add.s32 	%r52, %r14, %r51;
	and.b32  	%r53, %r52, -2;
	sub.s32 	%r54, %r14, %r53;
	setp.eq.s32 	%p21, %r54, 1;
	selp.b32 	%r76, -1, 0, %p21;

$L__BB0_7:
	shr.u32 	%r56, %r18, 31;
	add.s32 	%r57, %r18, %r56;
	and.b32  	%r58, %r57, -2;
	sub.s32 	%r59, %r18, %r58;
	setp.eq.s32 	%p22, %r59, 1;
	and.b32  	%r60, %r15, 1;
	setp.eq.b32 	%p23, %r60, 1;
	not.pred 	%p24, %p23;
	and.pred  	%p25, %p24, %p22;
	mov.u32 	%r77, -1;
	@%p25 bra 	$L__BB0_10;

	and.b32  	%r62, %r18, 1;
	setp.eq.b32 	%p26, %r62, 1;
	mov.pred 	%p27, 0;
	xor.pred  	%p28, %p26, %p27;
	mov.u32 	%r77, 0;
	@%p28 bra 	$L__BB0_10;

	shr.u32 	%r63, %r15, 31;
	add.s32 	%r64, %r15, %r63;
	and.b32  	%r65, %r64, -2;
	sub.s32 	%r66, %r15, %r65;
	setp.eq.s32 	%p29, %r66, 1;
	selp.b32 	%r77, -1, 0, %p29;

$L__BB0_10:
	sub.s32 	%r67, %r1, %r19;
	add.s32 	%r10, %r75, %r67;
	sub.s32 	%r68, %r2, %r20;
	add.s32 	%r11, %r76, %r68;
	sub.s32 	%r69, %r3, %r21;
	add.s32 	%r12, %r77, %r69;
	setp.lt.s32 	%p30, %r10, %r16;
	or.b32  	%r70, %r11, %r10;
	setp.gt.s32 	%p31, %r70, -1;
	and.pred  	%p32, %p30, %p31;
	setp.lt.s32 	%p33, %r11, %r17;
	and.pred  	%p34, %p33, %p32;
	setp.gt.s32 	%p35, %r12, -1;
	and.pred  	%p36, %p34, %p35;
	setp.lt.s32 	%p37, %r12, %r18;
	and.pred  	%p38, %p37, %p36;
	mad.lo.s32 	%r71, %r3, %r14, %r2;
	mad.lo.s32 	%r72, %r71, %r13, %r1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r72, 4;
	add.s64 	%rd1, %rd4, %rd5;
	@%p38 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_11;

$L__BB0_12:
	mad.lo.s32 	%r73, %r12, %r17, %r11;
	mad.lo.s32 	%r74, %r73, %r16, %r10;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r74, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.f32 	%f2, [%rd8];
	st.global.f32 	[%rd1], %f2;
	bra.uni 	$L__BB0_13;

$L__BB0_11:
	st.global.f32 	[%rd1], %f1;

$L__BB0_13:
	ret;

}

`
	expand_ptx_72 = `
.version 8.5
.target sm_72
.address_size 64

	// .globl	expand

.visible .entry expand(
	.param .u64 expand_param_0,
	.param .u32 expand_param_1,
	.param .u32 expand_param_2,
	.param .u32 expand_param_3,
	.param .u64 expand_param_4,
	.param .u32 expand_param_5,
	.param .u32 expand_param_6,
	.param .u32 expand_param_7,
	.param .u32 expand_param_8,
	.param .u32 expand_param_9,
	.param .u32 expand_param_10,
	.param .f32 expand_param_11
)
{
	.reg .pred 	%p<39>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [expand_param_0];
	ld.param.u32 	%r13, [expand_param_1];
	ld.param.u32 	%r14, [expand_param_2];
	ld.param.u32 	%r15, [expand_param_3];
	ld.param.u64 	%rd3, [expand_param_4];
	ld.param.u32 	%r16, [expand_param_5];
	ld.param.u32 	%r17, [expand_param_6];
	ld.param.u32 	%r18, [expand_param_7];
	ld.param.u32 	%r19, [expand_param_8];
	ld.param.u32 	%r20, [expand_param_9];
	ld.param.u32 	%r21, [expand_param_10];
	ld.param.f32 	%f1, [expand_param_11];
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r23, %r22, %r24;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r2, %r26, %r25, %r27;
	mov.u32 	%r28, %ntid.z;
	mov.u32 	%r29, %ctaid.z;
	mov.u32 	%r30, %tid.z;
	mad.lo.s32 	%r3, %r29, %r28, %r30;
	setp.ge.s32 	%p1, %r1, %r13;
	setp.ge.s32 	%p2, %r2, %r14;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32 	%p4, %r3, %r15;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_13;

	shr.u32 	%r32, %r16, 31;
	add.s32 	%r33, %r16, %r32;
	and.b32  	%r34, %r33, -2;
	sub.s32 	%r35, %r16, %r34;
	setp.eq.s32 	%p6, %r35, 1;
	and.b32  	%r36, %r13, 1;
	setp.eq.b32 	%p7, %r36, 1;
	not.pred 	%p8, %p7;
	and.pred  	%p9, %p8, %p6;
	mov.u32 	%r76, -1;
	mov.u32 	%r75, %r76;
	@%p9 bra 	$L__BB0_4;

	and.b32  	%r38, %r16, 1;
	setp.eq.b32 	%p10, %r38, 1;
	mov.pred 	%p11, 0;
	xor.pred  	%p12, %p10, %p11;
	mov.u32 	%r75, 0;
	@%p12 bra 	$L__BB0_4;

	shr.u32 	%r39, %r13, 31;
	add.s32 	%r40, %r13, %r39;
	and.b32  	%r41, %r40, -2;
	sub.s32 	%r42, %r13, %r41;
	setp.eq.s32 	%p13, %r42, 1;
	selp.b32 	%r75, -1, 0, %p13;

$L__BB0_4:
	shr.u32 	%r44, %r17, 31;
	add.s32 	%r45, %r17, %r44;
	and.b32  	%r46, %r45, -2;
	sub.s32 	%r47, %r17, %r46;
	setp.eq.s32 	%p14, %r47, 1;
	and.b32  	%r48, %r14, 1;
	setp.eq.b32 	%p15, %r48, 1;
	not.pred 	%p16, %p15;
	and.pred  	%p17, %p16, %p14;
	@%p17 bra 	$L__BB0_7;

	and.b32  	%r50, %r17, 1;
	setp.eq.b32 	%p18, %r50, 1;
	mov.pred 	%p19, 0;
	xor.pred  	%p20, %p18, %p19;
	mov.u32 	%r76, 0;
	@%p20 bra 	$L__BB0_7;

	shr.u32 	%r51, %r14, 31;
	add.s32 	%r52, %r14, %r51;
	and.b32  	%r53, %r52, -2;
	sub.s32 	%r54, %r14, %r53;
	setp.eq.s32 	%p21, %r54, 1;
	selp.b32 	%r76, -1, 0, %p21;

$L__BB0_7:
	shr.u32 	%r56, %r18, 31;
	add.s32 	%r57, %r18, %r56;
	and.b32  	%r58, %r57, -2;
	sub.s32 	%r59, %r18, %r58;
	setp.eq.s32 	%p22, %r59, 1;
	and.b32  	%r60, %r15, 1;
	setp.eq.b32 	%p23, %r60, 1;
	not.pred 	%p24, %p23;
	and.pred  	%p25, %p24, %p22;
	mov.u32 	%r77, -1;
	@%p25 bra 	$L__BB0_10;

	and.b32  	%r62, %r18, 1;
	setp.eq.b32 	%p26, %r62, 1;
	mov.pred 	%p27, 0;
	xor.pred  	%p28, %p26, %p27;
	mov.u32 	%r77, 0;
	@%p28 bra 	$L__BB0_10;

	shr.u32 	%r63, %r15, 31;
	add.s32 	%r64, %r15, %r63;
	and.b32  	%r65, %r64, -2;
	sub.s32 	%r66, %r15, %r65;
	setp.eq.s32 	%p29, %r66, 1;
	selp.b32 	%r77, -1, 0, %p29;

$L__BB0_10:
	sub.s32 	%r67, %r1, %r19;
	add.s32 	%r10, %r75, %r67;
	sub.s32 	%r68, %r2, %r20;
	add.s32 	%r11, %r76, %r68;
	sub.s32 	%r69, %r3, %r21;
	add.s32 	%r12, %r77, %r69;
	setp.lt.s32 	%p30, %r10, %r16;
	or.b32  	%r70, %r11, %r10;
	setp.gt.s32 	%p31, %r70, -1;
	and.pred  	%p32, %p30, %p31;
	setp.lt.s32 	%p33, %r11, %r17;
	and.pred  	%p34, %p33, %p32;
	setp.gt.s32 	%p35, %r12, -1;
	and.pred  	%p36, %p34, %p35;
	setp.lt.s32 	%p37, %r12, %r18;
	and.pred  	%p38, %p37, %p36;
	mad.lo.s32 	%r71, %r3, %r14, %r2;
	mad.lo.s32 	%r72, %r71, %r13, %r1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r72, 4;
	add.s64 	%rd1, %rd4, %rd5;
	@%p38 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_11;

$L__BB0_12:
	mad.lo.s32 	%r73, %r12, %r17, %r11;
	mad.lo.s32 	%r74, %r73, %r16, %r10;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r74, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.f32 	%f2, [%rd8];
	st.global.f32 	[%rd1], %f2;
	bra.uni 	$L__BB0_13;

$L__BB0_11:
	st.global.f32 	[%rd1], %f1;

$L__BB0_13:
	ret;

}

`
	expand_ptx_75 = `
.version 8.5
.target sm_75
.address_size 64

	// .globl	expand

.visible .entry expand(
	.param .u64 expand_param_0,
	.param .u32 expand_param_1,
	.param .u32 expand_param_2,
	.param .u32 expand_param_3,
	.param .u64 expand_param_4,
	.param .u32 expand_param_5,
	.param .u32 expand_param_6,
	.param .u32 expand_param_7,
	.param .u32 expand_param_8,
	.param .u32 expand_param_9,
	.param .u32 expand_param_10,
	.param .f32 expand_param_11
)
{
	.reg .pred 	%p<39>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [expand_param_0];
	ld.param.u32 	%r13, [expand_param_1];
	ld.param.u32 	%r14, [expand_param_2];
	ld.param.u32 	%r15, [expand_param_3];
	ld.param.u64 	%rd3, [expand_param_4];
	ld.param.u32 	%r16, [expand_param_5];
	ld.param.u32 	%r17, [expand_param_6];
	ld.param.u32 	%r18, [expand_param_7];
	ld.param.u32 	%r19, [expand_param_8];
	ld.param.u32 	%r20, [expand_param_9];
	ld.param.u32 	%r21, [expand_param_10];
	ld.param.f32 	%f1, [expand_param_11];
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r23, %r22, %r24;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r2, %r26, %r25, %r27;
	mov.u32 	%r28, %ntid.z;
	mov.u32 	%r29, %ctaid.z;
	mov.u32 	%r30, %tid.z;
	mad.lo.s32 	%r3, %r29, %r28, %r30;
	setp.ge.s32 	%p1, %r1, %r13;
	setp.ge.s32 	%p2, %r2, %r14;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32 	%p4, %r3, %r15;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_13;

	shr.u32 	%r32, %r16, 31;
	add.s32 	%r33, %r16, %r32;
	and.b32  	%r34, %r33, -2;
	sub.s32 	%r35, %r16, %r34;
	setp.eq.s32 	%p6, %r35, 1;
	and.b32  	%r36, %r13, 1;
	setp.eq.b32 	%p7, %r36, 1;
	not.pred 	%p8, %p7;
	and.pred  	%p9, %p8, %p6;
	mov.u32 	%r76, -1;
	mov.u32 	%r75, %r76;
	@%p9 bra 	$L__BB0_4;

	and.b32  	%r38, %r16, 1;
	setp.eq.b32 	%p10, %r38, 1;
	mov.pred 	%p11, 0;
	xor.pred  	%p12, %p10, %p11;
	mov.u32 	%r75, 0;
	@%p12 bra 	$L__BB0_4;

	shr.u32 	%r39, %r13, 31;
	add.s32 	%r40, %r13, %r39;
	and.b32  	%r41, %r40, -2;
	sub.s32 	%r42, %r13, %r41;
	setp.eq.s32 	%p13, %r42, 1;
	selp.b32 	%r75, -1, 0, %p13;

$L__BB0_4:
	shr.u32 	%r44, %r17, 31;
	add.s32 	%r45, %r17, %r44;
	and.b32  	%r46, %r45, -2;
	sub.s32 	%r47, %r17, %r46;
	setp.eq.s32 	%p14, %r47, 1;
	and.b32  	%r48, %r14, 1;
	setp.eq.b32 	%p15, %r48, 1;
	not.pred 	%p16, %p15;
	and.pred  	%p17, %p16, %p14;
	@%p17 bra 	$L__BB0_7;

	and.b32  	%r50, %r17, 1;
	setp.eq.b32 	%p18, %r50, 1;
	mov.pred 	%p19, 0;
	xor.pred  	%p20, %p18, %p19;
	mov.u32 	%r76, 0;
	@%p20 bra 	$L__BB0_7;

	shr.u32 	%r51, %r14, 31;
	add.s32 	%r52, %r14, %r51;
	and.b32  	%r53, %r52, -2;
	sub.s32 	%r54, %r14, %r53;
	setp.eq.s32 	%p21, %r54, 1;
	selp.b32 	%r76, -1, 0, %p21;

$L__BB0_7:
	shr.u32 	%r56, %r18, 31;
	add.s32 	%r57, %r18, %r56;
	and.b32  	%r58, %r57, -2;
	sub.s32 	%r59, %r18, %r58;
	setp.eq.s32 	%p22, %r59, 1;
	and.b32  	%r60, %r15, 1;
	setp.eq.b32 	%p23, %r60, 1;
	not.pred 	%p24, %p23;
	and.pred  	%p25, %p24, %p22;
	mov.u32 	%r77, -1;
	@%p25 bra 	$L__BB0_10;

	and.b32  	%r62, %r18, 1;
	setp.eq.b32 	%p26, %r62, 1;
	mov.pred 	%p27, 0;
	xor.pred  	%p28, %p26, %p27;
	mov.u32 	%r77, 0;
	@%p28 bra 	$L__BB0_10;

	shr.u32 	%r63, %r15, 31;
	add.s32 	%r64, %r15, %r63;
	and.b32  	%r65, %r64, -2;
	sub.s32 	%r66, %r15, %r65;
	setp.eq.s32 	%p29, %r66, 1;
	selp.b32 	%r77, -1, 0, %p29;

$L__BB0_10:
	sub.s32 	%r67, %r1, %r19;
	add.s32 	%r10, %r75, %r67;
	sub.s32 	%r68, %r2, %r20;
	add.s32 	%r11, %r76, %r68;
	sub.s32 	%r69, %r3, %r21;
	add.s32 	%r12, %r77, %r69;
	setp.lt.s32 	%p30, %r10, %r16;
	or.b32  	%r70, %r11, %r10;
	setp.gt.s32 	%p31, %r70, -1;
	and.pred  	%p32, %p30, %p31;
	setp.lt.s32 	%p33, %r11, %r17;
	and.pred  	%p34, %p33, %p32;
	setp.gt.s32 	%p35, %r12, -1;
	and.pred  	%p36, %p34, %p35;
	setp.lt.s32 	%p37, %r12, %r18;
	and.pred  	%p38, %p37, %p36;
	mad.lo.s32 	%r71, %r3, %r14, %r2;
	mad.lo.s32 	%r72, %r71, %r13, %r1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r72, 4;
	add.s64 	%rd1, %rd4, %rd5;
	@%p38 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_11;

$L__BB0_12:
	mad.lo.s32 	%r73, %r12, %r17, %r11;
	mad.lo.s32 	%r74, %r73, %r16, %r10;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r74, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.f32 	%f2, [%rd8];
	st.global.f32 	[%rd1], %f2;
	bra.uni 	$L__BB0_13;

$L__BB0_11:
	st.global.f32 	[%rd1], %f1;

$L__BB0_13:
	ret;

}

`
	expand_ptx_80 = `
.version 8.5
.target sm_80
.address_size 64

	// .globl	expand

.visible .entry expand(
	.param .u64 expand_param_0,
	.param .u32 expand_param_1,
	.param .u32 expand_param_2,
	.param .u32 expand_param_3,
	.param .u64 expand_param_4,
	.param .u32 expand_param_5,
	.param .u32 expand_param_6,
	.param .u32 expand_param_7,
	.param .u32 expand_param_8,
	.param .u32 expand_param_9,
	.param .u32 expand_param_10,
	.param .f32 expand_param_11
)
{
	.reg .pred 	%p<39>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [expand_param_0];
	ld.param.u32 	%r13, [expand_param_1];
	ld.param.u32 	%r14, [expand_param_2];
	ld.param.u32 	%r15, [expand_param_3];
	ld.param.u64 	%rd3, [expand_param_4];
	ld.param.u32 	%r16, [expand_param_5];
	ld.param.u32 	%r17, [expand_param_6];
	ld.param.u32 	%r18, [expand_param_7];
	ld.param.u32 	%r19, [expand_param_8];
	ld.param.u32 	%r20, [expand_param_9];
	ld.param.u32 	%r21, [expand_param_10];
	ld.param.f32 	%f1, [expand_param_11];
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r23, %r22, %r24;
	mov.u32 	%r25, %ntid.y;
	mov.u32 	%r26, %ctaid.y;
	mov.u32 	%r27, %tid.y;
	mad.lo.s32 	%r2, %r26, %r25, %r27;
	mov.u32 	%r28, %ntid.z;
	mov.u32 	%r29, %ctaid.z;
	mov.u32 	%r30, %tid.z;
	mad.lo.s32 	%r3, %r29, %r28, %r30;
	setp.ge.s32 	%p1, %r1, %r13;
	setp.ge.s32 	%p2, %r2, %r14;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32 	%p4, %r3, %r15;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_13;

	shr.u32 	%r32, %r16, 31;
	add.s32 	%r33, %r16, %r32;
	and.b32  	%r34, %r33, -2;
	sub.s32 	%r35, %r16, %r34;
	setp.eq.s32 	%p6, %r35, 1;
	and.b32  	%r36, %r13, 1;
	setp.eq.b32 	%p7, %r36, 1;
	not.pred 	%p8, %p7;
	and.pred  	%p9, %p8, %p6;
	mov.u32 	%r76, -1;
	mov.u32 	%r75, %r76;
	@%p9 bra 	$L__BB0_4;

	and.b32  	%r38, %r16, 1;
	setp.eq.b32 	%p10, %r38, 1;
	mov.pred 	%p11, 0;
	xor.pred  	%p12, %p10, %p11;
	mov.u32 	%r75, 0;
	@%p12 bra 	$L__BB0_4;

	shr.u32 	%r39, %r13, 31;
	add.s32 	%r40, %r13, %r39;
	and.b32  	%r41, %r40, -2;
	sub.s32 	%r42, %r13, %r41;
	setp.eq.s32 	%p13, %r42, 1;
	selp.b32 	%r75, -1, 0, %p13;

$L__BB0_4:
	shr.u32 	%r44, %r17, 31;
	add.s32 	%r45, %r17, %r44;
	and.b32  	%r46, %r45, -2;
	sub.s32 	%r47, %r17, %r46;
	setp.eq.s32 	%p14, %r47, 1;
	and.b32  	%r48, %r14, 1;
	setp.eq.b32 	%p15, %r48, 1;
	not.pred 	%p16, %p15;
	and.pred  	%p17, %p16, %p14;
	@%p17 bra 	$L__BB0_7;

	and.b32  	%r50, %r17, 1;
	setp.eq.b32 	%p18, %r50, 1;
	mov.pred 	%p19, 0;
	xor.pred  	%p20, %p18, %p19;
	mov.u32 	%r76, 0;
	@%p20 bra 	$L__BB0_7;

	shr.u32 	%r51, %r14, 31;
	add.s32 	%r52, %r14, %r51;
	and.b32  	%r53, %r52, -2;
	sub.s32 	%r54, %r14, %r53;
	setp.eq.s32 	%p21, %r54, 1;
	selp.b32 	%r76, -1, 0, %p21;

$L__BB0_7:
	shr.u32 	%r56, %r18, 31;
	add.s32 	%r57, %r18, %r56;
	and.b32  	%r58, %r57, -2;
	sub.s32 	%r59, %r18, %r58;
	setp.eq.s32 	%p22, %r59, 1;
	and.b32  	%r60, %r15, 1;
	setp.eq.b32 	%p23, %r60, 1;
	not.pred 	%p24, %p23;
	and.pred  	%p25, %p24, %p22;
	mov.u32 	%r77, -1;
	@%p25 bra 	$L__BB0_10;

	and.b32  	%r62, %r18, 1;
	setp.eq.b32 	%p26, %r62, 1;
	mov.pred 	%p27, 0;
	xor.pred  	%p28, %p26, %p27;
	mov.u32 	%r77, 0;
	@%p28 bra 	$L__BB0_10;

	shr.u32 	%r63, %r15, 31;
	add.s32 	%r64, %r15, %r63;
	and.b32  	%r65, %r64, -2;
	sub.s32 	%r66, %r15, %r65;
	setp.eq.s32 	%p29, %r66, 1;
	selp.b32 	%r77, -1, 0, %p29;

$L__BB0_10:
	sub.s32 	%r67, %r1, %r19;
	add.s32 	%r10, %r75, %r67;
	sub.s32 	%r68, %r2, %r20;
	add.s32 	%r11, %r76, %r68;
	sub.s32 	%r69, %r3, %r21;
	add.s32 	%r12, %r77, %r69;
	setp.lt.s32 	%p30, %r10, %r16;
	or.b32  	%r70, %r11, %r10;
	setp.gt.s32 	%p31, %r70, -1;
	and.pred  	%p32, %p30, %p31;
	setp.lt.s32 	%p33, %r11, %r17;
	and.pred  	%p34, %p33, %p32;
	setp.gt.s32 	%p35, %r12, -1;
	and.pred  	%p36, %p34, %p35;
	setp.lt.s32 	%p37, %r12, %r18;
	and.pred  	%p38, %p37, %p36;
	mad.lo.s32 	%r71, %r3, %r14, %r2;
	mad.lo.s32 	%r72, %r71, %r13, %r1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r72, 4;
	add.s64 	%rd1, %rd4, %rd5;
	@%p38 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_11;

$L__BB0_12:
	mad.lo.s32 	%r73, %r12, %r17, %r11;
	mad.lo.s32 	%r74, %r73, %r16, %r10;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r74, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.f32 	%f2, [%rd8];
	st.global.f32 	[%rd1], %f2;
	bra.uni 	$L__BB0_13;

$L__BB0_11:
	st.global.f32 	[%rd1], %f1;

$L__BB0_13:
	ret;

}

`
)
