<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\A_my_project\Gaowin\Briey_SOC\impl\gwsynthesis\Briey_SOC.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324C2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 24 20:27:39 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17678</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11734</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>25</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLOCK_50</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLOCK_50_ibuf/I </td>
</tr>
<tr>
<td>mcu_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mcu_TCK_ibuf/I </td>
</tr>
<tr>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>CLOCK_50_ibuf/I</td>
<td>CLOCK_50</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>CLOCK_50_ibuf/I</td>
<td>CLOCK_50</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>mcu_TCK</td>
<td>100.000(MHz)</td>
<td>104.124(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>55.423(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>150.989(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLOCK_50!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLOCK_50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLOCK_50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mcu_TCK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mcu_TCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.198</td>
<td>briey_inst/jtagBridge_1/jtag_tap_fsm_state_0_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_s0/D</td>
<td>mcu_TCK:[R]</td>
<td>mcu_TCK:[F]</td>
<td>5.000</td>
<td>-0.022</td>
<td>4.817</td>
</tr>
<tr>
<td>2</td>
<td>1.957</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_24_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.027</td>
<td>17.821</td>
</tr>
<tr>
<td>3</td>
<td>2.049</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_25_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.015</td>
<td>17.717</td>
</tr>
<tr>
<td>4</td>
<td>2.059</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_20_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.025</td>
<td>17.717</td>
</tr>
<tr>
<td>5</td>
<td>2.204</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_22_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.017</td>
<td>17.565</td>
</tr>
<tr>
<td>6</td>
<td>2.209</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_21_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.020</td>
<td>17.561</td>
</tr>
<tr>
<td>7</td>
<td>2.605</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_26_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.029</td>
<td>17.175</td>
</tr>
<tr>
<td>8</td>
<td>2.605</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_28_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.029</td>
<td>17.175</td>
</tr>
<tr>
<td>9</td>
<td>2.617</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_27_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.021</td>
<td>17.155</td>
</tr>
<tr>
<td>10</td>
<td>2.617</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_29_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.021</td>
<td>17.155</td>
</tr>
<tr>
<td>11</td>
<td>2.894</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_30_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.029</td>
<td>16.886</td>
</tr>
<tr>
<td>12</td>
<td>3.052</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_31_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.036</td>
<td>16.736</td>
</tr>
<tr>
<td>13</td>
<td>3.319</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_2_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.011</td>
<td>16.444</td>
</tr>
<tr>
<td>14</td>
<td>3.331</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.023</td>
<td>16.641</td>
</tr>
<tr>
<td>15</td>
<td>3.731</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_14_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>16.014</td>
</tr>
<tr>
<td>16</td>
<td>3.743</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_6_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.007</td>
<td>16.016</td>
</tr>
<tr>
<td>17</td>
<td>3.761</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_inc_s1/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.011</td>
<td>16.199</td>
</tr>
<tr>
<td>18</td>
<td>3.802</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_7_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>15.948</td>
</tr>
<tr>
<td>19</td>
<td>3.917</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_11_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.834</td>
</tr>
<tr>
<td>20</td>
<td>3.940</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_16_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.004</td>
<td>15.815</td>
</tr>
<tr>
<td>21</td>
<td>4.033</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.011</td>
<td>15.707</td>
</tr>
<tr>
<td>22</td>
<td>4.035</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_23_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.023</td>
<td>15.739</td>
</tr>
<tr>
<td>23</td>
<td>4.068</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_4_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>15.678</td>
</tr>
<tr>
<td>24</td>
<td>4.116</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_12_s0/CE</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.021</td>
<td>15.614</td>
</tr>
<tr>
<td>25</td>
<td>4.266</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_0_s/ADB[12]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.006</td>
<td>15.710</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.135</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_16_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_18_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.435</td>
<td>0.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.135</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_6_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_8_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.435</td>
<td>0.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.135</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_9_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_11_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.435</td>
<td>0.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.135</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_13_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_15_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.435</td>
<td>0.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.127</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_30_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_32_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.427</td>
<td>0.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.127</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_20_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_22_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.427</td>
<td>0.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.127</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_24_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_26_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.427</td>
<td>0.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.127</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_27_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_29_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.427</td>
<td>0.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.099</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_11_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_13_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.435</td>
<td>0.396</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.095</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_3_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_5_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.431</td>
<td>0.396</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.091</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_22_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_24_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.427</td>
<td>0.396</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.054</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_14_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_16_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.437</td>
<td>0.443</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.046</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_25_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_27_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.429</td>
<td>0.443</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.040</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_17_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_19_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.435</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.040</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_5_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_7_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.435</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.040</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_10_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_12_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.435</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.040</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_12_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_14_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.435</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.032</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_29_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_31_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.427</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.032</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_31_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_33_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.427</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.032</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_19_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_21_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.427</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.032</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_23_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_25_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.427</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.032</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_26_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_28_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.427</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.032</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_28_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_30_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.427</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.004</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_21_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_23_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.429</td>
<td>0.485</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.003</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_2_s0/Q</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_4_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.435</td>
<td>0.492</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>16.403</td>
<td>briey_inst/resetCtrl_systemReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_godmode_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.033</td>
<td>3.352</td>
</tr>
<tr>
<td>2</td>
<td>16.490</td>
<td>briey_inst/resetCtrl_systemReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_disableEbreak_s3/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.034</td>
<td>3.266</td>
</tr>
<tr>
<td>3</td>
<td>17.337</td>
<td>briey_inst/resetCtrl_systemReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_debugUsed_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.042</td>
<td>2.427</td>
</tr>
<tr>
<td>4</td>
<td>17.566</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_0_s0/PRESET</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>2.125</td>
</tr>
<tr>
<td>5</td>
<td>17.566</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/PRESET</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>2.125</td>
</tr>
<tr>
<td>6</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/memory_DivPlugin_div_counter_value_3_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>2.117</td>
</tr>
<tr>
<td>7</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_5_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>2.117</td>
</tr>
<tr>
<td>8</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_13_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>2.117</td>
</tr>
<tr>
<td>9</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>2.122</td>
</tr>
<tr>
<td>10</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_0_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>2.122</td>
</tr>
<tr>
<td>11</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_pop_sync_popReg_3_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>2.122</td>
</tr>
<tr>
<td>12</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_1_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>2.122</td>
</tr>
<tr>
<td>13</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_2_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>2.122</td>
</tr>
<tr>
<td>14</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_3_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>2.122</td>
</tr>
<tr>
<td>15</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_4_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>2.122</td>
</tr>
<tr>
<td>16</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_uartCtrl/bridge_interruptCtrl_readIntEnable_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>2.122</td>
</tr>
<tr>
<td>17</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_uartCtrl/bridge_interruptCtrl_writeIntEnable_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>2.122</td>
</tr>
<tr>
<td>18</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_3_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>2.117</td>
</tr>
<tr>
<td>19</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_0_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>2.117</td>
</tr>
<tr>
<td>20</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_2_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>2.117</td>
</tr>
<tr>
<td>21</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_timerCtrl/timerDBridge_ticksEnable_2_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>2.117</td>
</tr>
<tr>
<td>22</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/dbus_axi_decoder/_zz_cmdAllowedStart_s1/PRESET</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>2.112</td>
</tr>
<tr>
<td>23</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>2.112</td>
</tr>
<tr>
<td>24</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>2.112</td>
</tr>
<tr>
<td>25</td>
<td>17.597</td>
<td>briey_inst/resetCtrl_axiReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_12_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>2.112</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.278</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.225</td>
</tr>
<tr>
<td>2</td>
<td>0.278</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_1_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.225</td>
</tr>
<tr>
<td>3</td>
<td>0.278</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/outArea_target_regNext_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.225</td>
</tr>
<tr>
<td>4</td>
<td>0.385</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_7_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.340</td>
</tr>
<tr>
<td>5</td>
<td>0.385</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_7_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.340</td>
</tr>
<tr>
<td>6</td>
<td>0.385</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.340</td>
</tr>
<tr>
<td>7</td>
<td>0.389</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.340</td>
</tr>
<tr>
<td>8</td>
<td>0.389</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.340</td>
</tr>
<tr>
<td>9</td>
<td>0.418</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/dma/fifoPop_widthAdapter_counter_value_0_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.404</td>
</tr>
<tr>
<td>10</td>
<td>0.418</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_frameClockArea_popBeatCounter_value_0_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.404</td>
</tr>
<tr>
<td>11</td>
<td>0.428</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/_zz_when_VgaCtrl_l229_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.406</td>
</tr>
<tr>
<td>12</td>
<td>0.428</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/when_Stream_l445_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.406</td>
</tr>
<tr>
<td>13</td>
<td>0.476</td>
<td>briey_inst/resetCtrl_systemReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_resetIt_s3/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.476</td>
<td>briey_inst/resetCtrl_systemReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_stepIt_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.528</td>
<td>briey_inst/resetCtrl_systemReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_haltedByBreak_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.030</td>
<td>0.505</td>
</tr>
<tr>
<td>16</td>
<td>0.588</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_9_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.566</td>
</tr>
<tr>
<td>17</td>
<td>0.644</td>
<td>briey_inst/resetCtrl_systemReset_s0/Q</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_haltIt_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.596</td>
</tr>
<tr>
<td>18</td>
<td>0.686</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_11_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>0.668</td>
</tr>
<tr>
<td>19</td>
<td>0.686</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_10_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>0.668</td>
</tr>
<tr>
<td>20</td>
<td>0.690</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_0_s3/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.668</td>
</tr>
<tr>
<td>21</td>
<td>0.690</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_5_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.668</td>
</tr>
<tr>
<td>22</td>
<td>0.690</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_8_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.668</td>
</tr>
<tr>
<td>23</td>
<td>0.690</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_10_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.668</td>
</tr>
<tr>
<td>24</td>
<td>0.690</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_1_s0/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.668</td>
</tr>
<tr>
<td>25</td>
<td>0.691</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_2_s1/CLEAR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.668</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.854</td>
<td>4.054</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mcu_TCK</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.854</td>
<td>4.054</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mcu_TCK</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.854</td>
<td>4.054</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mcu_TCK</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.854</td>
<td>4.054</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mcu_TCK</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_11_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.854</td>
<td>4.054</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mcu_TCK</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_10_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.854</td>
<td>4.054</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mcu_TCK</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.854</td>
<td>4.054</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mcu_TCK</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.854</td>
<td>4.054</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mcu_TCK</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.854</td>
<td>4.054</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mcu_TCK</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.854</td>
<td>4.054</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mcu_TCK</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/jtag_tap_fsm_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.440</td>
<td>1.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C81[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_tap_fsm_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.746</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R12C81[0][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_tap_fsm_state_0_s0/Q</td>
</tr>
<tr>
<td>3.148</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C80[3][A]</td>
<td>briey_inst/jtagBridge_1/jtag_writeArea_valid_s3/I0</td>
</tr>
<tr>
<td>3.565</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R13C80[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/jtag_writeArea_valid_s3/F</td>
</tr>
<tr>
<td>4.405</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C79[2][A]</td>
<td>briey_inst/jtagBridge_1/n2112_s2/I0</td>
</tr>
<tr>
<td>4.826</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C79[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n2112_s2/F</td>
</tr>
<tr>
<td>5.220</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C69[3][A]</td>
<td>briey_inst/jtagBridge_1/jtag_tap_tdoUnbufferd_s5/I3</td>
</tr>
<tr>
<td>5.552</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C69[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/jtag_tap_tdoUnbufferd_s5/F</td>
</tr>
<tr>
<td>6.068</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C80[3][A]</td>
<td>briey_inst/jtagBridge_1/jtag_tap_tdoUnbufferd_s4/I2</td>
</tr>
<tr>
<td>6.485</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C80[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/jtag_tap_tdoUnbufferd_s4/F</td>
</tr>
<tr>
<td>7.257</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR7[A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>7.462</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR7[A]</td>
<td>briey_inst/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_s0/CLK</td>
</tr>
<tr>
<td>7.455</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR7[A]</td>
<td>briey_inst/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 24.053%; route: 1.853, 75.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 32.946%; route: 2.924, 60.702%; tC2Q: 0.306, 6.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 24.013%; route: 1.871, 75.987%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>19.450</td>
<td>4.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C68[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.656</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C68[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_24_s0/CLK</td>
</tr>
<tr>
<td>21.407</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C68[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 18.562%; route: 14.207, 79.721%; tC2Q: 0.306, 1.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>19.346</td>
<td>4.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C67[1][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.644</td>
<td>1.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C67[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_25_s0/CLK</td>
</tr>
<tr>
<td>21.395</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C67[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 18.671%; route: 14.103, 79.602%; tC2Q: 0.306, 1.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.058, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>19.346</td>
<td>4.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C66[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.654</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C66[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_20_s0/CLK</td>
</tr>
<tr>
<td>21.405</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C66[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 18.671%; route: 14.103, 79.602%; tC2Q: 0.306, 1.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.067, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>19.194</td>
<td>3.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C67[1][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.646</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C67[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_22_s0/CLK</td>
</tr>
<tr>
<td>21.397</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C67[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 18.833%; route: 13.951, 79.425%; tC2Q: 0.306, 1.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.060, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>19.190</td>
<td>3.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C63[3][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.648</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C63[3][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_21_s0/CLK</td>
</tr>
<tr>
<td>21.399</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C63[3][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 18.837%; route: 13.947, 79.420%; tC2Q: 0.306, 1.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.062, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>18.804</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[1][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.658</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_26_s0/CLK</td>
</tr>
<tr>
<td>21.409</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C56[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 19.261%; route: 13.561, 78.958%; tC2Q: 0.306, 1.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.072, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>18.804</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[2][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.658</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_28_s0/CLK</td>
</tr>
<tr>
<td>21.409</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C56[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 19.261%; route: 13.561, 78.958%; tC2Q: 0.306, 1.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.072, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>18.784</td>
<td>3.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C59[0][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.650</td>
<td>1.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C59[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_27_s0/CLK</td>
</tr>
<tr>
<td>21.401</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C59[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 19.283%; route: 13.541, 78.933%; tC2Q: 0.306, 1.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.064, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>18.784</td>
<td>3.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C59[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.650</td>
<td>1.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C59[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_29_s0/CLK</td>
</tr>
<tr>
<td>21.401</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C59[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 19.283%; route: 13.541, 78.933%; tC2Q: 0.306, 1.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.064, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>18.515</td>
<td>3.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.658</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C58[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_30_s0/CLK</td>
</tr>
<tr>
<td>21.409</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C58[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 19.590%; route: 13.272, 78.598%; tC2Q: 0.306, 1.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.072, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>18.365</td>
<td>3.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C57[2][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.665</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C57[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_31_s0/CLK</td>
</tr>
<tr>
<td>21.416</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C57[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 19.766%; route: 13.122, 78.406%; tC2Q: 0.306, 1.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.079, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>18.073</td>
<td>2.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.640</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C60[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_2_s0/CLK</td>
</tr>
<tr>
<td>21.391</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C60[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 20.117%; route: 12.830, 78.022%; tC2Q: 0.306, 1.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.054, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>15.420</td>
<td>2.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C62[3][B]</td>
<td>briey_inst/axi_core_cpu/n15863_s2/I2</td>
</tr>
<tr>
<td>15.652</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C62[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n15863_s2/F</td>
</tr>
<tr>
<td>15.656</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C62[3][A]</td>
<td>briey_inst/axi_core_cpu/n15863_s1/I2</td>
</tr>
<tr>
<td>16.054</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C62[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n15863_s1/F</td>
</tr>
<tr>
<td>18.270</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C66[2][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.652</td>
<td>1.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C66[2][B]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1/CLK</td>
</tr>
<tr>
<td>21.601</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C66[2][B]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.569, 21.447%; route: 12.766, 76.714%; tC2Q: 0.306, 1.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.066, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>17.643</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C67[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.622</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C67[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_14_s0/CLK</td>
</tr>
<tr>
<td>21.373</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C67[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 20.657%; route: 12.400, 77.432%; tC2Q: 0.306, 1.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>17.645</td>
<td>2.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C65[0][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.636</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C65[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_6_s0/CLK</td>
</tr>
<tr>
<td>21.387</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C65[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 20.654%; route: 12.402, 77.435%; tC2Q: 0.306, 1.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.050, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>15.420</td>
<td>2.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C62[3][B]</td>
<td>briey_inst/axi_core_cpu/n15863_s2/I2</td>
</tr>
<tr>
<td>15.652</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C62[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n15863_s2/F</td>
</tr>
<tr>
<td>15.656</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C62[3][A]</td>
<td>briey_inst/axi_core_cpu/n15863_s1/I2</td>
</tr>
<tr>
<td>16.054</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C62[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n15863_s1/F</td>
</tr>
<tr>
<td>17.828</td>
<td>1.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_inc_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.640</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_inc_s1/CLK</td>
</tr>
<tr>
<td>21.589</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.569, 22.032%; route: 12.324, 76.079%; tC2Q: 0.306, 1.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.054, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.379</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>17.577</td>
<td>2.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C65[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.628</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C65[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_7_s0/CLK</td>
</tr>
<tr>
<td>21.379</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C65[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 20.742%; route: 12.334, 77.339%; tC2Q: 0.306, 1.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>17.463</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[0][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_11_s0/CLK</td>
</tr>
<tr>
<td>21.380</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C64[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 20.892%; route: 12.220, 77.176%; tC2Q: 0.306, 1.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>17.444</td>
<td>2.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C69[3][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.633</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C69[3][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_16_s0/CLK</td>
</tr>
<tr>
<td>21.384</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C69[3][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 20.917%; route: 12.201, 77.148%; tC2Q: 0.306, 1.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>17.336</td>
<td>2.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C67[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.618</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C67[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0/CLK</td>
</tr>
<tr>
<td>21.369</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C67[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 21.061%; route: 12.093, 76.991%; tC2Q: 0.306, 1.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>17.368</td>
<td>2.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.652</td>
<td>1.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C68[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_23_s0/CLK</td>
</tr>
<tr>
<td>21.403</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C68[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 21.018%; route: 12.125, 77.038%; tC2Q: 0.306, 1.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.066, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>17.307</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C59[1][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.624</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C59[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_4_s0/CLK</td>
</tr>
<tr>
<td>21.375</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C59[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 21.100%; route: 12.064, 76.949%; tC2Q: 0.306, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>8.794</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C75[3][B]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/I3</td>
</tr>
<tr>
<td>9.192</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C75[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s4/F</td>
</tr>
<tr>
<td>10.789</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I0</td>
</tr>
<tr>
<td>11.121</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>12.753</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/I3</td>
</tr>
<tr>
<td>13.166</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R7C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s2/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][B]</td>
<td>briey_inst/axi_core_cpu/when_Fetcher_l160_s1/I2</td>
</tr>
<tr>
<td>15.314</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R29C57[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/when_Fetcher_l160_s1/F</td>
</tr>
<tr>
<td>17.243</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C63[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.608</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C63[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_12_s0/CLK</td>
</tr>
<tr>
<td>21.359</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C63[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.308, 21.186%; route: 12.000, 76.854%; tC2Q: 0.306, 1.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.629</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[1][A]</td>
<td>briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>1.935</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C70[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/I1</td>
</tr>
<tr>
<td>3.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n528_s0/COUT</td>
</tr>
<tr>
<td>3.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C61[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/CIN</td>
</tr>
<tr>
<td>4.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n529_s0/COUT</td>
</tr>
<tr>
<td>4.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/CIN</td>
</tr>
<tr>
<td>4.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n530_s0/COUT</td>
</tr>
<tr>
<td>4.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/CIN</td>
</tr>
<tr>
<td>4.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n531_s0/COUT</td>
</tr>
<tr>
<td>4.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/CIN</td>
</tr>
<tr>
<td>4.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n532_s0/COUT</td>
</tr>
<tr>
<td>4.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/CIN</td>
</tr>
<tr>
<td>4.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n533_s0/COUT</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C61[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/CIN</td>
</tr>
<tr>
<td>4.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n534_s0/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/CIN</td>
</tr>
<tr>
<td>4.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n535_s0/COUT</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/CIN</td>
</tr>
<tr>
<td>4.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n536_s0/COUT</td>
</tr>
<tr>
<td>4.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/CIN</td>
</tr>
<tr>
<td>4.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n537_s0/COUT</td>
</tr>
<tr>
<td>4.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[1][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/CIN</td>
</tr>
<tr>
<td>4.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n538_s0/COUT</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/CIN</td>
</tr>
<tr>
<td>4.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n539_s0/COUT</td>
</tr>
<tr>
<td>4.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/CIN</td>
</tr>
<tr>
<td>4.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n540_s0/COUT</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/CIN</td>
</tr>
<tr>
<td>4.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n541_s0/COUT</td>
</tr>
<tr>
<td>4.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C63[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/n542_s0/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C60[3][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s2/I1</td>
</tr>
<tr>
<td>5.447</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C60[3][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s2/F</td>
</tr>
<tr>
<td>6.746</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>briey_inst/axi_core_cpu/n19650_s1/I2</td>
</tr>
<tr>
<td>7.115</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R29C59[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/n19650_s1/F</td>
</tr>
<tr>
<td>10.143</td>
<td>3.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C75[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pc_31_s9/I0</td>
</tr>
<tr>
<td>10.556</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C75[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pc_31_s9/F</td>
</tr>
<tr>
<td>11.038</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C70[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pc_31_s16/I2</td>
</tr>
<tr>
<td>11.407</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R7C70[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pc_31_s16/F</td>
</tr>
<tr>
<td>12.507</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pc_10_s7/I3</td>
</tr>
<tr>
<td>12.920</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C62[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pc_10_s7/F</td>
</tr>
<tr>
<td>14.556</td>
<td>1.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[2][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pc_10_s4/I2</td>
</tr>
<tr>
<td>14.766</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C60[2][B]</td>
<td style=" background: #97FFFF;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pc_10_s4/F</td>
</tr>
<tr>
<td>17.339</td>
<td>2.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.635</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>21.605</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.201, 20.376%; route: 12.203, 77.677%; tC2Q: 0.306, 1.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.048, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.088</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C67[2][B]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_16_s0/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C67[2][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_16_s0/Q</td>
</tr>
<tr>
<td>1.295</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C67[0][B]</td>
<td>briey_inst/jtagBridge_1/n1824_s0/I1</td>
</tr>
<tr>
<td>1.448</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C67[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1824_s0/F</td>
</tr>
<tr>
<td>1.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C67[0][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.524</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C67[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_18_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_18_s0</td>
</tr>
<tr>
<td>1.584</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C67[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.127%; route: 0.943, 61.873%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.090</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C68[2][B]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_6_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C68[2][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_6_s0/Q</td>
</tr>
<tr>
<td>1.297</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C68[0][B]</td>
<td>briey_inst/jtagBridge_1/n1834_s0/I1</td>
</tr>
<tr>
<td>1.450</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C68[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1834_s0/F</td>
</tr>
<tr>
<td>1.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C68[0][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C68[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_8_s0/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_8_s0</td>
</tr>
<tr>
<td>1.586</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C68[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.071%; route: 0.945, 61.929%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C68[2][B]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_9_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C68[2][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_9_s0/Q</td>
</tr>
<tr>
<td>1.299</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C68[0][B]</td>
<td>briey_inst/jtagBridge_1/n1831_s0/I1</td>
</tr>
<tr>
<td>1.452</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C68[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1831_s0/F</td>
</tr>
<tr>
<td>1.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C68[0][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C68[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_11_s0/CLK</td>
</tr>
<tr>
<td>1.563</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_11_s0</td>
</tr>
<tr>
<td>1.588</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C68[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.027%; route: 0.947, 61.973%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.086</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C67[2][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_13_s0/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C67[2][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_13_s0/Q</td>
</tr>
<tr>
<td>1.293</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C67[0][B]</td>
<td>briey_inst/jtagBridge_1/n1827_s0/I1</td>
</tr>
<tr>
<td>1.446</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C67[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1827_s0/F</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C67[0][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.522</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C67[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_15_s0/CLK</td>
</tr>
<tr>
<td>1.557</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_15_s0</td>
</tr>
<tr>
<td>1.582</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C67[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.171%; route: 0.941, 61.829%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.096</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C65[2][B]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_30_s0/CLK</td>
</tr>
<tr>
<td>1.237</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C65[2][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_30_s0/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C65[0][B]</td>
<td>briey_inst/jtagBridge_1/n1810_s0/I1</td>
</tr>
<tr>
<td>1.456</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C65[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1810_s0/F</td>
</tr>
<tr>
<td>1.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C65[0][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.524</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C65[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_32_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_32_s0</td>
</tr>
<tr>
<td>1.584</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C65[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.127%; route: 0.943, 61.873%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.090</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C66[2][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_20_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C66[2][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_20_s0/Q</td>
</tr>
<tr>
<td>1.297</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C66[0][B]</td>
<td>briey_inst/jtagBridge_1/n1820_s0/I1</td>
</tr>
<tr>
<td>1.450</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C66[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1820_s0/F</td>
</tr>
<tr>
<td>1.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C66[0][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.518</td>
<td>0.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C66[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_22_s0/CLK</td>
</tr>
<tr>
<td>1.553</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_22_s0</td>
</tr>
<tr>
<td>1.578</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C66[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.271%; route: 0.937, 61.729%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.094</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C65[2][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_24_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C65[2][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_24_s0/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C65[0][B]</td>
<td>briey_inst/jtagBridge_1/n1816_s0/I1</td>
</tr>
<tr>
<td>1.454</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C65[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1816_s0/F</td>
</tr>
<tr>
<td>1.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C65[0][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.522</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C65[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_26_s0/CLK</td>
</tr>
<tr>
<td>1.557</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_26_s0</td>
</tr>
<tr>
<td>1.582</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C65[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.171%; route: 0.941, 61.829%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C66[2][B]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_27_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C66[2][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_27_s0/Q</td>
</tr>
<tr>
<td>1.299</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C66[0][B]</td>
<td>briey_inst/jtagBridge_1/n1813_s0/I1</td>
</tr>
<tr>
<td>1.452</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C66[0][B]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1813_s0/F</td>
</tr>
<tr>
<td>1.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C66[0][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.520</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C66[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_29_s0/CLK</td>
</tr>
<tr>
<td>1.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_29_s0</td>
</tr>
<tr>
<td>1.580</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C66[0][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.227%; route: 0.939, 61.773%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.086</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C67[3][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_11_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C67[3][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_11_s0/Q</td>
</tr>
<tr>
<td>1.329</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C67[1][B]</td>
<td>briey_inst/jtagBridge_1/n1829_s0/I1</td>
</tr>
<tr>
<td>1.482</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C67[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1829_s0/F</td>
</tr>
<tr>
<td>1.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C67[1][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.522</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C67[1][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_13_s0/CLK</td>
</tr>
<tr>
<td>1.557</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_13_s0</td>
</tr>
<tr>
<td>1.582</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C67[1][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.636%; route: 0.099, 25.000%; tC2Q: 0.144, 36.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.171%; route: 0.941, 61.829%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.089</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C66[1][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_3_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C66[1][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_3_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C66[1][B]</td>
<td>briey_inst/jtagBridge_1/n1837_s0/I1</td>
</tr>
<tr>
<td>1.485</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C66[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1837_s0/F</td>
</tr>
<tr>
<td>1.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C66[1][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.520</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C66[1][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_5_s0/CLK</td>
</tr>
<tr>
<td>1.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_5_s0</td>
</tr>
<tr>
<td>1.580</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C66[1][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.636%; route: 0.099, 25.000%; tC2Q: 0.144, 36.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.227%; route: 0.939, 61.773%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.094</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C65[3][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_22_s0/CLK</td>
</tr>
<tr>
<td>1.238</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C65[3][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_22_s0/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C65[1][B]</td>
<td>briey_inst/jtagBridge_1/n1818_s0/I1</td>
</tr>
<tr>
<td>1.490</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C65[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1818_s0/F</td>
</tr>
<tr>
<td>1.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C65[1][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.522</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C65[1][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_24_s0/CLK</td>
</tr>
<tr>
<td>1.557</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_24_s0</td>
</tr>
<tr>
<td>1.582</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C65[1][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.636%; route: 0.099, 25.000%; tC2Q: 0.144, 36.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.171%; route: 0.941, 61.829%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.085</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C67[0][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_14_s0/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C67[0][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_14_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C67[0][A]</td>
<td>briey_inst/jtagBridge_1/n1826_s0/I1</td>
</tr>
<tr>
<td>1.528</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C67[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1826_s0/F</td>
</tr>
<tr>
<td>1.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C67[0][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.522</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C67[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_16_s0/CLK</td>
</tr>
<tr>
<td>1.557</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_16_s0</td>
</tr>
<tr>
<td>1.582</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C67[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.437</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 46.501%; route: 0.093, 20.993%; tC2Q: 0.144, 32.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.171%; route: 0.941, 61.829%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.093</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C65[2][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_25_s0/CLK</td>
</tr>
<tr>
<td>1.237</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C65[2][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_25_s0/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C65[0][A]</td>
<td>briey_inst/jtagBridge_1/n1815_s0/I1</td>
</tr>
<tr>
<td>1.536</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C65[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1815_s0/F</td>
</tr>
<tr>
<td>1.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C65[0][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.522</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C65[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_27_s0/CLK</td>
</tr>
<tr>
<td>1.557</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_27_s0</td>
</tr>
<tr>
<td>1.582</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C65[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 46.501%; route: 0.093, 20.993%; tC2Q: 0.144, 32.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.171%; route: 0.941, 61.829%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.088</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C67[2][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_17_s0/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C67[2][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_17_s0/Q</td>
</tr>
<tr>
<td>1.295</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C67[0][A]</td>
<td>briey_inst/jtagBridge_1/n1823_s0/I1</td>
</tr>
<tr>
<td>1.543</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C67[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1823_s0/F</td>
</tr>
<tr>
<td>1.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C67[0][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.524</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C67[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_19_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_19_s0</td>
</tr>
<tr>
<td>1.584</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C67[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.127%; route: 0.943, 61.873%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.090</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C68[3][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_5_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C68[3][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_5_s0/Q</td>
</tr>
<tr>
<td>1.297</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C68[1][A]</td>
<td>briey_inst/jtagBridge_1/n1835_s0/I1</td>
</tr>
<tr>
<td>1.545</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C68[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1835_s0/F</td>
</tr>
<tr>
<td>1.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C68[1][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C68[1][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_7_s0/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_7_s0</td>
</tr>
<tr>
<td>1.586</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C68[1][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.071%; route: 0.945, 61.929%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C68[2][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_10_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C68[2][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_10_s0/Q</td>
</tr>
<tr>
<td>1.299</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C68[0][A]</td>
<td>briey_inst/jtagBridge_1/n1830_s0/I1</td>
</tr>
<tr>
<td>1.547</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C68[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1830_s0/F</td>
</tr>
<tr>
<td>1.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C68[0][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C68[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_12_s0/CLK</td>
</tr>
<tr>
<td>1.563</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_12_s0</td>
</tr>
<tr>
<td>1.588</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C68[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.027%; route: 0.947, 61.973%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.086</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C67[2][B]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_12_s0/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C67[2][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_12_s0/Q</td>
</tr>
<tr>
<td>1.293</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C67[1][A]</td>
<td>briey_inst/jtagBridge_1/n1828_s0/I1</td>
</tr>
<tr>
<td>1.541</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C67[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1828_s0/F</td>
</tr>
<tr>
<td>1.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C67[1][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.522</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C67[1][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_14_s0/CLK</td>
</tr>
<tr>
<td>1.557</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_14_s0</td>
</tr>
<tr>
<td>1.582</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C67[1][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.171%; route: 0.941, 61.829%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.096</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C65[3][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_29_s0/CLK</td>
</tr>
<tr>
<td>1.237</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C65[3][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_29_s0/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C65[1][A]</td>
<td>briey_inst/jtagBridge_1/n1811_s0/I1</td>
</tr>
<tr>
<td>1.551</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C65[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1811_s0/F</td>
</tr>
<tr>
<td>1.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C65[1][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.524</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C65[1][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_31_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_31_s0</td>
</tr>
<tr>
<td>1.584</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C65[1][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.127%; route: 0.943, 61.873%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.096</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C65[2][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_31_s0/CLK</td>
</tr>
<tr>
<td>1.237</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C65[2][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_31_s0/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C65[0][A]</td>
<td>briey_inst/jtagBridge_1/n1809_s0/I1</td>
</tr>
<tr>
<td>1.551</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C65[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1809_s0/F</td>
</tr>
<tr>
<td>1.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C65[0][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.524</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C65[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_33_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_33_s0</td>
</tr>
<tr>
<td>1.584</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C65[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.127%; route: 0.943, 61.873%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.090</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C66[2][B]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_19_s0/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C66[2][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_19_s0/Q</td>
</tr>
<tr>
<td>1.297</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C66[1][A]</td>
<td>briey_inst/jtagBridge_1/n1821_s0/I1</td>
</tr>
<tr>
<td>1.545</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C66[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1821_s0/F</td>
</tr>
<tr>
<td>1.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C66[1][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.518</td>
<td>0.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C66[1][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_21_s0/CLK</td>
</tr>
<tr>
<td>1.553</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_21_s0</td>
</tr>
<tr>
<td>1.578</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C66[1][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.271%; route: 0.937, 61.729%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.094</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C65[2][B]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_23_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C65[2][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_23_s0/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C65[1][A]</td>
<td>briey_inst/jtagBridge_1/n1817_s0/I1</td>
</tr>
<tr>
<td>1.549</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C65[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1817_s0/F</td>
</tr>
<tr>
<td>1.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C65[1][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.522</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C65[1][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_25_s0/CLK</td>
</tr>
<tr>
<td>1.557</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_25_s0</td>
</tr>
<tr>
<td>1.582</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C65[1][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.171%; route: 0.941, 61.829%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C66[3][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_26_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C66[3][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_26_s0/Q</td>
</tr>
<tr>
<td>1.299</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C66[1][A]</td>
<td>briey_inst/jtagBridge_1/n1814_s0/I1</td>
</tr>
<tr>
<td>1.547</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C66[1][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1814_s0/F</td>
</tr>
<tr>
<td>1.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C66[1][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.520</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C66[1][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_28_s0/CLK</td>
</tr>
<tr>
<td>1.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_28_s0</td>
</tr>
<tr>
<td>1.580</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C66[1][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.227%; route: 0.939, 61.773%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C66[2][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_28_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C66[2][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_28_s0/Q</td>
</tr>
<tr>
<td>1.299</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C66[0][A]</td>
<td>briey_inst/jtagBridge_1/n1812_s0/I1</td>
</tr>
<tr>
<td>1.547</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C66[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1812_s0/F</td>
</tr>
<tr>
<td>1.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C66[0][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.520</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C66[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_30_s0/CLK</td>
</tr>
<tr>
<td>1.555</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_30_s0</td>
</tr>
<tr>
<td>1.580</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C66[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.227%; route: 0.939, 61.773%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.089</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C66[0][B]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_21_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C66[0][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_21_s0/Q</td>
</tr>
<tr>
<td>1.326</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C66[0][A]</td>
<td>briey_inst/jtagBridge_1/n1819_s0/I1</td>
</tr>
<tr>
<td>1.574</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C66[0][A]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1819_s0/F</td>
</tr>
<tr>
<td>1.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C66[0][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.518</td>
<td>0.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C66[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_23_s0/CLK</td>
</tr>
<tr>
<td>1.553</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_23_s0</td>
</tr>
<tr>
<td>1.578</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C66[0][A]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 51.134%; route: 0.093, 19.175%; tC2Q: 0.144, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.271%; route: 0.937, 61.729%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.089</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C66[0][A]</td>
<td>briey_inst/jtagBridge_1/system_rsp_payload_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C66[0][A]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/system_rsp_payload_data_2_s0/Q</td>
</tr>
<tr>
<td>1.428</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C67[1][B]</td>
<td>briey_inst/jtagBridge_1/n1838_s0/I1</td>
</tr>
<tr>
<td>1.581</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C67[1][B]</td>
<td style=" background: #97FFFF;">briey_inst/jtagBridge_1/n1838_s0/F</td>
</tr>
<tr>
<td>1.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C67[1][B]</td>
<td style=" font-weight:bold;">briey_inst/jtagBridge_1/jtag_readArea_full_shifter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOR9[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.524</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C67[1][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_4_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_4_s0</td>
</tr>
<tr>
<td>1.584</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C67[1][B]</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 31.098%; route: 0.195, 39.634%; tC2Q: 0.144, 29.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 38.127%; route: 0.943, 61.873%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_godmode_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C60[1][A]</td>
<td>briey_inst/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C60[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>3.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C77[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/DebugPlugin_godmode_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.654</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C77[1][A]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_godmode_s1/CLK</td>
</tr>
<tr>
<td>21.376</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C77[1][A]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_godmode_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.058, 91.229%; tC2Q: 0.294, 8.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.067, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_disableEbreak_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C60[1][A]</td>
<td>briey_inst/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C60[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>4.886</td>
<td>2.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C78[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/DebugPlugin_disableEbreak_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.654</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C78[0][A]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_disableEbreak_s3/CLK</td>
</tr>
<tr>
<td>21.376</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C78[0][A]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_disableEbreak_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.972, 90.998%; tC2Q: 0.294, 9.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.067, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_debugUsed_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C60[1][A]</td>
<td>briey_inst/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C60[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>2.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C78[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/DebugPlugin_debugUsed_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.662</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C78[2][A]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_debugUsed_s0/CLK</td>
</tr>
<tr>
<td>21.384</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C78[2][A]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_debugUsed_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.133, 87.886%; tC2Q: 0.294, 12.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.076, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>21.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>23.745</td>
<td>1.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[2][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.624</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[2][B]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_0_s0/CLK</td>
</tr>
<tr>
<td>41.589</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_0_s0</td>
</tr>
<tr>
<td>41.311</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C53[2][B]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.831, 86.165%; tC2Q: 0.294, 13.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>21.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>23.745</td>
<td>1.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.624</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[2][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.589</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0</td>
</tr>
<tr>
<td>41.311</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C53[2][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.831, 86.165%; tC2Q: 0.294, 13.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/memory_DivPlugin_div_counter_value_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.738</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C55[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/memory_DivPlugin_div_counter_value_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[1][A]</td>
<td>briey_inst/axi_core_cpu/memory_DivPlugin_div_counter_value_3_s0/CLK</td>
</tr>
<tr>
<td>21.335</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C55[1][A]</td>
<td>briey_inst/axi_core_cpu/memory_DivPlugin_div_counter_value_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.823, 86.114%; tC2Q: 0.294, 13.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.738</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C63[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C63[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_5_s0/CLK</td>
</tr>
<tr>
<td>21.335</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C63[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.823, 86.114%; tC2Q: 0.294, 13.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.738</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C63[0][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_13_s0/CLK</td>
</tr>
<tr>
<td>21.335</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C63[0][B]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.823, 86.114%; tC2Q: 0.294, 13.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C67[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.618</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C67[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0/CLK</td>
</tr>
<tr>
<td>21.340</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C67[1][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 86.145%; tC2Q: 0.294, 13.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.618</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_0_s1/CLK</td>
</tr>
<tr>
<td>21.340</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C79[0][A]</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 86.145%; tC2Q: 0.294, 13.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_pop_sync_popReg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C75[2][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_pop_sync_popReg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.618</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C75[2][B]</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_pop_sync_popReg_3_s0/CLK</td>
</tr>
<tr>
<td>21.340</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C75[2][B]</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_pop_sync_popReg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 86.145%; tC2Q: 0.294, 13.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C75[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.618</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C75[0][A]</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_1_s0/CLK</td>
</tr>
<tr>
<td>21.340</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C75[0][A]</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 86.145%; tC2Q: 0.294, 13.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C75[0][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.618</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C75[0][B]</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_2_s0/CLK</td>
</tr>
<tr>
<td>21.340</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C75[0][B]</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 86.145%; tC2Q: 0.294, 13.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C75[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.618</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C75[1][A]</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_3_s0/CLK</td>
</tr>
<tr>
<td>21.340</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C75[1][A]</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 86.145%; tC2Q: 0.294, 13.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C75[1][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.618</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C75[1][B]</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_4_s0/CLK</td>
</tr>
<tr>
<td>21.340</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C75[1][B]</td>
<td>briey_inst/axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ptr_push_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 86.145%; tC2Q: 0.294, 13.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_uartCtrl/bridge_interruptCtrl_readIntEnable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_uartCtrl/bridge_interruptCtrl_readIntEnable_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.618</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>briey_inst/axi_uartCtrl/bridge_interruptCtrl_readIntEnable_s0/CLK</td>
</tr>
<tr>
<td>21.340</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>briey_inst/axi_uartCtrl/bridge_interruptCtrl_readIntEnable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 86.145%; tC2Q: 0.294, 13.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_uartCtrl/bridge_interruptCtrl_writeIntEnable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.742</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_uartCtrl/bridge_interruptCtrl_writeIntEnable_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.618</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td>briey_inst/axi_uartCtrl/bridge_interruptCtrl_writeIntEnable_s0/CLK</td>
</tr>
<tr>
<td>21.340</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C31[1][B]</td>
<td>briey_inst/axi_uartCtrl/bridge_interruptCtrl_writeIntEnable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 86.145%; tC2Q: 0.294, 13.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.031, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.738</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][A]</td>
<td>briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_3_s1/CLK</td>
</tr>
<tr>
<td>21.335</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C39[2][A]</td>
<td>briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.823, 86.114%; tC2Q: 0.294, 13.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.738</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td>briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_0_s1/CLK</td>
</tr>
<tr>
<td>21.335</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C39[0][A]</td>
<td>briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.823, 86.114%; tC2Q: 0.294, 13.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.738</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][A]</td>
<td>briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_2_s1/CLK</td>
</tr>
<tr>
<td>21.335</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C39[1][A]</td>
<td>briey_inst/axi_timerCtrl/interruptCtrl_1/pendings_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.823, 86.114%; tC2Q: 0.294, 13.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_timerCtrl/timerDBridge_ticksEnable_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.738</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[3][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_timerCtrl/timerDBridge_ticksEnable_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[3][A]</td>
<td>briey_inst/axi_timerCtrl/timerDBridge_ticksEnable_2_s0/CLK</td>
</tr>
<tr>
<td>21.335</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[3][A]</td>
<td>briey_inst/axi_timerCtrl/timerDBridge_ticksEnable_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.823, 86.114%; tC2Q: 0.294, 13.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/dbus_axi_decoder/_zz_cmdAllowedStart_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C55[2][A]</td>
<td style=" font-weight:bold;">briey_inst/dbus_axi_decoder/_zz_cmdAllowedStart_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.608</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[2][A]</td>
<td>briey_inst/dbus_axi_decoder/_zz_cmdAllowedStart_s1/CLK</td>
</tr>
<tr>
<td>21.330</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C55[2][A]</td>
<td>briey_inst/dbus_axi_decoder/_zz_cmdAllowedStart_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.818, 86.083%; tC2Q: 0.294, 13.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C59[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.608</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[1][A]</td>
<td>briey_inst/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1/CLK</td>
</tr>
<tr>
<td>21.330</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C59[1][A]</td>
<td>briey_inst/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.818, 86.083%; tC2Q: 0.294, 13.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C59[0][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.608</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[0][B]</td>
<td>briey_inst/axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_s0/CLK</td>
</tr>
<tr>
<td>21.330</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C59[0][B]</td>
<td>briey_inst/axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.818, 86.083%; tC2Q: 0.294, 13.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.914</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>502</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C63[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.608</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C63[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_12_s0/CLK</td>
</tr>
<tr>
<td>21.330</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C63[2][A]</td>
<td>briey_inst/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.818, 86.083%; tC2Q: 0.294, 13.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.094</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.238</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.094</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.081, 36.000%; tC2Q: 0.144, 64.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.094</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.238</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.094</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.081, 36.000%; tC2Q: 0.144, 64.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/outArea_target_regNext_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.094</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.238</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/pulseCCByToggle_1/outArea_target_regNext_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.094</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/outArea_target_regNext_s0/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>briey_inst/axi_vgaCtrl/pulseCCByToggle_1/outArea_target_regNext_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.081, 36.000%; tC2Q: 0.144, 64.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.064</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[2][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R16C53[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.404</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.072</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_7_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C51[0][B]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 57.647%; tC2Q: 0.144, 42.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.485, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.064</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[2][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R16C53[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.404</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.072</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_7_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 57.647%; tC2Q: 0.144, 42.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.485, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.064</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[2][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R16C53[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.404</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.072</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[2][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C51[2][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 57.647%; tC2Q: 0.144, 42.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.485, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.064</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[2][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R16C53[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.404</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.068</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0/CLK</td>
</tr>
<tr>
<td>1.015</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C50[1][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 57.647%; tC2Q: 0.144, 42.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.481, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.064</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[2][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R16C53[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.404</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.068</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0/CLK</td>
</tr>
<tr>
<td>1.015</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C50[1][B]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 57.647%; tC2Q: 0.144, 42.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.481, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/dma/fifoPop_widthAdapter_counter_value_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.496</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/fifoPop_widthAdapter_counter_value_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.096</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>briey_inst/axi_vgaCtrl/dma/fifoPop_widthAdapter_counter_value_0_s0/CLK</td>
</tr>
<tr>
<td>41.131</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/dma/fifoPop_widthAdapter_counter_value_0_s0</td>
</tr>
<tr>
<td>41.078</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>briey_inst/axi_vgaCtrl/dma/fifoPop_widthAdapter_counter_value_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 64.356%; tC2Q: 0.144, 35.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_frameClockArea_popBeatCounter_value_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.496</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/dma/rspArea_frameClockArea_popBeatCounter_value_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.096</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_frameClockArea_popBeatCounter_value_0_s0/CLK</td>
</tr>
<tr>
<td>41.131</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_frameClockArea_popBeatCounter_value_0_s0</td>
</tr>
<tr>
<td>41.078</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>briey_inst/axi_vgaCtrl/dma/rspArea_frameClockArea_popBeatCounter_value_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 64.356%; tC2Q: 0.144, 35.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/_zz_when_VgaCtrl_l229_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.498</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/_zz_when_VgaCtrl_l229_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.088</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>briey_inst/axi_vgaCtrl/_zz_when_VgaCtrl_l229_s1/CLK</td>
</tr>
<tr>
<td>41.123</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/_zz_when_VgaCtrl_l229_s1</td>
</tr>
<tr>
<td>41.070</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>briey_inst/axi_vgaCtrl/_zz_when_VgaCtrl_l229_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 64.532%; tC2Q: 0.144, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/when_Stream_l445_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.498</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/when_Stream_l445_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.088</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td>briey_inst/axi_vgaCtrl/when_Stream_l445_s1/CLK</td>
</tr>
<tr>
<td>41.123</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/when_Stream_l445_s1</td>
</tr>
<tr>
<td>41.070</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C33[2][A]</td>
<td>briey_inst/axi_vgaCtrl/when_Stream_l445_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 64.532%; tC2Q: 0.144, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_resetIt_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.058</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C60[1][A]</td>
<td>briey_inst/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R13C60[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.494</td>
<td>0.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/DebugPlugin_resetIt_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.072</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[0][A]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_resetIt_s3/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C61[0][A]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_resetIt_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.472, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.292, 66.972%; tC2Q: 0.144, 33.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.485, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_stepIt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.058</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C60[1][A]</td>
<td>briey_inst/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R13C60[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.494</td>
<td>0.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[2][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/DebugPlugin_stepIt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.072</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[2][B]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_stepIt_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C61[2][B]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_stepIt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.472, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.292, 66.972%; tC2Q: 0.144, 33.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.485, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_haltedByBreak_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.058</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C60[1][A]</td>
<td>briey_inst/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R13C60[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C60[0][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/DebugPlugin_haltedByBreak_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.089</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C60[0][B]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_haltedByBreak_s1/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C60[0][B]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_haltedByBreak_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.472, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 71.485%; tC2Q: 0.144, 28.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.658</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.089</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[0][A]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_9_s0/CLK</td>
</tr>
<tr>
<td>41.124</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_9_s0</td>
</tr>
<tr>
<td>41.071</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C30[0][A]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 74.558%; tC2Q: 0.144, 25.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_haltIt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.058</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C60[1][A]</td>
<td>briey_inst/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R13C60[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.654</td>
<td>0.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_core_cpu/DebugPlugin_haltIt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.064</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[2][A]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_haltIt_s0/CLK</td>
</tr>
<tr>
<td>1.011</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C63[2][A]</td>
<td>briey_inst/axi_core_cpu/DebugPlugin_haltIt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.472, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.452, 75.839%; tC2Q: 0.144, 24.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.760</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.093</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[3][A]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_11_s1/CLK</td>
</tr>
<tr>
<td>41.128</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_11_s1</td>
</tr>
<tr>
<td>41.075</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C31[3][A]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 78.443%; tC2Q: 0.144, 21.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.760</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.093</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_10_s0/CLK</td>
</tr>
<tr>
<td>41.128</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_10_s0</td>
</tr>
<tr>
<td>41.075</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 78.443%; tC2Q: 0.144, 21.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.760</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.089</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][B]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_0_s3/CLK</td>
</tr>
<tr>
<td>41.124</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_0_s3</td>
</tr>
<tr>
<td>41.071</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C32[0][B]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 78.443%; tC2Q: 0.144, 21.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.760</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[2][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.089</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[2][A]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_5_s1/CLK</td>
</tr>
<tr>
<td>41.124</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_5_s1</td>
</tr>
<tr>
<td>41.071</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C32[2][A]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 78.443%; tC2Q: 0.144, 21.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.760</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[1][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.089</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[1][A]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_8_s1/CLK</td>
</tr>
<tr>
<td>41.124</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_8_s1</td>
</tr>
<tr>
<td>41.071</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C32[1][A]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 78.443%; tC2Q: 0.144, 21.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.760</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[1][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.089</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[1][B]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_10_s1/CLK</td>
</tr>
<tr>
<td>41.124</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_10_s1</td>
</tr>
<tr>
<td>41.071</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C32[1][B]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 78.443%; tC2Q: 0.144, 21.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.760</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.089</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_1_s0/CLK</td>
</tr>
<tr>
<td>41.124</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_1_s0</td>
</tr>
<tr>
<td>41.071</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/h_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 78.443%; tC2Q: 0.144, 21.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>3512</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.092</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>41.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">briey_inst/resetCtrl_axiReset_buffercc/buffers_1_s0/Q</td>
</tr>
<tr>
<td>41.760</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[1][B]</td>
<td style=" font-weight:bold;">briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>40.586</td>
<td>0.586</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>41.087</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[1][B]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_2_s1/CLK</td>
</tr>
<tr>
<td>41.122</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_2_s1</td>
</tr>
<tr>
<td>41.069</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C30[1][B]</td>
<td>briey_inst/axi_vgaCtrl/vga_ctrl/v_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 78.443%; tC2Q: 0.144, 21.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mcu_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>7.473</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>11.528</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mcu_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>7.473</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>11.528</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mcu_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>7.473</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>11.528</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mcu_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>7.473</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>11.528</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_11_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mcu_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>7.473</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>11.528</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mcu_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>7.473</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>11.528</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mcu_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>7.473</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>11.528</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>briey_inst/jtagBridge_1/jtag_idcodeArea_shifter_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mcu_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>7.473</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>11.528</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mcu_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>7.473</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>11.528</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mcu_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>7.473</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>11.528</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>briey_inst/jtagBridge_1/jtag_readArea_full_shifter_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3512</td>
<td>clk_core</td>
<td>1.957</td>
<td>1.090</td>
</tr>
<tr>
<td>520</td>
<td>pushCC_pushPtr[0]</td>
<td>16.072</td>
<td>2.047</td>
</tr>
<tr>
<td>520</td>
<td>pushCC_pushPtr[1]</td>
<td>15.580</td>
<td>2.360</td>
</tr>
<tr>
<td>517</td>
<td>pushCC_pushPtr[2]</td>
<td>15.519</td>
<td>2.577</td>
</tr>
<tr>
<td>512</td>
<td>memRsp_payload_last</td>
<td>13.548</td>
<td>4.432</td>
</tr>
<tr>
<td>502</td>
<td>resetCtrl_axiReset</td>
<td>17.353</td>
<td>2.331</td>
</tr>
<tr>
<td>293</td>
<td>n16597_6</td>
<td>8.665</td>
<td>3.242</td>
</tr>
<tr>
<td>259</td>
<td>popCC_popPtr[8]</td>
<td>34.408</td>
<td>3.023</td>
</tr>
<tr>
<td>166</td>
<td>decode_to_execute_PC_31_6</td>
<td>3.342</td>
<td>2.051</td>
</tr>
<tr>
<td>161</td>
<td>toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN</td>
<td>3.342</td>
<td>1.994</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R19C69</td>
<td>68.06%</td>
</tr>
<tr>
<td>R10C65</td>
<td>62.50%</td>
</tr>
<tr>
<td>R19C68</td>
<td>62.50%</td>
</tr>
<tr>
<td>R9C65</td>
<td>61.11%</td>
</tr>
<tr>
<td>R19C65</td>
<td>61.11%</td>
</tr>
<tr>
<td>R11C65</td>
<td>61.11%</td>
</tr>
<tr>
<td>R21C68</td>
<td>61.11%</td>
</tr>
<tr>
<td>R14C69</td>
<td>59.72%</td>
</tr>
<tr>
<td>R12C70</td>
<td>59.72%</td>
</tr>
<tr>
<td>R18C70</td>
<td>58.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
