





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.2.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-26807.html">
    <link rel="next" href="x86-28926.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-26807.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-28926.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <ul>
                <li><a href="index.html">Instruction set</a></li>
                <li><a href="x86-175915.html">Registers</a></li>
                <li><a href="x86-190707.html">Protection, privilege</a></li>
                <li><a href="x86-224627.html">Exceptions</a></li>
                <li><a href="x86-225699.html">Addressing modes</a></li>
                <li><a href="x86-229455.html">Opcodes</a></li>
                
              </ul>
              <li>FPU</li>
              <ul>
                <li><a href="x86-245307.html">Instruction set</a></li>
                <li><a href="x86-307843.html">Registers, data types</a></li>
                
              </ul>
              <li>MMX</li>
              <ul>
                <li><a href="x86-318646.html">Instruction set</a></li>
                
              </ul>
          </ul>
        </nav>
      

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">CLTS            Clear Task Switched Flag             Flags: Not altered</span></span><br /><span class="line"></span><br /><span class="line"><span class="ngb">CLTS</span>                                                 CPU: 286+ <span class="ngu">Priv</span></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   Task Switched Flag in CR0 ← 0 (80386+)</span><br /><span class="line">                Task Switched Flag in MSW ← 0 (80286)</span><br /><span class="line"></span><br /><span class="line">    CLTS clears the TS (Task Switched) flag in the CR0 register (the</span><br /><span class="line">    Machine Status Word of the 80286). This flag is set to 1 by the</span><br /><span class="line">    processor every time a task switch occurs. When the TS flag is</span><br /><span class="line">    used to manage processor extensions,</span><br /><span class="line">        - every execution of an ESC instruction is trapped if the TS</span><br /><span class="line">          flag is set</span><br /><span class="line">        - execution of a WAIT instruction is trapped if the MP (Math</span><br /><span class="line">          Present) and TS flags are both set</span><br /><span class="line"></span><br /><span class="line">    Thus, if a task switch was made after an ESC instruction began,</span><br /><span class="line">    the Floating-Point Unit&#39;s context may need to be saved before a</span><br /><span class="line">    new ESC instruction can be issued. The fault handler saves the</span><br /><span class="line">    context and clears the TS flag.</span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Note</span>:       CLTS is used in systems programming and is a</span><br /><span class="line">                <span class="ngu">privileged</span> instruction, running at privilege level</span><br /><span class="line">                zero only.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F 06       CLTS</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">    -            2                       2       5       7      10   NP</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-187047.html">Control registers</a>
            
          </li>
        
      </ul>
    </nav>
  


      </article>

    </section>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-02 09:10:53</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.2.0 (ngdb v1.1.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

