
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023304                       # Number of seconds simulated
sim_ticks                                 23304411500                       # Number of ticks simulated
final_tick                                23304411500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94784                       # Simulator instruction rate (inst/s)
host_op_rate                                   177689                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               22401818                       # Simulator tick rate (ticks/s)
host_mem_usage                                1675596                       # Number of bytes of host memory used
host_seconds                                  1040.29                       # Real time elapsed on the host
sim_insts                                    98603456                       # Number of instructions simulated
sim_ops                                     184848332                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      3496192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3496192                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0        54628                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              54628                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    150022754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            150022754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    150022754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           150022754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                      54628                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    54628                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               3496192                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                3496192                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             3864                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             3567                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             3231                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             3315                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             3237                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             3096                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             3149                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             3007                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             3253                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             3281                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            3515                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            3511                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            3605                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            3414                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3491                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            4092                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  23303363000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                54628                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  38191                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  11193                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   3361                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1211                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    439                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    153                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     49                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        33437                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   104.543350                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    80.187594                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   118.511022                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        28052     83.90%     83.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         2606      7.79%     91.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          365      1.09%     92.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          284      0.85%     93.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         2038      6.10%     99.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           72      0.22%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           10      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            3      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            7      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        33437                       # Bytes accessed per row activation
system.mem_ctrls0.totQLat                  1492086500                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             2516361500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 273140000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    27313.58                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46063.58                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      150.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   150.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.18                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   21188                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                38.79                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                    426582.76                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   38.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                96182940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                51111060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              188967240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1344217680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy           633548730                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            34440480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     6308481270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      476467200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy      1656577155                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy           10790132145                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           463.008117                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         21824142750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     29704000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    569016000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF   6749860750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN   1240797250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT    880622500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  13834411000                       # Time in different power states
system.mem_ctrls0_1.actEnergy               142578660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                75782355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              201076680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1084839600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy           653475360                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            30488160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4782789060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      439044000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy      2484274725                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9894386370                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           424.571371                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         21789033250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     31086750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    459404000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF  10159952750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN   1143339500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   1021669000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  10488959500                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      3474688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           3474688                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1        54292                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              54292                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    149100011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            149100011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    149100011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           149100011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                      54292                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    54292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               3474688                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                3474688                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             3807                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             3576                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             3229                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             3276                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             3229                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             3082                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             3116                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             2992                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             3227                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             3274                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            3478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            3504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            3606                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            3434                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            3430                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            4032                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  23303827500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                54292                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  38001                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  11147                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   3211                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1214                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    425                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    162                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     63                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        33143                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   104.825755                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    80.246173                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   119.092628                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        27825     83.95%     83.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         2539      7.66%     91.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          379      1.14%     92.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          224      0.68%     93.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         2086      6.29%     99.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           69      0.21%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           13      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            6      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        33143                       # Bytes accessed per row activation
system.mem_ctrls1.totQLat                  1597736000                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             2615711000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 271460000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29428.57                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               48178.57                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      149.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   149.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.16                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.18                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   21147                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                38.95                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                    429231.33                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   38.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                95190480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                50591145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              187831980                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1346676240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy           631212300                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            34846080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     6408000990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      406430880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy      1648888845                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy           10809699870                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           463.847774                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         21829023500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     30250250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    570062000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF   6718314500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN   1058354500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT    874683500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  14052746750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               141464820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                75186540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              199812900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1089142080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy           648387540                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            31053600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4828462590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      416676960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy      2478167340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9908354370                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           425.170743                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         21801576500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     32333000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    461236000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF  10127810250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN   1084850750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   1009127500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  10589054000                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      3490816                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           3490816                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2           64                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2        54544                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              54544                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2            1                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    149792068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            149792068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2         2746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total                2746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    149794815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           149794815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                      54544                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    54544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               3490816                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                3490816                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             3798                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             3567                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             3206                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             3275                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             3194                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             3104                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             3166                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             3041                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             3225                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             3306                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            3520                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            3577                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            3672                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            3446                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            3438                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            4009                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  23303413500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                54544                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  37922                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  11280                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   3344                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   1240                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    455                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    166                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     79                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     31                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      8                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        33299                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   104.824770                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    80.305912                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   119.084364                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        27902     83.79%     83.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         2631      7.90%     91.69% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          394      1.18%     92.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          159      0.48%     93.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         2127      6.39%     99.74% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           63      0.19%     99.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            8      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            6      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            9      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        33299                       # Bytes accessed per row activation
system.mem_ctrls2.totQLat                  1453786750                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             2476486750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 272720000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    26653.47                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               45403.47                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      149.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   149.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.18                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.10                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   21241                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                38.94                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                    427232.81                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   38.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy                94883460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy                50431755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              188146140                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1336227360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy           628705440                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            34069920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     6228300510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      530320320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy      1663424520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy           10754509425                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           461.477059                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         21837394750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     28353500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    565449250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF   6797477500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN   1380990750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT    873214000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  13658926500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               142899960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy                75937950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              201298020                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1081766400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy           649867830                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            30481920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4854613050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      376620960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy      2485703700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9899189790                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           424.777488                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         21800225750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     31236750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    458080000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF  10173014000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    980703250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   1014829000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  10646548500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      3491712                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           3491712                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3        54558                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              54558                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    149830516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            149830516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    149830516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           149830516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                      54558                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    54558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               3491712                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                3491712                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             3796                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             3545                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             3223                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             3266                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             3173                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             3074                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             3161                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             3031                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             3270                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             3258                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            3508                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            3540                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            3705                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            3485                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            3512                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            4011                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  23303678500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                54558                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  38306                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  11351                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   3113                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   1125                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    370                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    173                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     68                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     34                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     11                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        33466                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   104.320803                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    79.895233                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   118.908988                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        28267     84.46%     84.46% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         2413      7.21%     91.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          383      1.14%     92.82% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          178      0.53%     93.35% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         2138      6.39%     99.74% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           66      0.20%     99.94% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           13      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            3      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            5      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        33466                       # Bytes accessed per row activation
system.mem_ctrls3.totQLat                  1611244500                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             2634207000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 272790000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29532.69                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               48282.69                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      149.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   149.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.18                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   21087                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                38.65                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                    427135.86                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   38.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy                95247600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy                50613915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              187560660                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1331924880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy           628863330                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            33456000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     6405027870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      368828640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy      1670508540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy           10772031435                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           462.231409                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         21837412750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     26906500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    563756000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF   6831593000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    960465750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT    875639000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  14046051250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               143735340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy                76389555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              201983460                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1076849280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy           653161290                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            29810400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4855136310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      360865440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy      2491752840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9889683915                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           424.369587                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         21791633000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     29336000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    455976000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF  10207427000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    939623500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   1024272750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  10647776250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls             365810                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       41745151                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                  10416166                       # Number of instructions committed
system.cpu00.committedOps                    19818400                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses            19763557                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu00.num_func_calls                    757640                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts      2053538                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                   19763557                       # number of integer instructions
system.cpu00.num_fp_insts                       53770                       # number of float instructions
system.cpu00.num_int_register_reads          35578626                       # number of times the integer registers were read
system.cpu00.num_int_register_writes         15605772                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads           12890042                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           5262721                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     3289530                       # number of memory refs
system.cpu00.num_load_insts                   2620843                       # Number of load instructions
system.cpu00.num_store_insts                   668687                       # Number of store instructions
system.cpu00.num_idle_cycles             4356143.516631                       # Number of idle cycles
system.cpu00.num_busy_cycles             37389007.483369                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.895649                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.104351                       # Percentage of idle cycles
system.cpu00.Branches                         3380341                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               20000      0.10%      0.10% # Class of executed instruction
system.cpu00.op_class::IntAlu                16248740     81.99%     82.09% # Class of executed instruction
system.cpu00.op_class::IntMult                 186035      0.94%     83.03% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36915      0.19%     83.21% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 37180      0.19%     83.40% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     83.40% # Class of executed instruction
system.cpu00.op_class::MemRead                2607442     13.16%     96.56% # Class of executed instruction
system.cpu00.op_class::MemWrite                666858      3.36%     99.92% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             13401      0.07%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                 19818400                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls             233590                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       33112044                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   7833856                       # Number of instructions committed
system.cpu01.committedOps                    14753615                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses            14698772                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu01.num_func_calls                    493200                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts      1490933                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                   14698772                       # number of integer instructions
system.cpu01.num_fp_insts                       53770                       # number of float instructions
system.cpu01.num_int_register_reads          26641716                       # number of times the integer registers were read
system.cpu01.num_int_register_writes         11732307                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            9448302                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           4268391                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     2494870                       # number of memory refs
system.cpu01.num_load_insts                   1991458                       # Number of load instructions
system.cpu01.num_store_insts                   503412                       # Number of store instructions
system.cpu01.num_idle_cycles             9588440.801290                       # Number of idle cycles
system.cpu01.num_busy_cycles             23523603.198710                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.710424                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.289576                       # Percentage of idle cycles
system.cpu01.Branches                         2420406                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               20000      0.14%      0.14% # Class of executed instruction
system.cpu01.op_class::IntAlu                12044725     81.64%     81.77% # Class of executed instruction
system.cpu01.op_class::IntMult                 119925      0.81%     82.59% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36915      0.25%     82.84% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 37180      0.25%     83.09% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     83.09% # Class of executed instruction
system.cpu01.op_class::MemRead                1978057     13.41%     96.50% # Class of executed instruction
system.cpu01.op_class::MemWrite                501583      3.40%     99.90% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             13401      0.09%     99.99% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                 14753615                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls             291926                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       36884858                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   8973982                       # Number of instructions committed
system.cpu02.committedOps                    16989686                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses            16934843                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu02.num_func_calls                    609872                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts      1739290                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                   16934843                       # number of integer instructions
system.cpu02.num_fp_insts                       53770                       # number of float instructions
system.cpu02.num_int_register_reads          30587118                       # number of times the integer registers were read
system.cpu02.num_int_register_writes         13442496                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads           10967612                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           4707627                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     2845744                       # number of memory refs
system.cpu02.num_load_insts                   2269412                       # Number of load instructions
system.cpu02.num_store_insts                   576332                       # Number of store instructions
system.cpu02.num_idle_cycles             7695261.222974                       # Number of idle cycles
system.cpu02.num_busy_cycles             29189596.777026                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.791371                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.208629                       # Percentage of idle cycles
system.cpu02.Branches                         2844200                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               20000      0.12%      0.12% # Class of executed instruction
system.cpu02.op_class::IntAlu                13900754     81.82%     81.94% # Class of executed instruction
system.cpu02.op_class::IntMult                 149093      0.88%     82.81% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36915      0.22%     83.03% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 37180      0.22%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::MemRead                2256011     13.28%     96.53% # Class of executed instruction
system.cpu02.op_class::MemWrite                574503      3.38%     99.91% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             13401      0.08%     99.99% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                 16989686                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls              11754                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       18604439                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3493540                       # Number of instructions committed
system.cpu03.committedOps                     6241779                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             6186936                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu03.num_func_calls                     49528                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       545711                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    6186936                       # number of integer instructions
system.cpu03.num_fp_insts                       53770                       # number of float instructions
system.cpu03.num_int_register_reads          11624244                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5221833                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3666052                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2594945                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1159016                       # number of memory refs
system.cpu03.num_load_insts                    932899                       # Number of load instructions
system.cpu03.num_store_insts                   226117                       # Number of store instructions
system.cpu03.num_idle_cycles             11178266.695888                       # Number of idle cycles
system.cpu03.num_busy_cycles             7426172.304112                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.399161                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.600839                       # Percentage of idle cycles
system.cpu03.Branches                          807257                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               20000      0.32%      0.32% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4979661     79.78%     80.10% # Class of executed instruction
system.cpu03.op_class::IntMult                   9007      0.14%     80.24% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36915      0.59%     80.84% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 37180      0.60%     81.43% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     81.43% # Class of executed instruction
system.cpu03.op_class::MemRead                 919498     14.73%     96.16% # Class of executed instruction
system.cpu03.op_class::MemWrite                224288      3.59%     99.76% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             13401      0.21%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6241779                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls             440322                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       46608823                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                  11873362                       # Number of instructions committed
system.cpu04.committedOps                    22676206                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses            22621363                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu04.num_func_calls                    906664                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts      2370916                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                   22621363                       # number of integer instructions
system.cpu04.num_fp_insts                       53770                       # number of float instructions
system.cpu04.num_int_register_reads          40620822                       # number of times the integer registers were read
system.cpu04.num_int_register_writes         17791566                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads           14831566                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           5824369                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     3738006                       # number of memory refs
system.cpu04.num_load_insts                   2976179                       # Number of load instructions
system.cpu04.num_store_insts                   761827                       # Number of store instructions
system.cpu04.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu04.num_busy_cycles             46608822.998000                       # Number of busy cycles
system.cpu04.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu04.Branches                         3921957                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               20000      0.09%      0.09% # Class of executed instruction
system.cpu04.op_class::IntAlu                18620814     82.12%     82.20% # Class of executed instruction
system.cpu04.op_class::IntMult                 223291      0.98%     83.19% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36915      0.16%     83.35% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 37180      0.16%     83.52% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     83.52% # Class of executed instruction
system.cpu04.op_class::MemRead                2962778     13.07%     96.58% # Class of executed instruction
system.cpu04.op_class::MemWrite                759998      3.35%     99.93% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             13401      0.06%     99.99% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                 22676206                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls             308122                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       37930399                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   9291028                       # Number of instructions committed
system.cpu05.committedOps                    17611427                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses            17556584                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu05.num_func_calls                    642264                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts      1808327                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                   17556584                       # number of integer instructions
system.cpu05.num_fp_insts                       53770                       # number of float instructions
system.cpu05.num_int_register_reads          31684020                       # number of times the integer registers were read
system.cpu05.num_int_register_writes         13918065                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads           11389932                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           4829913                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     2943328                       # number of memory refs
system.cpu05.num_load_insts                   2346751                       # Number of load instructions
system.cpu05.num_store_insts                   596577                       # Number of store instructions
system.cpu05.num_idle_cycles             7062527.304603                       # Number of idle cycles
system.cpu05.num_busy_cycles             30867871.695397                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.813803                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.186197                       # Percentage of idle cycles
system.cpu05.Branches                         2962029                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               20000      0.11%      0.11% # Class of executed instruction
system.cpu05.op_class::IntAlu                14416813     81.86%     81.97% # Class of executed instruction
system.cpu05.op_class::IntMult                 157191      0.89%     82.87% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36915      0.21%     83.08% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 37180      0.21%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::MemRead                2333350     13.25%     96.54% # Class of executed instruction
system.cpu05.op_class::MemWrite                594748      3.38%     99.91% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             13401      0.08%     99.99% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                 17611427                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls              68306                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       22301215                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   4606552                       # Number of instructions committed
system.cpu06.committedOps                     8423681                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             8368838                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu06.num_func_calls                    162632                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       787765                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    8368838                       # number of integer instructions
system.cpu06.num_fp_insts                       53770                       # number of float instructions
system.cpu06.num_int_register_reads          15472248                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          6891351                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            5146652                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           3025917                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1501744                       # number of memory refs
system.cpu06.num_load_insts                   1204937                       # Number of load instructions
system.cpu06.num_store_insts                   296807                       # Number of store instructions
system.cpu06.num_idle_cycles             11630613.203107                       # Number of idle cycles
system.cpu06.num_busy_cycles             10670601.796893                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.478476                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.521524                       # Percentage of idle cycles
system.cpu06.Branches                         1220675                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               20000      0.24%      0.24% # Class of executed instruction
system.cpu06.op_class::IntAlu                 6790559     80.61%     80.85% # Class of executed instruction
system.cpu06.op_class::IntMult                  37283      0.44%     81.29% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36915      0.44%     81.73% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 37180      0.44%     82.17% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     82.17% # Class of executed instruction
system.cpu06.op_class::MemRead                1191536     14.15%     96.32% # Class of executed instruction
system.cpu06.op_class::MemWrite                294978      3.50%     99.82% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             13401      0.16%     99.98% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.02%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  8423681                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 78                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       13753407                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   3285484                       # Number of instructions committed
system.cpu07.committedOps                     5831153                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             5776310                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu07.num_func_calls                     26176                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       499359                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    5776310                       # number of integer instructions
system.cpu07.num_fp_insts                       53770                       # number of float instructions
system.cpu07.num_int_register_reads          10894992                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          4909749                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            3382102                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2520459                       # number of times the CC registers were written
system.cpu07.num_mem_refs                     1095502                       # number of memory refs
system.cpu07.num_load_insts                    883980                       # Number of load instructions
system.cpu07.num_store_insts                   211522                       # Number of store instructions
system.cpu07.num_idle_cycles             9695029.381249                       # Number of idle cycles
system.cpu07.num_busy_cycles             4058377.618751                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.295082                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.704918                       # Percentage of idle cycles
system.cpu07.Branches                          729148                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               20000      0.34%      0.34% # Class of executed instruction
system.cpu07.op_class::IntAlu                 4638387     79.54%     79.89% # Class of executed instruction
system.cpu07.op_class::IntMult                   3169      0.05%     79.94% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36915      0.63%     80.58% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 37180      0.64%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::MemRead                 870579     14.93%     96.14% # Class of executed instruction
system.cpu07.op_class::MemWrite                209693      3.60%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             13401      0.23%     99.97% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  5831153                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                 78                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       17457690                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3195790                       # Number of instructions committed
system.cpu08.committedOps                     5666714                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5611871                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu08.num_func_calls                     26176                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       484410                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5611871                       # number of integer instructions
system.cpu08.num_fp_insts                       53770                       # number of float instructions
system.cpu08.num_int_register_reads          10625910                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4775208                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3292408                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2460663                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1065604                       # number of memory refs
system.cpu08.num_load_insts                    854082                       # Number of load instructions
system.cpu08.num_store_insts                   211522                       # Number of store instructions
system.cpu08.num_idle_cycles             10918779.113471                       # Number of idle cycles
system.cpu08.num_busy_cycles             6538910.886529                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.374558                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.625442                       # Percentage of idle cycles
system.cpu08.Branches                          699250                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               20000      0.35%      0.35% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4503846     79.48%     79.83% # Class of executed instruction
system.cpu08.op_class::IntMult                   3169      0.06%     79.89% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36915      0.65%     80.54% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 37180      0.66%     81.20% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     81.20% # Class of executed instruction
system.cpu08.op_class::MemRead                 840681     14.84%     96.03% # Class of executed instruction
system.cpu08.op_class::MemWrite                209693      3.70%     99.73% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             13401      0.24%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5666714                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls             381826                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       42752408                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                  10731850                       # Number of instructions committed
system.cpu09.committedOps                    20437194                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses            20382351                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu09.num_func_calls                    789672                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts      2122168                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                   20382351                       # number of integer instructions
system.cpu09.num_fp_insts                       53770                       # number of float instructions
system.cpu09.num_int_register_reads          36669822                       # number of times the integer registers were read
system.cpu09.num_int_register_writes         16079298                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads           13309830                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           5385089                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     3386750                       # number of memory refs
system.cpu09.num_load_insts                   2698043                       # Number of load instructions
system.cpu09.num_store_insts                   688707                       # Number of store instructions
system.cpu09.num_idle_cycles             3537335.143085                       # Number of idle cycles
system.cpu09.num_busy_cycles             39215072.856915                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.917260                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.082740                       # Percentage of idle cycles
system.cpu09.Branches                         3497581                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               20000      0.10%      0.10% # Class of executed instruction
system.cpu09.op_class::IntAlu                16762306     82.02%     82.12% # Class of executed instruction
system.cpu09.op_class::IntMult                 194043      0.95%     83.07% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36915      0.18%     83.25% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 37180      0.18%     83.43% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     83.43% # Class of executed instruction
system.cpu09.op_class::MemRead                2684642     13.14%     96.56% # Class of executed instruction
system.cpu09.op_class::MemWrite                686878      3.36%     99.93% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             13401      0.07%     99.99% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                 20437194                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls             142874                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       27160798                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   6058018                       # Number of instructions committed
system.cpu10.committedOps                    11271122                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses            11216279                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu10.num_func_calls                    311768                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts      1104244                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                   11216279                       # number of integer instructions
system.cpu10.num_fp_insts                       53770                       # number of float instructions
system.cpu10.num_int_register_reads          20497758                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          9068550                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            7082810                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           3583437                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1948282                       # number of memory refs
system.cpu10.num_load_insts                   1558265                       # Number of load instructions
system.cpu10.num_store_insts                   390017                       # Number of store instructions
system.cpu10.num_idle_cycles             11333130.608246                       # Number of idle cycles
system.cpu10.num_busy_cycles             15827667.391754                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.582739                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.417261                       # Percentage of idle cycles
system.cpu10.Branches                         1760423                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               20000      0.18%      0.18% # Class of executed instruction
system.cpu10.op_class::IntAlu                 9154178     81.22%     81.40% # Class of executed instruction
system.cpu10.op_class::IntMult                  74567      0.66%     82.06% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36915      0.33%     82.38% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 37180      0.33%     82.71% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     82.71% # Class of executed instruction
system.cpu10.op_class::MemRead                1544864     13.71%     96.42% # Class of executed instruction
system.cpu10.op_class::MemWrite                388188      3.44%     99.86% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             13401      0.12%     99.98% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.02%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                 11271122                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls              86130                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       23391437                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   4936432                       # Number of instructions committed
system.cpu11.committedOps                     9073021                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             9018178                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu11.num_func_calls                    198280                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       860569                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    9018178                       # number of integer instructions
system.cpu11.num_fp_insts                       53770                       # number of float instructions
system.cpu11.num_int_register_reads          16622304                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          7386171                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            5592388                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           3147805                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1602792                       # number of memory refs
system.cpu11.num_load_insts                   1283705                       # Number of load instructions
system.cpu11.num_store_insts                   319087                       # Number of store instructions
system.cpu11.num_idle_cycles             11652043.261147                       # Number of idle cycles
system.cpu11.num_busy_cycles             11739393.738853                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.501867                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.498133                       # Percentage of idle cycles
system.cpu11.Branches                         1344003                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               20000      0.22%      0.22% # Class of executed instruction
system.cpu11.op_class::IntAlu                 7329939     80.79%     81.01% # Class of executed instruction
system.cpu11.op_class::IntMult                  46195      0.51%     81.52% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36915      0.41%     81.92% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 37180      0.41%     82.33% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     82.33% # Class of executed instruction
system.cpu11.op_class::MemRead                1270304     14.00%     96.34% # Class of executed instruction
system.cpu11.op_class::MemWrite                317258      3.50%     99.83% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             13401      0.15%     99.98% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.02%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  9073021                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls             216786                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       32022103                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   7504126                       # Number of instructions committed
system.cpu12.committedOps                    14107100                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses            14052257                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu12.num_func_calls                    459592                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts      1419174                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                   14052257                       # number of integer instructions
system.cpu12.num_fp_insts                       53770                       # number of float instructions
system.cpu12.num_int_register_reads          25501290                       # number of times the integer registers were read
system.cpu12.num_int_register_writes         11237712                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            9009346                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           4140993                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     2393362                       # number of memory refs
system.cpu12.num_load_insts                   1910955                       # Number of load instructions
system.cpu12.num_store_insts                   482407                       # Number of store instructions
system.cpu12.num_idle_cycles             10021652.988666                       # Number of idle cycles
system.cpu12.num_busy_cycles             22000450.011334                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.687040                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.312960                       # Percentage of idle cycles
system.cpu12.Branches                         2297893                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               20000      0.14%      0.14% # Class of executed instruction
system.cpu12.op_class::IntAlu                11508120     81.58%     81.72% # Class of executed instruction
system.cpu12.op_class::IntMult                 111523      0.79%     82.51% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36915      0.26%     82.77% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 37180      0.26%     83.03% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     83.03% # Class of executed instruction
system.cpu12.op_class::MemRead                1897554     13.45%     96.49% # Class of executed instruction
system.cpu12.op_class::MemWrite                480578      3.41%     99.89% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             13401      0.09%     99.99% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                 14107100                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls             160134                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       28251842                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   6403270                       # Number of instructions committed
system.cpu13.committedOps                    11947234                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses            11892391                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu13.num_func_calls                    346288                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts      1179046                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                   11892391                       # number of integer instructions
system.cpu13.num_fp_insts                       53770                       # number of float instructions
system.cpu13.num_int_register_reads          21688854                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          9586428                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            7540252                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           3718675                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     2054736                       # number of memory refs
system.cpu13.num_load_insts                   1643144                       # Number of load instructions
system.cpu13.num_store_insts                   411592                       # Number of store instructions
system.cpu13.num_idle_cycles             11127046.199885                       # Number of idle cycles
system.cpu13.num_busy_cycles             17124795.800115                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.606148                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.393852                       # Percentage of idle cycles
system.cpu13.Branches                         1888452                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               20000      0.17%      0.17% # Class of executed instruction
system.cpu13.op_class::IntAlu                 9715206     81.32%     81.49% # Class of executed instruction
system.cpu13.op_class::IntMult                  83197      0.70%     82.18% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36915      0.31%     82.49% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 37180      0.31%     82.80% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     82.80% # Class of executed instruction
system.cpu13.op_class::MemRead                1629743     13.64%     96.44% # Class of executed instruction
system.cpu13.op_class::MemWrite                409763      3.43%     99.87% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             13401      0.11%     99.98% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.02%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                 11947234                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        6890370                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   23304411500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        6318148                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq             3176164                       # Transaction distribution
system.piobus.trans_dist::ReadResp            3176164                       # Transaction distribution
system.piobus.trans_dist::WriteReq             676955                       # Transaction distribution
system.piobus.trans_dist::WriteResp            676955                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       726598                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       726598                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       593038                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       593038                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       652232                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       652232                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       366364                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       366364                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       802514                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       802514                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       668836                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       668836                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       426332                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       426332                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port       361230                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total       361230                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       331332                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       331332                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       743738                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       743738                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       500030                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       500030                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       438260                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       438260                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       575550                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       575550                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       520184                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       520184                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                7706238                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port      2906392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total      2906392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port      2372152                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total      2372152                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port      2608928                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total      2608928                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port      1465456                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total      1465456                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port      3210056                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total      3210056                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port      2675344                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total      2675344                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port      1705328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total      1705328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port      1444920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total      1444920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port      1325328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total      1325328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port      2974952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total      2974952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port      2000120                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total      2000120                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port      1753040                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total      1753040                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port      2302200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total      2302200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port      2080736                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total      2080736                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                30824952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy          2566746500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization              11.0                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy          2289611000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          635191500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              2.7                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          534688500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              2.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          579306500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              2.5                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          363471000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              1.6                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         692498000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             3.0                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         591865500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             2.5                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         409318000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             1.8                       # Layer utilization (%)
system.piobus.respLayer16.occupancy         361212000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             1.5                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         331395500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             1.4                       # Layer utilization (%)
system.piobus.respLayer20.occupancy         648338500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             2.8                       # Layer utilization (%)
system.piobus.respLayer22.occupancy         464371000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             2.0                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         416795000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             1.8                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         521404000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             2.2                       # Layer utilization (%)
system.piobus.respLayer28.occupancy         480214500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             2.1                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                1920777                       # delay histogram for all message
system.ruby.delayHist::mean                 12.184803                       # delay histogram for all message
system.ruby.delayHist::gmean                10.979885                       # delay histogram for all message
system.ruby.delayHist::stdev                 6.065250                       # delay histogram for all message
system.ruby.delayHist                    |      311579     16.22%     16.22% |     1299023     67.63%     83.85% |      140486      7.31%     91.17% |      152393      7.93%     99.10% |       17294      0.90%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  1920777                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    154083611                      
system.ruby.outstanding_req_hist_seqr::mean     1.000005                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000004                      
system.ruby.outstanding_req_hist_seqr::stdev     0.002296                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   154082799    100.00%    100.00% |         812      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    154083611                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples      154083611                      
system.ruby.latency_hist_seqr::mean          1.633848                      
system.ruby.latency_hist_seqr::gmean         1.178511                      
system.ruby.latency_hist_seqr::stdev         8.105846                      
system.ruby.latency_hist_seqr            |   153865697     99.86%     99.86% |      206869      0.13%     99.99% |        3837      0.00%    100.00% |        2546      0.00%    100.00% |        2592      0.00%    100.00% |        1398      0.00%    100.00% |          99      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |         571      0.00%    100.00%
system.ruby.latency_hist_seqr::total        154083611                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    153722613                      
system.ruby.hit_latency_hist_seqr::mean      1.333407                      
system.ruby.hit_latency_hist_seqr::gmean     1.166568                      
system.ruby.hit_latency_hist_seqr::stdev     0.942900                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |   136638573     88.89%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |    17084040     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    153722613                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples       360998                      
system.ruby.miss_latency_hist_seqr::mean   129.569679                      
system.ruby.miss_latency_hist_seqr::gmean    90.156678                      
system.ruby.miss_latency_hist_seqr::stdev   106.113013                      
system.ruby.miss_latency_hist_seqr       |      143084     39.64%     39.64% |      206869     57.30%     96.94% |        3837      1.06%     98.00% |        2546      0.71%     98.71% |        2592      0.72%     99.43% |        1398      0.39%     99.81% |          99      0.03%     99.84% |           1      0.00%     99.84% |           1      0.00%     99.84% |         571      0.16%    100.00%
system.ruby.miss_latency_hist_seqr::total       360998                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      2912185                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        14104                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      2926289                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits     13270411                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1628                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses     13272039                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      2184205                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        14204                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      2198409                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      9960767                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1638                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      9962405                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1684163                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        14162                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1698325                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      7685068                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1616                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      7686684                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1369710                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        14010                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1383720                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      6249063                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1629                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      6250692                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      2091642                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        14003                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      2105645                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      9538285                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1627                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      9539912                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1780500                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        14202                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1794702                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      8126488                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1625                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      8128113                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits       492436                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses        70364                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses       562800                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits       492436                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses        70364                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses       562800                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      2505587                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        14099                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      2519686                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits     11421783                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1620                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses     11423403                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits       961799                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        14093                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses       975892                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4398552                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1618                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4400170                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      3322722                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        14085                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      3336807                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits     15137660                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1635                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses     15139295                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      2594950                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        14018                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      2608968                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits     11827965                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1614                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses     11829579                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1274416                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        14220                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1288636                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      5823902                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1626                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      5825528                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       900866                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        14079                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       914945                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      4128653                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1621                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      4130274                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits       885884                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        14112                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses       899996                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4025427                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1616                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4027043                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits      3000790                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        14149                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      3014939                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits     13674298                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1617                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses     13675915                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits         8683                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        13748                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        22431                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits         8716                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        13594                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        22310                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits         8784                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        13618                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        22402                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits         9230                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        13646                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        22876                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits         9011                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        13790                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        22801                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits         9040                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        13846                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        22886                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits         9106                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        13916                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        23022                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits         8452                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        13748                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        22200                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits         8882                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        13552                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        22434                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits         9078                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        13664                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        22742                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits         9121                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        13482                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        22603                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits         8519                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        13650                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        22169                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits         8785                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        13692                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        22477                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits         9084                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        13720                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        22804                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits         8899                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        13815                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        22714                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits         8702                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        13425                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        22127                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       794301                      
system.ruby.network.routers00.buffer_writes       794301                      
system.ruby.network.routers00.sw_input_arbiter_activity       799164                      
system.ruby.network.routers00.sw_output_arbiter_activity       794301                      
system.ruby.network.routers00.crossbar_activity       794301                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads       978045                      
system.ruby.network.routers01.buffer_writes       978045                      
system.ruby.network.routers01.sw_input_arbiter_activity       982472                      
system.ruby.network.routers01.sw_output_arbiter_activity       978045                      
system.ruby.network.routers01.crossbar_activity       978045                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      1045334                      
system.ruby.network.routers02.buffer_writes      1045334                      
system.ruby.network.routers02.sw_input_arbiter_activity      1050455                      
system.ruby.network.routers02.sw_output_arbiter_activity      1045334                      
system.ruby.network.routers02.crossbar_activity      1045334                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads       863599                      
system.ruby.network.routers03.buffer_writes       863599                      
system.ruby.network.routers03.sw_input_arbiter_activity       867859                      
system.ruby.network.routers03.sw_output_arbiter_activity       863599                      
system.ruby.network.routers03.crossbar_activity       863599                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      1032659                      
system.ruby.network.routers04.buffer_writes      1032659                      
system.ruby.network.routers04.sw_input_arbiter_activity      1036858                      
system.ruby.network.routers04.sw_output_arbiter_activity      1032659                      
system.ruby.network.routers04.crossbar_activity      1032659                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      1897215                      
system.ruby.network.routers05.buffer_writes      1897215                      
system.ruby.network.routers05.sw_input_arbiter_activity      1903135                      
system.ruby.network.routers05.sw_output_arbiter_activity      1897215                      
system.ruby.network.routers05.crossbar_activity      1897215                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      1830373                      
system.ruby.network.routers06.buffer_writes      1830373                      
system.ruby.network.routers06.sw_input_arbiter_activity      1835532                      
system.ruby.network.routers06.sw_output_arbiter_activity      1830373                      
system.ruby.network.routers06.crossbar_activity      1830373                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads       967090                      
system.ruby.network.routers07.buffer_writes       967090                      
system.ruby.network.routers07.sw_input_arbiter_activity       969640                      
system.ruby.network.routers07.sw_output_arbiter_activity       967090                      
system.ruby.network.routers07.crossbar_activity       967090                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads       859228                      
system.ruby.network.routers08.buffer_writes       859228                      
system.ruby.network.routers08.sw_input_arbiter_activity       862302                      
system.ruby.network.routers08.sw_output_arbiter_activity       859228                      
system.ruby.network.routers08.crossbar_activity       859228                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      1122628                      
system.ruby.network.routers09.buffer_writes      1122628                      
system.ruby.network.routers09.sw_input_arbiter_activity      1125836                      
system.ruby.network.routers09.sw_output_arbiter_activity      1122628                      
system.ruby.network.routers09.crossbar_activity      1122628                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      1191263                      
system.ruby.network.routers10.buffer_writes      1191263                      
system.ruby.network.routers10.sw_input_arbiter_activity      1196278                      
system.ruby.network.routers10.sw_output_arbiter_activity      1191263                      
system.ruby.network.routers10.crossbar_activity      1191263                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads       926773                      
system.ruby.network.routers11.buffer_writes       926773                      
system.ruby.network.routers11.sw_input_arbiter_activity       930466                      
system.ruby.network.routers11.sw_output_arbiter_activity       926773                      
system.ruby.network.routers11.crossbar_activity       926773                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads       866544                      
system.ruby.network.routers12.buffer_writes       866544                      
system.ruby.network.routers12.sw_input_arbiter_activity       870976                      
system.ruby.network.routers12.sw_output_arbiter_activity       866544                      
system.ruby.network.routers12.crossbar_activity       866544                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      1054022                      
system.ruby.network.routers13.buffer_writes      1054022                      
system.ruby.network.routers13.sw_input_arbiter_activity      1059235                      
system.ruby.network.routers13.sw_output_arbiter_activity      1054022                      
system.ruby.network.routers13.crossbar_activity      1054022                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads       983527                      
system.ruby.network.routers14.buffer_writes       983527                      
system.ruby.network.routers14.sw_input_arbiter_activity       988633                      
system.ruby.network.routers14.sw_output_arbiter_activity       983527                      
system.ruby.network.routers14.crossbar_activity       983527                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads       795863                      
system.ruby.network.routers15.buffer_writes       795863                      
system.ruby.network.routers15.sw_input_arbiter_activity       800667                      
system.ruby.network.routers15.sw_output_arbiter_activity       795863                      
system.ruby.network.routers15.crossbar_activity       795863                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |      899556     42.06%     42.06% |      900462     42.10%     84.16% |      338785     15.84%    100.00%
system.ruby.network.packets_received::total      2138803                      
system.ruby.network.packets_injected     |      899556     42.06%     42.06% |      900462     42.10%     84.16% |      338785     15.84%    100.00%
system.ruby.network.packets_injected::total      2138803                      
system.ruby.network.packet_network_latency |    11288508                       |    10818560                       |     2941546                      
system.ruby.network.packet_queueing_latency |     2119671                       |     1045710                       |      338785                      
system.ruby.network.memory_received      |      218022    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       218026                      
system.ruby.network.memory_network_latency |     1966208                       |          45                       |           0                      
system.ruby.network.memory_queueing_latency |      436059                       |           8                       |           0                      
system.ruby.network.average_packet_vnet_latency |   12.548977                       |   12.014455                       |    8.682634                      
system.ruby.network.average_packet_vqueue_latency |    2.356352                       |    1.161304                       |           1                      
system.ruby.network.average_packet_network_latency    11.711511                      
system.ruby.network.average_packet_queueing_latency     1.638377                      
system.ruby.network.average_packet_latency    13.349888                      
system.ruby.network.average_memory_network_latency     9.018434                      
system.ruby.network.average_memory_queueing_latency     2.000069                      
system.ruby.network.average_memory_latency    11.018502                      
system.ruby.network.flits_received       |     1577476     30.71%     30.71% |     3220026     62.69%     93.40% |      338785      6.60%    100.00%
system.ruby.network.flits_received::total      5136287                      
system.ruby.network.flits_injected       |     1577476     30.71%     30.71% |     3220026     62.69%     93.40% |      338785      6.60%    100.00%
system.ruby.network.flits_injected::total      5136287                      
system.ruby.network.flit_network_latency |    21956459                       |    34837719                       |     2941546                      
system.ruby.network.flit_queueing_latency |     3475519                       |     3944626                       |      338785                      
system.ruby.network.average_flit_vnet_latency |   13.918728                       |   10.819080                       |    8.682634                      
system.ruby.network.average_flit_vqueue_latency |    2.203215                       |    1.225029                       |           1                      
system.ruby.network.average_flit_network_latency    11.630137                      
system.ruby.network.average_flit_queueing_latency     1.510611                      
system.ruby.network.average_flit_latency    13.140748                      
system.ruby.network.ext_in_link_utilization      5136287                      
system.ruby.network.ext_out_link_utilization      5136287                      
system.ruby.network.int_link_utilization     12072177                      
system.ruby.network.avg_link_utilization     0.479410                      
system.ruby.network.avg_vc_load          |    0.096971     20.23%     20.23% |    0.029800      6.22%     26.44% |    0.011238      2.34%     28.79% |    0.006215      1.30%     30.08% |    0.227157     47.38%     77.47% |    0.041799      8.72%     86.18% |    0.016797      3.50%     89.69% |    0.017942      3.74%     93.43% |    0.025962      5.42%     98.85% |    0.001896      0.40%     99.24% |    0.001817      0.38%     99.62% |    0.001817      0.38%    100.00%
system.ruby.network.avg_vc_load::total       0.479410                      
system.ruby.network.average_hops             2.350370                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  23304411500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       1019421                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        12.337273                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       10.636748                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        7.566420                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      224243     22.00%     22.00% |      614468     60.28%     82.27% |       11229      1.10%     83.37% |      152185     14.93%     98.30% |       17294      1.70%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         1019421                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples        900458                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        12.015995                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.385289                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.685398                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |       87073      9.67%      9.67% |      326682     36.28%     45.95% |      357243     39.67%     85.62% |      122450     13.60%     99.22% |        6802      0.76%     99.98% |         199      0.02%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total          900458                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           898                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         8.368597                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.028496                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.354103                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |           0      0.00%      0.00% |          55      6.12%      6.12% |         208     23.16%     29.29% |         305     33.96%     63.25% |         216     24.05%     87.31% |          86      9.58%     96.88% |          23      2.56%     99.44% |           5      0.56%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             898                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     21915175                      
system.ruby.LD.latency_hist_seqr::mean       2.393901                      
system.ruby.LD.latency_hist_seqr::gmean      1.204467                      
system.ruby.LD.latency_hist_seqr::stdev     14.915203                      
system.ruby.LD.latency_hist_seqr         |    21809200     99.52%     99.52% |      101420      0.46%     99.98% |        2129      0.01%     99.99% |         730      0.00%     99.99% |         875      0.00%    100.00% |         731      0.00%    100.00% |          53      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |          36      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      21915175                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     21747953                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.328894                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.164138                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.937289                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |    19363696     89.04%     89.04% |           0      0.00%     89.04% |           0      0.00%     89.04% |     2384257     10.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     21747953                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       167222                      
system.ruby.LD.miss_latency_hist_seqr::mean   140.902686                      
system.ruby.LD.miss_latency_hist_seqr::gmean   101.003860                      
system.ruby.LD.miss_latency_hist_seqr::stdev    98.531171                      
system.ruby.LD.miss_latency_hist_seqr    |       61247     36.63%     36.63% |      101420     60.65%     97.28% |        2129      1.27%     98.55% |         730      0.44%     98.99% |         875      0.52%     99.51% |         731      0.44%     99.95% |          53      0.03%     99.98% |           0      0.00%     99.98% |           1      0.00%     99.98% |          36      0.02%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       167222                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      6788106                      
system.ruby.ST.latency_hist_seqr::mean       4.119742                      
system.ruby.ST.latency_hist_seqr::gmean      1.344378                      
system.ruby.ST.latency_hist_seqr::stdev     24.073527                      
system.ruby.ST.latency_hist_seqr         |     6698172     98.68%     98.68% |       84754      1.25%     99.92% |         955      0.01%     99.94% |        1718      0.03%     99.96% |        1550      0.02%     99.99% |         501      0.01%     99.99% |          23      0.00%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |         432      0.01%    100.00%
system.ruby.ST.latency_hist_seqr::total       6788106                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      6618934                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.418732                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.213484                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.039644                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     5695081     86.04%     86.04% |           0      0.00%     86.04% |           0      0.00%     86.04% |      923853     13.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      6618934                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples       169172                      
system.ruby.ST.miss_latency_hist_seqr::mean   109.798028                      
system.ruby.ST.miss_latency_hist_seqr::gmean    73.979401                      
system.ruby.ST.miss_latency_hist_seqr::stdev   108.436807                      
system.ruby.ST.miss_latency_hist_seqr    |       79238     46.84%     46.84% |       84754     50.10%     96.94% |         955      0.56%     97.50% |        1718      1.02%     98.52% |        1550      0.92%     99.43% |         501      0.30%     99.73% |          23      0.01%     99.74% |           1      0.00%     99.74% |           0      0.00%     99.74% |         432      0.26%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       169172                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples    125291052                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.363534                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.165442                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.067309                      
system.ruby.IFETCH.latency_hist_seqr     |   125270626     99.98%     99.98% |       19194      0.02%    100.00% |         711      0.00%    100.00% |          90      0.00%    100.00% |         156      0.00%    100.00% |         154      0.00%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |         102      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    125291052                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    125268322                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.329374                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.164397                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.937888                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   111514951     89.02%     89.02% |           0      0.00%     89.02% |           0      0.00%     89.02% |    13753371     10.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    125268322                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        22730                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   189.625429                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   163.666499                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   107.536600                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2304     10.14%     10.14% |       19194     84.44%     94.58% |         711      3.13%     97.71% |          90      0.40%     98.10% |         156      0.69%     98.79% |         154      0.68%     99.47% |          19      0.08%     99.55% |           0      0.00%     99.55% |           0      0.00%     99.55% |         102      0.45%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        22730                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples        89278                      
system.ruby.RMW_Read.latency_hist_seqr::mean     5.404568                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.576035                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    28.188776                      
system.ruby.RMW_Read.latency_hist_seqr   |       87699     98.23%     98.23% |        1501      1.68%     99.91% |          42      0.05%     99.96% |           8      0.01%     99.97% |          11      0.01%     99.98% |          12      0.01%     99.99% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        89278                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        87404                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.774301                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.430184                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     1.312776                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       64845     74.19%     74.19% |           0      0.00%     74.19% |           0      0.00%     74.19% |       22559     25.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        87404                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1874                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   174.721451                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   146.073836                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    92.174903                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         295     15.74%     15.74% |        1501     80.10%     95.84% |          42      2.24%     98.08% |           8      0.43%     98.51% |          11      0.59%     99.09% |          12      0.64%     99.73% |           4      0.21%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           1      0.05%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1874                      
system.ruby.Directory_Controller.Fetch   |       54628     25.06%     25.06% |       54292     24.90%     49.96% |       54544     25.02%     74.98% |       54558     25.02%    100.00%
system.ruby.Directory_Controller.Fetch::total       218022                      
system.ruby.Directory_Controller.Data    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Data::total            1                      
system.ruby.Directory_Controller.Memory_Data |       54628     25.06%     25.06% |       54292     24.90%     49.96% |       54544     25.02%     74.98% |       54558     25.02%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       218022                      
system.ruby.Directory_Controller.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            1                      
system.ruby.Directory_Controller.CleanReplacement |           2     66.67%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total            3                      
system.ruby.Directory_Controller.I.Fetch |       54628     25.06%     25.06% |       54292     24.90%     49.96% |       54544     25.02%     74.98% |       54558     25.02%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       218022                      
system.ruby.Directory_Controller.M.Data  |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M.Data::total            1                      
system.ruby.Directory_Controller.M.CleanReplacement |           2     66.67%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total            3                      
system.ruby.Directory_Controller.IM.Memory_Data |       54628     25.06%     25.06% |       54292     24.90%     49.96% |       54544     25.02%     74.98% |       54558     25.02%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       218022                      
system.ruby.Directory_Controller.MI.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            1                      
system.ruby.L1Cache_Controller.Load      |     2342647     10.69%     10.69% |     1746987      7.97%     18.66% |     2009928      9.17%     27.83% |      746306      3.41%     31.24% |     2678653     12.22%     43.46% |        2800      0.01%     43.47% |        2800      0.01%     43.49% |     2083014      9.50%     52.99% |     1002498      4.57%     57.57% |      697035      3.18%     60.75% |      682086      3.11%     63.86% |     2415281     11.02%     74.88% |     1337619      6.10%     80.98% |     1079758      4.93%     85.91% |     1671027      7.62%     93.54% |     1416736      6.46%    100.00%
system.ruby.L1Cache_Controller.Load::total     21915175                      
system.ruby.L1Cache_Controller.Ifetch    |    13272040     10.59%     10.59% |     9962406      7.95%     18.54% |    11423404      9.12%     27.66% |     4400171      3.51%     31.17% |    15139296     12.08%     43.26% |           0      0.00%     43.26% |           0      0.00%     43.26% |    11829580      9.44%     52.70% |     5825529      4.65%     57.35% |     4130275      3.30%     60.64% |     4027044      3.21%     63.86% |    13675916     10.92%     74.77% |     7686685      6.14%     80.91% |     6250693      4.99%     85.90% |     9539913      7.61%     93.51% |     8128114      6.49%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total    125291066                      
system.ruby.L1Cache_Controller.Store     |      583642      8.49%      8.49% |      451422      6.56%     15.05% |      509758      7.41%     22.46% |      229586      3.34%     25.80% |      658154      9.57%     35.37% |      560000      8.14%     43.51% |      560000      8.14%     51.66% |      525954      7.65%     59.30% |      286138      4.16%     63.46% |      217910      3.17%     66.63% |      217910      3.17%     69.80% |      599658      8.72%     78.52% |      360706      5.24%     83.76% |      303962      4.42%     88.18% |      434618      6.32%     94.50% |      377966      5.50%    100.00%
system.ruby.L1Cache_Controller.Store::total      6877384                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           14                      
system.ruby.L1Cache_Controller.L1_Replacement |       14197      4.21%      4.21% |       14305      4.24%      8.45% |       14185      4.20%     12.65% |       14178      4.20%     16.85% |       14183      4.20%     21.05% |       69340     20.55%     41.60% |       69340     20.55%     62.15% |       14095      4.18%     66.33% |       14311      4.24%     70.57% |       14164      4.20%     74.77% |       14192      4.21%     78.97% |       14229      4.22%     83.19% |       14242      4.22%     87.41% |       14103      4.18%     91.59% |       14093      4.18%     95.77% |       14290      4.23%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       337447                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          26      2.94%      2.94% |          26      2.94%      5.88% |          26      2.94%      8.82% |          26      2.94%     11.76% |          23      2.60%     14.37% |         266     30.09%     44.46% |         266     30.09%     74.55% |          26      2.94%     77.49% |          22      2.49%     79.98% |          26      2.94%     82.92% |          26      2.94%     85.86% |          26      2.94%     88.80% |          24      2.71%     91.52% |          23      2.60%     94.12% |          26      2.94%     97.06% |          26      2.94%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total          884                      
system.ruby.L1Cache_Controller.Data_Exclusive |       11842      7.14%      7.14% |       11912      7.18%     14.31% |       11850      7.14%     21.45% |       11830      7.13%     28.58% |       11839      7.13%     35.72% |          18      0.01%     35.73% |           6      0.00%     35.73% |       11793      7.11%     42.84% |       11924      7.18%     50.02% |       11831      7.13%     57.15% |       11854      7.14%     64.29% |       11898      7.17%     71.46% |       11924      7.18%     78.65% |       11753      7.08%     85.73% |       11743      7.08%     92.81% |       11940      7.19%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       165957                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          38      4.30%      4.30% |          38      4.30%      8.60% |          38      4.30%     12.90% |          38      4.30%     17.19% |          38      4.30%     21.49% |         173     19.57%     41.06% |         179     20.25%     61.31% |          38      4.30%     65.61% |          38      4.30%     69.91% |          38      4.30%     74.21% |          38      4.30%     78.51% |          38      4.30%     82.81% |          38      4.30%     87.10% |          38      4.30%     91.40% |          38      4.30%     95.70% |          38      4.30%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total          884                      
system.ruby.L1Cache_Controller.Data_all_Acks |        3851      1.98%      1.98% |        3891      2.00%      3.99% |        3830      1.97%      5.96% |        3842      1.98%      7.94% |        3842      1.98%      9.92% |       70173     36.15%     46.06% |       70179     36.15%     82.21% |        3800      1.96%     84.17% |        3883      2.00%     86.17% |        3830      1.97%     88.14% |        3835      1.98%     90.12% |        3829      1.97%     92.09% |        3815      1.97%     94.05% |        3847      1.98%     96.04% |        3848      1.98%     98.02% |        3848      1.98%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       194143                      
system.ruby.L1Cache_Controller.Ack       |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total           14                      
system.ruby.L1Cache_Controller.Ack_all   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           14                      
system.ruby.L1Cache_Controller.WB_Ack    |       13072      4.08%      4.08% |       13170      4.11%      8.19% |       13062      4.08%     12.26% |       13049      4.07%     16.33% |       13051      4.07%     20.40% |       68766     21.45%     41.86% |       68754     21.45%     63.31% |       12978      4.05%     67.36% |       13182      4.11%     71.47% |       13041      4.07%     75.54% |       13080      4.08%     79.62% |       13117      4.09%     83.71% |       13118      4.09%     87.80% |       12976      4.05%     91.85% |       12957      4.04%     95.89% |       13163      4.11%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       320536                      
system.ruby.L1Cache_Controller.NP.Load   |       11882      7.11%      7.11% |       11952      7.15%     14.25% |       11890      7.11%     21.36% |       11870      7.10%     28.46% |       11879      7.10%     35.57% |         364      0.22%     35.78% |         364      0.22%     36.00% |       11833      7.08%     43.08% |       11964      7.15%     50.23% |       11871      7.10%     57.33% |       11894      7.11%     64.44% |       11938      7.14%     71.58% |       11964      7.15%     78.74% |       11793      7.05%     85.79% |       11784      7.05%     92.84% |       11980      7.16%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       167222                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1628      7.16%      7.16% |        1638      7.21%     14.37% |        1620      7.13%     21.50% |        1618      7.12%     28.61% |        1635      7.19%     35.81% |           0      0.00%     35.81% |           0      0.00%     35.81% |        1614      7.10%     42.91% |        1626      7.15%     50.06% |        1621      7.13%     57.19% |        1616      7.11%     64.30% |        1617      7.11%     71.42% |        1616      7.11%     78.53% |        1629      7.17%     85.69% |        1627      7.16%     92.85% |        1625      7.15%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        22730                      
system.ruby.L1Cache_Controller.NP.Store  |        2221      1.30%      1.30% |        2251      1.32%      2.61% |        2208      1.29%      3.91% |        2222      1.30%      5.20% |        2205      1.29%      6.49% |       70000     40.93%     47.42% |       70000     40.93%     88.35% |        2184      1.28%     89.63% |        2255      1.32%     90.95% |        2207      1.29%     92.24% |        2217      1.30%     93.53% |        2210      1.29%     94.82% |        2197      1.28%     96.11% |        2216      1.30%     97.40% |        2218      1.30%     98.70% |        2221      1.30%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       171032                      
system.ruby.L1Cache_Controller.NP.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total           14                      
system.ruby.L1Cache_Controller.S.Load    |           4      0.08%      0.08% |           4      0.08%      0.17% |           4      0.08%      0.25% |           4      0.08%      0.33% |           4      0.08%      0.42% |        2334     48.72%     49.13% |        2402     50.14%     99.27% |           4      0.08%     99.35% |           4      0.08%     99.44% |           4      0.08%     99.52% |           4      0.08%     99.60% |           4      0.08%     99.69% |           4      0.08%     99.77% |           4      0.08%     99.85% |           3      0.06%     99.92% |           4      0.08%    100.00%
system.ruby.L1Cache_Controller.S.Load::total         4791                      
system.ruby.L1Cache_Controller.S.Ifetch  |    13270411     10.59%     10.59% |     9960767      7.95%     18.55% |    11421783      9.12%     27.66% |     4398552      3.51%     31.17% |    15137660     12.08%     43.26% |           0      0.00%     43.26% |           0      0.00%     43.26% |    11827965      9.44%     52.70% |     5823902      4.65%     57.35% |     4128653      3.30%     60.65% |     4025427      3.21%     63.86% |    13674298     10.92%     74.78% |     7685068      6.13%     80.91% |     6249063      4.99%     85.90% |     9538285      7.61%     93.51% |     8126488      6.49%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total    125268322                      
system.ruby.L1Cache_Controller.S.Store   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1125      6.65%      6.65% |        1135      6.71%     13.36% |        1123      6.64%     20.00% |        1129      6.68%     26.68% |        1132      6.69%     33.37% |         574      3.39%     36.77% |         586      3.47%     40.23% |        1117      6.61%     46.84% |        1129      6.68%     53.52% |        1123      6.64%     60.16% |        1112      6.58%     66.73% |        1112      6.58%     73.31% |        1124      6.65%     79.95% |        1127      6.66%     86.62% |        1136      6.72%     93.34% |        1127      6.66%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        16911                      
system.ruby.L1Cache_Controller.E.Load    |      993880     11.05%     11.05% |      734634      8.17%     19.21% |      832493      9.25%     28.47% |      274169      3.05%     31.52% |     1136554     12.63%     44.15% |         102      0.00%     44.15% |          34      0.00%     44.15% |      859731      9.56%     53.71% |      400807      4.46%     58.16% |      258708      2.88%     61.04% |      255019      2.83%     63.87% |     1021948     11.36%     75.24% |      551003      6.13%     81.36% |      416758      4.63%     85.99% |      691757      7.69%     93.68% |      568316      6.32%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      8995913                      
system.ruby.L1Cache_Controller.E.Store   |         313      7.14%      7.14% |         300      6.84%     13.98% |         309      7.05%     21.03% |         308      7.02%     28.05% |         315      7.18%     35.23% |           0      0.00%     35.23% |           0      0.00%     35.23% |         307      7.00%     42.23% |         342      7.80%     50.03% |         312      7.12%     57.15% |         313      7.14%     64.29% |         317      7.23%     71.52% |         311      7.09%     78.61% |         309      7.05%     85.66% |         312      7.12%     92.77% |         317      7.23%    100.00%
system.ruby.L1Cache_Controller.E.Store::total         4385                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       10794      7.15%      7.15% |       10895      7.21%     14.36% |       10804      7.15%     21.51% |       10764      7.13%     28.64% |       10779      7.14%     35.77% |          18      0.01%     35.78% |           6      0.00%     35.79% |       10771      7.13%     42.92% |       10806      7.15%     50.07% |       10758      7.12%     57.19% |       10784      7.14%     64.33% |       10834      7.17%     71.51% |       10847      7.18%     78.69% |       10673      7.07%     85.75% |       10663      7.06%     92.81% |       10860      7.19%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       151056                      
system.ruby.L1Cache_Controller.M.Load    |     1336881     10.49%     10.49% |     1000397      7.85%     18.34% |     1165541      9.14%     27.48% |      460263      3.61%     31.09% |     1530216     12.00%     43.09% |           0      0.00%     43.09% |           0      0.00%     43.09% |     1211446      9.50%     52.60% |      589723      4.63%     57.22% |      426452      3.35%     60.57% |      415169      3.26%     63.83% |     1381391     10.84%     74.66% |      774648      6.08%     80.74% |      651203      5.11%     85.85% |      967483      7.59%     93.44% |      836436      6.56%    100.00%
system.ruby.L1Cache_Controller.M.Load::total     12747249                      
system.ruby.L1Cache_Controller.M.Store   |      581107      8.67%      8.67% |      448870      6.70%     15.37% |      507240      7.57%     22.94% |      227055      3.39%     26.32% |      655633      9.78%     36.11% |      490000      7.31%     43.42% |      490000      7.31%     50.73% |      523462      7.81%     58.54% |      283540      4.23%     62.77% |      215390      3.21%     65.99% |      215379      3.21%     69.20% |      597130      8.91%     78.11% |      358197      5.34%     83.45% |      301436      4.50%     87.95% |      432087      6.45%     94.40% |      375427      5.60%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      6701953                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2278      1.34%      1.34% |        2275      1.34%      2.69% |        2258      1.33%      4.02% |        2285      1.35%      5.37% |        2272      1.34%      6.71% |       68748     40.56%     47.27% |       68748     40.56%     87.84% |        2207      1.30%     89.14% |        2376      1.40%     90.54% |        2283      1.35%     91.89% |        2296      1.35%     93.24% |        2283      1.35%     94.59% |        2271      1.34%     95.93% |        2303      1.36%     97.29% |        2294      1.35%     98.64% |        2303      1.36%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       169480                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          26      2.94%      2.94% |          26      2.94%      5.88% |          26      2.94%      8.82% |          26      2.94%     11.76% |          23      2.60%     14.37% |         266     30.09%     44.46% |         266     30.09%     74.55% |          26      2.94%     77.49% |          22      2.49%     79.98% |          26      2.94%     82.92% |          26      2.94%     85.86% |          26      2.94%     88.80% |          24      2.71%     91.52% |          23      2.60%     94.12% |          26      2.94%     97.06% |          26      2.94%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total          884                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       11842      7.14%      7.14% |       11912      7.18%     14.31% |       11850      7.14%     21.45% |       11830      7.13%     28.58% |       11839      7.13%     35.72% |          18      0.01%     35.73% |           6      0.00%     35.73% |       11793      7.11%     42.84% |       11924      7.18%     50.02% |       11831      7.13%     57.15% |       11854      7.14%     64.29% |       11898      7.17%     71.46% |       11924      7.18%     78.65% |       11753      7.08%     85.73% |       11743      7.08%     92.81% |       11940      7.19%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       165957                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          38      4.30%      4.30% |          38      4.30%      8.60% |          38      4.30%     12.90% |          38      4.30%     17.19% |          38      4.30%     21.49% |         173     19.57%     41.06% |         179     20.25%     61.31% |          38      4.30%     65.61% |          38      4.30%     69.91% |          38      4.30%     74.21% |          38      4.30%     78.51% |          38      4.30%     82.81% |          38      4.30%     87.10% |          38      4.30%     91.40% |          38      4.30%     95.70% |          38      4.30%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total          884                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1630      7.05%      7.05% |        1640      7.10%     14.15% |        1622      7.02%     21.17% |        1620      7.01%     28.18% |        1637      7.08%     35.26% |         173      0.75%     36.01% |         179      0.77%     36.78% |        1616      6.99%     43.78% |        1628      7.04%     50.82% |        1623      7.02%     57.84% |        1618      7.00%     64.84% |        1619      7.01%     71.85% |        1618      7.00%     78.85% |        1631      7.06%     85.91% |        1630      7.05%     92.96% |        1627      7.04%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        23111                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        2221      1.30%      1.30% |        2251      1.32%      2.61% |        2208      1.29%      3.91% |        2222      1.30%      5.20% |        2205      1.29%      6.49% |       70000     40.93%     47.42% |       70000     40.93%     88.35% |        2184      1.28%     89.63% |        2255      1.32%     90.95% |        2207      1.29%     92.24% |        2217      1.30%     93.53% |        2210      1.29%     94.82% |        2197      1.28%     96.11% |        2216      1.30%     97.40% |        2218      1.30%     98.70% |        2221      1.30%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       171032                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           14                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           14                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       13072      4.08%      4.08% |       13170      4.11%      8.19% |       13062      4.08%     12.26% |       13049      4.07%     16.33% |       13051      4.07%     20.40% |       68766     21.45%     41.86% |       68754     21.45%     63.31% |       12978      4.05%     67.36% |       13182      4.11%     71.47% |       13041      4.07%     75.54% |       13080      4.08%     79.62% |       13117      4.09%     83.71% |       13118      4.09%     87.80% |       12976      4.05%     91.85% |       12957      4.04%     95.89% |       13163      4.11%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       320536                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1448      6.37%      6.37% |        1405      6.18%     12.55% |        1609      7.08%     19.63% |        1311      5.77%     25.40% |        1718      7.56%     32.96% |        1383      6.08%     39.04% |        1488      6.55%     45.59% |        1367      6.01%     51.60% |        1478      6.50%     58.10% |        1192      5.24%     63.35% |        1326      5.83%     69.18% |        1340      5.90%     75.08% |        1273      5.60%     80.68% |        1352      5.95%     86.63% |        1635      7.19%     93.82% |        1405      6.18%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        22730                      
system.ruby.L2Cache_Controller.L1_GETS   |       10385      6.21%      6.21% |       10113      6.05%     12.26% |       10020      5.99%     18.25% |       10740      6.42%     24.67% |       10139      6.06%     30.74% |       10090      6.03%     36.77% |       10335      6.18%     42.95% |       10617      6.35%     49.30% |       10578      6.33%     55.62% |       10258      6.13%     61.76% |       10382      6.21%     67.97% |       10940      6.54%     74.51% |       10886      6.51%     81.02% |       10952      6.55%     87.57% |       10694      6.40%     93.96% |       10093      6.04%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       167222                      
system.ruby.L2Cache_Controller.L1_GETX   |       10598      6.20%      6.20% |       10792      6.31%     12.51% |       10791      6.31%     18.82% |       10691      6.25%     25.07% |       10746      6.28%     31.35% |       10696      6.25%     37.60% |       10654      6.23%     43.83% |       10820      6.33%     50.16% |       10658      6.23%     56.39% |       10677      6.24%     62.63% |       10694      6.25%     68.89% |       10596      6.20%     75.08% |       10642      6.22%     81.30% |       10582      6.19%     87.49% |       10693      6.25%     93.74% |       10702      6.26%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       171032                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           14                      
system.ruby.L2Cache_Controller.L1_PUTX   |       19870      6.20%      6.20% |       19819      6.18%     12.38% |       19679      6.14%     18.52% |       20317      6.34%     24.86% |       19764      6.17%     31.03% |       19658      6.13%     37.16% |       19877      6.20%     43.36% |       20309      6.34%     49.70% |       20125      6.28%     55.97% |       19795      6.18%     62.15% |       19979      6.23%     68.38% |       20437      6.38%     74.76% |       20447      6.38%     81.14% |       20450      6.38%     87.52% |       20292      6.33%     93.85% |       19718      6.15%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       320536                      
system.ruby.L2Cache_Controller.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total            3                      
system.ruby.L2Cache_Controller.Mem_Data  |       13692      6.28%      6.28% |       13552      6.22%     12.50% |       13482      6.18%     18.68% |       13608      6.24%     24.92% |       13426      6.16%     31.08% |       13580      6.23%     37.31% |       13636      6.25%     43.56% |       13650      6.26%     49.82% |       13762      6.31%     56.14% |       13356      6.13%     62.26% |       13566      6.22%     68.48% |       13594      6.24%     74.72% |       13748      6.31%     81.02% |       13804      6.33%     87.36% |       13860      6.36%     93.71% |       13706      6.29%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       218022                      
system.ruby.L2Cache_Controller.Mem_Ack   |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total            4                      
system.ruby.L2Cache_Controller.WB_Data   |          56      6.33%      6.33% |          42      4.75%     11.09% |          70      7.92%     19.00% |          56      6.33%     25.34% |          56      6.33%     31.67% |          70      7.92%     39.59% |          56      6.33%     45.93% |          70      7.92%     53.85% |          53      6.00%     59.84% |          69      7.81%     67.65% |          52      5.88%     73.53% |          52      5.88%     79.41% |          42      4.75%     84.16% |          42      4.75%     88.91% |          56      6.33%     95.25% |          42      4.75%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          884                      
system.ruby.L2Cache_Controller.Unblock   |          56      6.33%      6.33% |          42      4.75%     11.09% |          70      7.92%     19.00% |          56      6.33%     25.34% |          56      6.33%     31.67% |          70      7.92%     39.59% |          56      6.33%     45.93% |          70      7.92%     53.85% |          53      6.00%     59.84% |          69      7.81%     67.65% |          52      5.88%     73.53% |          52      5.88%     79.41% |          42      4.75%     84.16% |          42      4.75%     88.91% |          56      6.33%     95.25% |          42      4.75%    100.00%
system.ruby.L2Cache_Controller.Unblock::total          884                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       20913      6.21%      6.21% |       20849      6.19%     12.39% |       20726      6.15%     18.54% |       21347      6.33%     24.88% |       20801      6.17%     31.05% |       20688      6.14%     37.19% |       20905      6.20%     43.39% |       21339      6.33%     49.72% |       21144      6.27%     56.00% |       20825      6.18%     62.18% |       21000      6.23%     68.41% |       21460      6.37%     74.78% |       21472      6.37%     81.15% |       21478      6.37%     87.52% |       21317      6.33%     93.85% |       20739      6.15%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       337003                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1288      6.30%      6.30% |        1316      6.44%     12.74% |        1442      7.05%     19.79% |        1232      6.03%     25.82% |        1288      6.30%     32.12% |        1274      6.23%     38.36% |        1246      6.10%     44.45% |        1246      6.10%     50.55% |        1302      6.37%     56.92% |        1106      5.41%     62.33% |        1204      5.89%     68.22% |        1232      6.03%     74.25% |        1204      5.89%     80.14% |        1274      6.23%     86.37% |        1470      7.19%     93.56% |        1316      6.44%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        20440                      
system.ruby.L2Cache_Controller.NP.L1_GETS |        6720      6.34%      6.34% |        6468      6.10%     12.44% |        6244      5.89%     18.33% |        6622      6.25%     24.57% |        6370      6.01%     30.58% |        6566      6.19%     36.77% |        6636      6.26%     43.03% |        6664      6.28%     49.31% |        6762      6.38%     55.69% |        6566      6.19%     61.88% |        6664      6.28%     68.17% |        6692      6.31%     74.48% |        6874      6.48%     80.96% |        6818      6.43%     87.39% |        6678      6.30%     93.69% |        6692      6.31%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       106036                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        5684      6.21%      6.21% |        5768      6.30%     12.51% |        5796      6.33%     18.84% |        5754      6.29%     25.13% |        5768      6.30%     31.43% |        5740      6.27%     37.70% |        5754      6.29%     43.98% |        5740      6.27%     50.25% |        5698      6.22%     56.48% |        5684      6.21%     62.69% |        5698      6.22%     68.91% |        5670      6.19%     75.10% |        5670      6.19%     81.30% |        5712      6.24%     87.54% |        5712      6.24%     93.78% |        5698      6.22%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total        91546                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         146      6.54%      6.54% |          89      3.98%     10.52% |         167      7.48%     17.99% |          79      3.54%     21.53% |         430     19.25%     40.78% |         109      4.88%     45.66% |         242     10.83%     56.49% |         121      5.42%     61.91% |         162      7.25%     69.16% |          72      3.22%     72.38% |         122      5.46%     77.84% |         108      4.83%     82.68% |          69      3.09%     85.77% |          78      3.49%     89.26% |         151      6.76%     96.02% |          89      3.98%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         2234                      
system.ruby.L2Cache_Controller.SS.L1_GETS |          14      3.67%      3.67% |          14      3.67%      7.35% |          29      7.61%     14.96% |          28      7.35%     22.31% |          28      7.35%     29.66% |          28      7.35%     37.01% |          28      7.35%     44.36% |          28      7.35%     51.71% |          39     10.24%     61.94% |          41     10.76%     72.70% |          24      6.30%     79.00% |          24      6.30%     85.30% |          14      3.67%     88.98% |          14      3.67%     92.65% |          14      3.67%     96.33% |          14      3.67%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total          381                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           14                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |        3595      6.00%      6.00% |        3589      5.99%     11.99% |        3677      6.14%     18.13% |        4034      6.73%     24.86% |        3685      6.15%     31.01% |        3426      5.72%     36.73% |        3615      6.03%     42.76% |        3855      6.43%     49.19% |        3724      6.21%     55.41% |        3582      5.98%     61.38% |        3642      6.08%     67.46% |        4172      6.96%     74.42% |        3956      6.60%     81.03% |        4078      6.81%     87.83% |        3946      6.59%     94.42% |        3345      5.58%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total        59921                      
system.ruby.L2Cache_Controller.M.L1_GETX |        4914      6.18%      6.18% |        5024      6.32%     12.50% |        4995      6.28%     18.79% |        4937      6.21%     25.00% |        4978      6.26%     31.26% |        4956      6.24%     37.50% |        4900      6.16%     43.66% |        5080      6.39%     50.05% |        4960      6.24%     56.29% |        4993      6.28%     62.57% |        4996      6.29%     68.86% |        4926      6.20%     75.06% |        4972      6.26%     81.31% |        4870      6.13%     87.44% |        4981      6.27%     93.70% |        5004      6.30%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        79486                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            3                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          56      6.33%      6.33% |          42      4.75%     11.09% |          70      7.92%     19.00% |          56      6.33%     25.34% |          56      6.33%     31.67% |          70      7.92%     39.59% |          56      6.33%     45.93% |          70      7.92%     53.85% |          53      6.00%     59.84% |          69      7.81%     67.65% |          52      5.88%     73.53% |          52      5.88%     79.41% |          42      4.75%     84.16% |          42      4.75%     88.91% |          56      6.33%     95.25% |          42      4.75%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total          884                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       19870      6.20%      6.20% |       19819      6.18%     12.38% |       19679      6.14%     18.52% |       20317      6.34%     24.86% |       19764      6.17%     31.03% |       19658      6.13%     37.16% |       19877      6.20%     43.36% |       20309      6.34%     49.70% |       20125      6.28%     55.97% |       19795      6.18%     62.15% |       19979      6.23%     68.38% |       20437      6.38%     74.76% |       20447      6.38%     81.14% |       20450      6.38%     87.52% |       20292      6.33%     93.85% |       19718      6.15%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       320536                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total            4                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |        6720      6.34%      6.34% |        6468      6.10%     12.44% |        6244      5.89%     18.33% |        6622      6.25%     24.57% |        6370      6.01%     30.58% |        6566      6.19%     36.77% |        6636      6.26%     43.03% |        6664      6.28%     49.31% |        6762      6.38%     55.69% |        6566      6.19%     61.88% |        6664      6.28%     68.17% |        6692      6.31%     74.48% |        6874      6.48%     80.96% |        6818      6.43%     87.39% |        6678      6.30%     93.69% |        6692      6.31%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       106036                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1288      6.30%      6.30% |        1316      6.44%     12.74% |        1442      7.05%     19.79% |        1232      6.03%     25.82% |        1288      6.30%     32.12% |        1274      6.23%     38.36% |        1246      6.10%     44.45% |        1246      6.10%     50.55% |        1302      6.37%     56.92% |        1106      5.41%     62.33% |        1204      5.89%     68.22% |        1232      6.03%     74.25% |        1204      5.89%     80.14% |        1274      6.23%     86.37% |        1470      7.19%     93.56% |        1316      6.44%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        20440                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        5684      6.21%      6.21% |        5768      6.30%     12.51% |        5796      6.33%     18.84% |        5754      6.29%     25.13% |        5768      6.30%     31.43% |        5740      6.27%     37.70% |        5754      6.29%     43.98% |        5740      6.27%     50.25% |        5698      6.22%     56.48% |        5684      6.21%     62.69% |        5698      6.22%     68.91% |        5670      6.19%     75.10% |        5670      6.19%     81.30% |        5712      6.24%     87.54% |        5712      6.24%     93.78% |        5698      6.22%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total        91546                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           14                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       20913      6.21%      6.21% |       20849      6.19%     12.39% |       20712      6.15%     18.54% |       21347      6.33%     24.87% |       20801      6.17%     31.05% |       20688      6.14%     37.19% |       20905      6.20%     43.39% |       21339      6.33%     49.72% |       21144      6.27%     56.00% |       20825      6.18%     62.18% |       21000      6.23%     68.41% |       21460      6.37%     74.77% |       21472      6.37%     81.15% |       21478      6.37%     87.52% |       21317      6.33%     93.85% |       20739      6.15%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       336989                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          56      6.33%      6.33% |          42      4.75%     11.09% |          70      7.92%     19.00% |          56      6.33%     25.34% |          56      6.33%     31.67% |          70      7.92%     39.59% |          56      6.33%     45.93% |          70      7.92%     53.85% |          53      6.00%     59.84% |          69      7.81%     67.65% |          52      5.88%     73.53% |          52      5.88%     79.41% |          42      4.75%     84.16% |          42      4.75%     88.91% |          56      6.33%     95.25% |          42      4.75%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total          884                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          56      6.33%      6.33% |          42      4.75%     11.09% |          70      7.92%     19.00% |          56      6.33%     25.34% |          56      6.33%     31.67% |          70      7.92%     39.59% |          56      6.33%     45.93% |          70      7.92%     53.85% |          53      6.00%     59.84% |          69      7.81%     67.65% |          52      5.88%     73.53% |          52      5.88%     79.41% |          42      4.75%     84.16% |          42      4.75%     88.91% |          56      6.33%     95.25% |          42      4.75%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total          884                      

---------- End Simulation Statistics   ----------
