<h1 align="center">Hi ğŸ‘‹, Myself Vineet Jain</h1>
<h2 align="center">Welcome to my profile</h2>
<h3 align="center"> Synopsys | GSOC | FPGA | VLSI | AI Hardware Enthusiast </h3>

---

ğŸŒŸ I'm an Application Engineer at **Synopsys**, working on **VLSI Physical Design**, **PPA improvements**, **Design convergence** and **flow development**.  
ğŸ’¡ I'm passionate about **VLSI**, **Digital Design**, **Embedded Systems**, and **open-source silicon**.

---

### ğŸ“Œ Featured Projects
- ğŸš€ [Warp-V CPU Enhancements â€“ GSoC '20 & '21](#https://fossi-foundation.org/blog/2021-09-09-gsoc-finished#warp-v-manycore-in-the-cloud-vineet-jain) â€” RV32FD + B-extension integration, Multicore CPU interconnect development,, Visual debug, TL-Verilog.
- Medium Blog post - [About TL-Verilog](https://medium.com/@vineetajm1999/you-probably-will-never-use-vhdl-verilog-after-this-47ac61715d15)
- Medium Blog post - [Cloud FPGA's and debugging using Visual-debug](https://medium.com/@vineetajm1999/developing-applications-for-cloud-fpgas-are-easier-than-you-think-6b39b7010412)
- ğŸ”¬ [Fast & Optimized DNN Architecture on FPGAs](#https://github.com/vineetjain07/DNN_TL-V) â€” Achieved 256 MHz with 97% accuracy and interfaced camera using Artix-7 FPGAs.
- ğŸ§  [Bit Manipulation in RISC-V on FPGA](#) â€” Custom ISA design and paper publication  
- ğŸ”§ [Python & Tcl Scripting Automation](#) â€” Used at Synopsys to streamline flows and debug testcases and won Innovation Award in Synopsys All-Hands :)
---

### ğŸ¢ Experience
- **Synopsys** â€“ Application Engineer (Oct 2021 â€“ Present)  
  - PPA, timing analysis, convergernce, new-features flow devlopment for advanced tech nodes.
  - Supporting Customer with Fusion Compiler tool for Design Planning and PnR domain.
  - Python and Tcl scripting automation for productivity and design closure. 
- **Google Summer of Code** â€“ Contributor (2020, 2021) with FOSSi Foundation  
  - RISC-V enhancements on WARP-V, Archiectural improvement in manycore interconnect, and AWS F1 FPGA deployments.

- Mentored over ~250 Students at [VSD's MYTH workshop](https://www.vlsisystemdesign.com/riscv-based-myth/) for 6 iterations.
---

### ğŸ“œ Publications
- [`Fast and Optimized DNN and Convolution Architecture`](https://www.iieta.org/journals/isi/paper/10.18280/isi.300425) â€” IIETA (2025)  
- [`Bit Manipulation Instruction on RISC-V using FPGAs`](https://ieeexplore.ieee.org/document/9115759) â€” IEEE CSNT Conference (2020)
---

### ğŸ› ï¸ Skills & Tools
- **Languages**: Verilog, TL-Verilog, Python, C++, TCL
- **Tools**: Fusion Compiler, Vivado, Git, Linux, Make  
- **Domains**: FPGA Prototyping, VLSI Physical Design, SoC Debug, DNN on FPGAs  
---

### ğŸŒ Connect with Me
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/vineetjain78//)
- ğŸ“« Email: vineetajm1999@gmail.com

---

â­ _â€œBuilding a better silicon world, one bit at a time!â€_
