<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>en0_c</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clkout0_c loads=6 clock_loads=4</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clkout0_c loads=6 clock_loads=4</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>CW01/C00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>CW01/C00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\22_word00\word00\source\cont_ring.vhd&quot;:20:3:20:4|Pruning register bit 0 of q(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\22_word00\word00\source\cont_ring.vhd</Navigation>
            <Navigation>20</Navigation>
            <Navigation>3</Navigation>
            <Navigation>20</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Pruning register bit 0 of q(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;d:\isc\semestre 2021-1\arquitectura de computadoras\practicas\22_word00\word00\source\div00.vhd&quot;:22:2:22:3|Found inferred clock oscint00|osc_int0_inferred_clock which controls 23 sequential elements including CW01.C01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>d:\isc\semestre 2021-1\arquitectura de computadoras\practicas\22_word00\word00\source\div00.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>2</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int0_inferred_clock which controls 23 sequential elements including CW01.C01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock oscint00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on net CW01.C00.clkaux.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on net CW01.C00.clkaux.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>