Model {
  Name			  "sampleModel80"
  System {
    Name		    "sampleModel80"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "19"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      DiscreteFilter
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      ComplexToRealImag
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 2]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
    }
    Block {
      BlockType		      Abs
      Name		      "cfblk3"
      SID		      "3"
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [0, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      OutValues		      "[442314366.936619, 645434744.723013]"
      tsamp		      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "double"
      OutputDataTypeScalingMode	"double"
      OutDataType	      "fixdt(0,8)"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "2^-12"
      LockScale		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk5"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "6"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  UnaryMinus
	  Name			  "cfblk10"
	  SID			  "15"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "cfblk11"
	  SID			  "16"
	  Ports			  [1, 2]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk12"
	  SID			  "17"
	  Ports			  [1, 1]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk13"
	  SID			  "18"
	  Ports			  [1, 1]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk3"
	  SID			  "8"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "cfblk4"
	  SID			  "9"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk5"
	  SID			  "10"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk6"
	  SID			  "11"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteTransferFcn
	  Name			  "cfblk7"
	  SID			  "12"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk8"
	  SID			  "13"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk9"
	  SID			  "14"
	  Ports			  [2, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  IconShape		  "rectangular"
	  Inputs		  "+-"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "7"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 635, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    3
	    Points		    [0, 35; -880, 0]
	    DstBlock		    "cfblk4"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    14
	    DstBlock		    "cfblk10"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -45; -1200, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [40, 0; 0, -135]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [0, 115; -80, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk11"
	  SrcPort		  2
	  Points		  [1200, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  2
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 115; -400, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [1035, 0; 0, -165]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 115; -400, 0]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [400, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk6"
      SID		      "19"
      Ports		      [1, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [0, -35; -560, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk1"
      SrcPort		      1
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [90, 0; 0, -35; 150, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk5"
      SrcPort		      1
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, 35; -560, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
  }
}
