set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 380 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 599 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 406 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 294 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 449 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 306 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 651 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 248 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 216 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 424 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 495 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1148 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1016 136
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 823 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 196 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 284 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_1 424 81
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1330 171
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 940 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 242 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 302 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1341 145
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 223 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 839 165
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31] 341 54
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 312 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 264 36
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 341 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 663 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 667 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 662 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 626 78
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 230 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1324 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 972 153
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 909 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 551 294
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1715 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1610 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1008 136
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 223 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 469 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIG39N[5] 682 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 348 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1321 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 978 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 616 82
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 352 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 612 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 306 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 676 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 1067 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 358 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 169 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 369 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 232 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 847 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 514 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 440 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 988 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 411 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 254 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 354 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1307 145
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 237 46
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 225 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1309 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1013 97
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 302 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 398 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 662 133
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 399 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 267 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 674 73
set_location UART_Protocol_1/mko_0/counter[20] 208 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1322 172
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 204 81
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 1535 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1312 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 783 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 410 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 227 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 397 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1308 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 672 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 258 18
set_location UART_Protocol_1/mko_0/counter[9] 197 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11] 1358 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 609 151
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 213 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 631 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 639 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 464 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11] 737 97
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 320 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 302 28
set_location UART_Protocol_1/mko_0/counter[24] 212 136
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 234 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 858 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 882 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 1249 222
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 323 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 726 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 430 69
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 819 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1053 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 250 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 595 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 317 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 279 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 358 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 338 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 361 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 198 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 883 159
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 364 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 676 81
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 323 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 261 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 329 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 944 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1329 198
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 235 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9] 642 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 275 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1336 151
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1352 208
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 284 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 291 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 445 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1026 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1231 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 855 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1059 171
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 897 345
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 644 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8] 939 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 233 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1280 160
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[30] 186 25
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1248 192
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 1144 207
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8] 782 109
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 311 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1017 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 319 267
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 231 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 654 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 307 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 243 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 477 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 385 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 837 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1334 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 498 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_0[3] 671 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1033 171
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 352 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 258 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 504 228
set_location UART_Protocol_0/mko_0/counter[19] 229 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 968 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 241 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4] 396 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1277 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1337 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 278 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 722 144
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_c1 236 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 434 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1058 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1043 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 326 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 245 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1487 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 245 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 206 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 268 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 679 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 368 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 394 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 508 145
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 279 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 461 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 239 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 320 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 411 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 250 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 416 79
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 831 133
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 987 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 357 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 170 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 477 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r 501 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 607 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 946 136
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 820 126
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 301 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 588 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 992 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 2152 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 335 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 315 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 324 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 611 75
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[2] 361 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 328 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 604 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1339 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1258 199
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 332 57
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 1279 274
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 299 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1056 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1535 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 260 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1057 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 993 201
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 238 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1019 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 443 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 312 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 303 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 288 189
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 236 75
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 960 174
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 222 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 318 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 338 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 214 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1185 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 334 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 366 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 229 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28] 302 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8] 941 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 296 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 393 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 343 81
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 373 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 314 72
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 394 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 257 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 239 24
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 843 129
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 240 22
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 296 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 399 73
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 280 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 853 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 638 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 416 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 669 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1525 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1601 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0] 309 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 263 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 426 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1019 135
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 209 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 439 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 330 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 497 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1062 171
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 390 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 258 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 405 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 349 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 245 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 418 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1611 141
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 467 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 373 70
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[10] 658 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 249 31
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 236 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1038 181
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 322 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 255 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 356 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27] 342 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 745 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 360 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 670 75
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[8] 200 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1486 150
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 242 72
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 252 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1565 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 237 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 409 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 279 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 331 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 492 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 358 60
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 846 174
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[0] 453 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 1091 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 455 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1255 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 1279 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 475 85
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 265 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 176 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 315 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 1012 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[6] 636 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 2076 363
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 231 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 988 157
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 385 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 276 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 229 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 229 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 889 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 278 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 495 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 461 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 349 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11] 1083 133
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 386 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 551 69
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 224 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 232 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1281 363
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 349 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 284 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 232 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 271 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 251 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1497 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10] 532 145
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 963 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 236 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 312 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 456 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 261 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 396 72
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[22] 214 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 262 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 1511 210
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1001 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_o4 677 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4 666 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 614 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 379 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 986 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 304 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 885 174
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 207 72
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 826 126
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 904 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1341 187
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 351 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 402 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_1 446 81
set_location Data_Block_0/Test_Generator_0/Test_Data_3[3] 768 109
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[12] 168 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 175 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 409 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9] 1083 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 887 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 976 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 173 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1321 172
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 850 132
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 425 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1306 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 368 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 269 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0] 309 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 824 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 721 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 293 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 385 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 443 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 990 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1500 151
set_location UART_Protocol_0/mko_0/counter[18] 228 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11] 1154 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1087 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 279 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1942 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 672 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 305 70
set_location Data_Block_0/Test_Generator_0/Test_Data_7[7] 940 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 357 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 294 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 446 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 428 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 287 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1614 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 392 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 641 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 625 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 279 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 1353 216
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 846 133
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 851 139
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1063 288
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 274 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 318 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 645 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 400 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 328 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 235 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 333 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 362 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 398 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 382 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 718 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 300 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 356 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1128 279
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 218 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G 1211 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 976 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1014 157
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 906 108
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 298 31
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[28] 184 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 270 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 662 75
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 261 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 281 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 973 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 507 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 396 60
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 271 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 854 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 256 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 637 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 434 63
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 878 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 405 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 403 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1018 136
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 283 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 265 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1703 201
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 368 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 370 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 1196 141
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 410 73
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 272 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1032 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 453 97
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 238 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9] 303 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 880 135
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 810 315
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 280 16
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 230 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 962 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 336 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 949 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1036 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 465 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 306 27
set_location Data_Block_0/Test_Generator_0/Test_Data_6[1] 790 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1206 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 219 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 258 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 259 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1007 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 274 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 368 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 278 33
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 879 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 255 69
set_location Data_Block_0/Test_Generator_0/Test_Data_3[9] 774 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 446 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 259 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1182 160
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 445 54
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1255 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 243 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 869 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 590 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 450 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 456 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 291 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9] 938 133
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 386 79
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 845 130
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 893 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 416 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1719 234
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 277 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 983 154
set_location Data_Block_0/Test_Generator_0/Test_Data_2[10] 727 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1] 477 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 429 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 412 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 601 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 857 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 342 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 474 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 420 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 299 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 964 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 413 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10] 374 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1185 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1389 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5] 407 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 656 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1493 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 976 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 187 31
set_location UART_Protocol_1/mko_0/counter[11] 199 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 286 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 378 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_0_0_1 666 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1171 213
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 254 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 364 22
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 847 139
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 483 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1699 210
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 431 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 398 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 309 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 236 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 272 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1342 150
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11] 1082 133
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 393 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1226 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9] 988 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 615 151
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 837 129
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 363 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 665 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 484 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 415 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 320 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 986 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1188 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 253 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1347 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 245 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 259 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 653 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2] 306 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 448 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 283 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 304 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 482 78
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 234 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1604 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 269 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 395 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 326 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 896 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 285 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 498 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 399 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_3_tz 883 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 1387 129
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 311 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 336 58
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 835 129
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 343 69
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 999 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 243 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1590 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 681 76
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 367 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_0_0 664 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 396 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1322 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1055 172
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1354 208
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 343 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 319 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 880 159
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 826 132
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 311 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 882 181
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 318 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 861 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1585 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 252 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 366 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 260 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 320 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 392 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 424 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 870 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 282 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 605 150
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 822 129
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8] 1082 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 606 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1200 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1609 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 973 136
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 218 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 369 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 204 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1045 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1312 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1028 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1283 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1011 156
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 391 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 357 28
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 287 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1025 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 604 150
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9] 648 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 335 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 866 132
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 448 70
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 227 72
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 721 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 412 76
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n4 369 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 228 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 608 82
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[5] 161 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1060 150
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 373 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 366 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 410 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1315 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1588 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 397 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 784 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 195 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 887 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1333 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 1273 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1339 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1210 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 293 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 671 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 603 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 251 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 294 16
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 405 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 296 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1301 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 379 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18] 400 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 308 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 167 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16] 300 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 324 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 273 24
set_location Data_Block_0/Test_Generator_0/Test_Data_7[0] 1064 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 366 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 504 91
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 914 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1014 100
set_location Data_Block_0/Communication_Builder_0/next_state[10] 840 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 350 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 1380 228
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 829 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 717 160
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[4] 196 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 979 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 414 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 295 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 610 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1016 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 354 61
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME 817 126
set_location Data_Block_0/Communication_Builder_0/next_state[2] 840 129
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 241 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1234 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0] 491 78
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 904 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 303 82
set_location Data_Block_0/Test_Generator_0/Test_Data_2[3] 720 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 1089 127
set_location Data_Block_0/Test_Generator_0/Test_Data_5[4] 1069 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 460 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 874 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5] 470 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 465 70
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 845 174
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 243 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 682 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 367 21
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 355 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 457 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 910 201
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 932 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 449 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 308 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1171 153
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1490 198
set_location UART_Protocol_0/mko_0/counter[10] 220 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 644 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1612 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 611 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 490 79
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 1453 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 598 73
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 279 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 347 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNI8CAF 907 111
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 235 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 329 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[0] 310 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 269 24
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 391 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 475 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 230 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 290 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 556 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 217 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 384 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 892 136
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 321 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 464 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 467 54
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 265 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 431 73
set_location UART_Protocol_0/mko_0/counter[14] 224 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 454 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 464 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 607 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17] 304 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1171 211
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 418 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 753 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 897 136
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 310 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1035 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 290 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1427 228
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1276 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 1084 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 463 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 994 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1224 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 982 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 399 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 414 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 606 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1298 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 467 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1] 665 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 710 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1249 219
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 649 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 168 31
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 889 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 337 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 1344 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 857 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 493 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 234 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 311 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 501 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21] 301 57
set_location UART_Protocol_1/mko_0/counter[13] 201 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 237 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 403 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 262 19
set_location UART_Protocol_0/mko_0/counter[22] 232 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 250 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1149 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 320 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 960 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1598 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 367 22
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 252 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 238 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 345 75
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[11] 167 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 403 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1152 141
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 739 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 312 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 279 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1312 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 1084 133
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 375 57
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 394 72
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 380 78
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[27] 219 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 248 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 228 76
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[3] 363 73
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 229 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 393 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 197 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 868 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1018 135
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 299 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 441 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 288 19
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 378 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 380 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI6ELC[0] 667 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 315 72
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[0] 233 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 872 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 450 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 440 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1172 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 888 168
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 394 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24] 387 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 624 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 349 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 374 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 252 15
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 915 181
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1322 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 357 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 450 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 268 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1209 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 500 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 260 19
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 1106 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 664 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 419 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[12] 607 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_0 885 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 317 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 735 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 868 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1384 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 603 75
set_location UART_Protocol_0/mko_0/MKO_OUT 208 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 256 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 668 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1211 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 253 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 350 55
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1337 208
set_location Data_Block_0/Test_Generator_0/Test_Data_4[7] 1084 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 356 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 345 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1042 150
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 229 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_1 881 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1026 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 255 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 297 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 262 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 680 81
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 366 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 304 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 670 342
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 354 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 453 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 291 73
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 987 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 370 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 983 135
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1525 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 455 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 384 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1017 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 658 82
set_location Data_Block_0/Test_Generator_0/Test_Data_6[11] 1088 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 328 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 823 130
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 380 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 187 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 260 63
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1001 193
set_location Data_Block_0/Test_Generator_0/Test_Data_3[6] 771 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 463 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10] 1078 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 991 175
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 892 172
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1341 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 351 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 409 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 307 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 723 159
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 320 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 247 16
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 185 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 462 55
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 234 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 428 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 453 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 208 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 622 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 333 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1186 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 270 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 319 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1014 99
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 1370 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 874 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1153 144
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 998 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 2297 315
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 242 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 273 36
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 303 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2 595 75
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 319 22
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 996 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[11] 492 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 353 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 885 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1] 501 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 302 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 278 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 263 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1311 99
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 993 181
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[3] 159 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 449 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 338 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1086 150
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 238 76
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 222 72
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1005 193
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 218 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 635 72
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[1] 193 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1171 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 228 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9] 303 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1030 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1339 187
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8] 1088 145
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 212 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 280 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 299 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 409 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 370 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 230 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 734 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1170 210
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 1278 274
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1010 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 382 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1300 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8] 651 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 885 228
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[5] 653 91
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 843 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1192 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 250 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 993 175
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 767 262
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 228 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 303 10
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1006 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 277 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 408 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[12] 474 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 228 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 306 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 372 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30] 372 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 302 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 680 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 406 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1054 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 261 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1007 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 442 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 256 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1528 246
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 274 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 961 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 657 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 446 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11] 967 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 234 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 608 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 344 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 410 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 613 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 283 24
set_location Data_Block_0/Test_Generator_0/Test_Data_6[9] 1086 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 296 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 554 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 252 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 560 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 747 201
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 283 18
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 228 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 436 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1338 192
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 1321 207
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 1276 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 240 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 289 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 305 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 329 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 357 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 418 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 279 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 412 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 348 60
set_location UART_Protocol_1/mko_0/counter[2] 190 136
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 237 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 884 168
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 393 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 252 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 508 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 502 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 930 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 282 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 226 192
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 388 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 444 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 1093 132
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 301 28
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 840 139
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 250 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 316 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 232 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 246 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 624 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 388 70
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 277 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 736 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 309 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 619 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1528 247
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 239 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 425 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 325 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 400 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 948 96
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[1] 231 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 652 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 440 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1485 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 334 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 1186 174
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1323 198
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8] 438 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 1278 273
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 423 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 1083 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 313 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 356 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 345 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 864 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 400 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 362 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 412 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 872 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1136 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 240 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 304 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 290 198
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3 502 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1040 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 265 18
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 178 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 642 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 255 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 871 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 955 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1340 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 454 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 392 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 368 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 287 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 464 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 625 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 306 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1334 199
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[26] 218 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 271 37
set_location Data_Block_0/Test_Generator_0/Test_Data_0_4_fast[3] 648 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 339 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 467 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1021 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1354 207
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 424 73
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 951 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 1246 274
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11] 780 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1340 151
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 247 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 612 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 338 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1341 150
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 224 42
set_location Data_Block_0/Communication_Builder_0/next_state[0] 819 126
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 375 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1024 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 270 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 368 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1361 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 322 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 346 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 841 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 378 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 276 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 329 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 669 136
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[24] 180 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 246 24
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 281 18
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 241 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 439 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 358 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 327 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 336 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 257 270
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 246 75
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1007 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 259 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 878 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1188 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 437 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[2] 618 75
set_location Data_Block_0/Test_Generator_0/Test_Data_2[9] 726 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1097 363
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1252 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 627 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 361 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 881 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 255 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 655 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 242 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 316 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1505 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 618 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1172 213
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 626 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 394 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 453 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 268 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 258 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 310 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 386 73
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 364 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1501 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 386 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1176 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1164 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 544 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 717 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 330 81
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[13] 169 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 238 24
set_location Data_Block_0/Test_Generator_0/Test_Data_6[8] 1085 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 385 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1041 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 277 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 245 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 602 73
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[9] 165 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 462 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 311 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 286 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 438 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 668 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1 879 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 415 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 952 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 498 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 466 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 390 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 205 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1145 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1064 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1508 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 242 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 550 294
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9] 1082 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1248 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 280 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 874 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 718 153
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 838 129
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 1244 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1341 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1279 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 331 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 350 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1231 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 212 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1370 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1248 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 604 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 400 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1486 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1459 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 664 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1714 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 330 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 867 109
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 357 72
set_location Data_Block_0/Communication_Builder_0/next_state[12] 848 129
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 274 34
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 281 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 987 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1335 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1141 157
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 990 181
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 177 21
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 214 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 364 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 286 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 503 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 613 151
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[29] 185 25
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[4] 369 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 379 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 356 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 296 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 619 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 397 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 895 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 354 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 345 76
set_location UART_Protocol_1/mko_0/counter[0] 188 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 610 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1320 144
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 879 172
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 934 180
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 227 42
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[31] 187 25
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 843 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1273 160
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 882 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 269 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1016 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 462 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 376 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 501 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 266 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1010 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1017 135
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 949 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 209 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 493 79
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 240 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 365 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 660 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 463 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 423 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 653 73
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 935 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 451 63
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 847 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1111 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 441 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 251 69
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 831 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1040 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1387 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 663 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 719 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 364 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 871 109
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 263 46
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 233 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 298 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 467 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 201 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 550 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 265 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 859 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 867 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 308 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1049 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 409 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 410 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1390 144
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 236 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 318 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1333 193
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 254 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 856 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 304 60
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 304 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 210 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1353 207
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 984 201
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 506 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 262 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 877 109
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 211 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 416 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 265 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 466 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1420 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 276 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 886 133
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 950 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1484 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1463 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1165 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8] 488 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 301 25
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 845 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 644 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 604 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 357 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 617 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1557 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 876 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 240 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 373 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1252 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 894 136
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 397 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 390 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 896 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 307 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9] 1080 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 987 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 680 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 659 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 288 69
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1345 208
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 453 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 280 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 246 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1040 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 231 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 397 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 427 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 265 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_5 503 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 292 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 315 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 383 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 295 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 280 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1321 171
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 912 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 851 228
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 410 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 457 75
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 173 21
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 360 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 469 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1279 159
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 207 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1041 153
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 234 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 169 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1304 145
set_location Data_Block_0/Test_Generator_0/Test_Data_5[5] 1070 115
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 558 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2] 483 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 377 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7] 399 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 666 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 395 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 866 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1384 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3] 474 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 354 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1156 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1758 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 622 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 677 75
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 281 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1345 363
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 336 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 270 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 279 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1275 159
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 947 136
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 898 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 366 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 266 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 739 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 458 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 321 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1336 199
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 952 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 350 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1046 172
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 237 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9] 657 97
set_location UART_Protocol_0/mko_0/counter[17] 227 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 288 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 2147 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13] 386 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 402 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 170 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 954 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 502 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1143 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 264 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 323 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 992 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 647 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1616 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1191 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 893 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 424 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 239 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 422 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 611 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1230 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1043 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 286 37
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 816 132
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 787 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 343 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 396 64
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1251 193
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 900 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 614 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 309 64
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 223 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 385 58
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 284 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 253 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10] 1079 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 402 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 870 135
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 318 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1756 315
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 467 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 359 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 412 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 325 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 267 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 248 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 968 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 252 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 302 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 261 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1081 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 407 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 414 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 399 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 475 75
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 272 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 279 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 677 118
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 948 181
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 851 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 308 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 313 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1338 186
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 301 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8] 1079 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1163 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 285 73
set_location UART_Protocol_1/mko_0/counter[21] 209 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1341 193
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 224 73
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 992 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 889 160
set_location Data_Block_0/Communication_Builder_0/next_state[8] 825 126
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 264 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 290 72
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 1381 229
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 252 70
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 220 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 339 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 236 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 333 63
set_location Data_Block_0/Test_Generator_0/Test_Data_4[11] 1088 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 318 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 1611 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 226 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 177 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 893 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1338 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 283 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1147 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 460 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 387 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 409 55
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 858 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 896 109
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 357 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_4 487 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 743 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 404 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 321 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 234 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1012 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1034 180
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 278 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10 452 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 329 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1711 336
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 383 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 729 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 290 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1160 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 452 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 237 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 269 22
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 988 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1252 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 234 15
set_location UART_Protocol_0/mko_0/counter[3] 213 82
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 368 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 723 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1259 223
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 479 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1170 153
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[7] 163 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 353 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 438 55
set_location Data_Block_0/Test_Generator_0/Test_Data_3[8] 773 109
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 237 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 378 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 436 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 664 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 268 46
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 933 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 1533 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 2009 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1332 198
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 1483 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1386 144
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n3 363 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 389 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 168 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1507 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1259 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 414 75
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 991 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 280 64
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[2] 158 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1228 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 429 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10] 654 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 352 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 462 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 636 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 158 36
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 305 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 255 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1111 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 354 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 334 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 302 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 293 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 885 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1038 180
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[6] 198 70
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1528 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 229 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1066 150
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 985 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1254 199
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 393 70
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 183 135
set_location UART_Protocol_0/mko_0/counter[16] 226 82
set_location UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 234 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1613 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1333 150
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 306 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1086 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 462 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 275 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 304 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 355 28
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 997 199
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1566 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 308 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1159 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1349 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1338 187
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 1042 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19] 405 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 460 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 249 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1184 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 241 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 147 234
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 851 175
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 228 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 353 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1001 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[11] 495 87
set_location Data_Block_0/Test_Generator_0/Test_Data_3[4] 769 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 405 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 613 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 875 135
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 379 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1089 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 314 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 230 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 1091 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 465 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 359 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 354 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 1063 133
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 847 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 188 30
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 885 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 377 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1010 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1048 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 349 72
set_location Data_Block_0/Test_Generator_0/Test_Data_5[10] 1075 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 239 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 337 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 416 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 718 160
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 391 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1323 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1158 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 609 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 497 79
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 953 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 283 69
set_location Data_Block_0/Test_Generator_0/Test_Data_7[10] 943 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 354 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 240 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 386 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 289 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 285 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 409 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[4] 640 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 835 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1624 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 351 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 950 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 269 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 256 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 886 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 309 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 834 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 737 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 381 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 470 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3] 303 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 625 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 296 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 274 15
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 986 202
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 318 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 404 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1226 160
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 392 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 313 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 407 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1109 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 259 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 308 10
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10] 1077 115
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 242 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 422 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 285 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 169 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 368 22
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 372 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1608 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1021 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 315 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2185 192
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 2245 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 313 78
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 239 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 286 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1563 145
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 937 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 893 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 417 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 243 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 428 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 174 31
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 378 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 342 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 991 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1255 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1083 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 420 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1364 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 634 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 310 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1005 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 355 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 259 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 324 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11] 940 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 712 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1338 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1005 198
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 379 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 229 33
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 305 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1254 172
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 916 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1935 207
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 926 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 273 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 898 160
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 218 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 293 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 274 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 658 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 610 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 299 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 1274 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 488 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 603 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 350 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 442 97
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 286 16
set_location UART_Protocol_1/mko_0/counter[23] 211 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1084 151
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 193 132
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 212 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1342 187
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 285 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 240 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 663 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1583 144
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 311 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 900 111
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 839 130
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set 450 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 834 132
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 476 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 967 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1194 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1255 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 665 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 353 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 590 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 1352 123
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1004 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 493 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 447 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 433 55
set_location Data_Block_0/Test_Generator_0/Test_Data_4[2] 1061 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 452 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1625 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 390 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 244 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 336 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1166 154
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 861 181
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[25] 181 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 881 108
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 368 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 288 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 937 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 429 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 1368 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 680 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 374 75
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n2 361 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 215 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1610 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1022 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 453 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1311 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 249 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 482 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 285 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 253 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1327 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1334 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1184 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 608 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1490 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 367 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0] 481 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 611 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 344 75
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 857 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 275 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20] 307 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2] 660 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9] 477 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 297 64
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 313 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 1277 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 362 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9] 853 145
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 338 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 958 97
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 999 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 616 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 260 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 365 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 1347 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1337 187
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 510 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 247 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 292 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 972 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2130 150
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 994 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 464 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 420 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 298 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 188 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 353 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 446 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 366 30
set_location UART_Protocol_0/mko_0/counter[20] 230 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 235 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1483 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 163 37
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 400 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 279 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1020 150
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 308 34
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 969 181
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 353 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11] 1357 115
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 889 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1344 363
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 499 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 247 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1173 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1198 145
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 387 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 999 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 661 76
set_location UART_Protocol_0/mko_0/counter[24] 234 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 660 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 226 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 677 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 391 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 232 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 352 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 175 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 298 30
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 368 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 272 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 388 79
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 850 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 375 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1161 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 884 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1165 213
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 477 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 1280 273
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 265 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 417 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 281 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 278 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1331 145
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 931 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 461 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 394 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 480 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 1241 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1611 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 878 181
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 225 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 371 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0 448 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 857 174
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9] 660 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16] 300 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1325 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1180 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 1088 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 265 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 295 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1224 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 974 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1036 153
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 299 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 284 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 247 19
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 370 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 238 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1008 157
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 234 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1154 135
set_location Data_Block_0/Test_Generator_0/Test_Data_6[7] 1084 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1233 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 596 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 181 31
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 918 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 713 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1309 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 194 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 413 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 349 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 638 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 275 22
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 224 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 234 28
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 992 190
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1351 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 289 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 216 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 875 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 276 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1272 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 211 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 352 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 903 181
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 253 73
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 990 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1254 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1343 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 262 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 607 78
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 337 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 291 70
set_location Data_Block_0/Test_Generator_0/Test_Data_1[11] 668 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1228 160
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_0 210 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1906 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 276 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 295 37
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 278 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6] 500 84
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 364 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 387 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 276 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4] 472 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 175 30
set_location Data_Block_0/Test_Generator_0/Test_Data_5[0] 1060 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1990 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 269 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 670 79
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[2] 230 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1012 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 887 181
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1256 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 600 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 980 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 888 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 421 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1008 156
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 1280 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1314 198
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1334 208
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 907 105
set_location Data_Block_0/Communication_Builder_0/next_state[13] 847 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3] 484 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 470 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 661 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 536 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 708 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1192 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1032 181
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 373 51
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 265 75
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 211 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 447 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 338 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 396 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 462 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1334 193
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1281 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1166 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 292 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 426 75
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 230 72
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 268 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 390 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 350 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22] 377 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 248 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1052 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1150 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1011 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 316 76
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 856 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1178 159
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 309 30
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 291 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2119 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 263 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 411 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 265 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1165 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 710 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 614 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1137 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 347 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 271 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1176 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 986 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1325 145
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 962 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 787 345
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1144 157
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 728 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 665 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 270 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 179 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 397 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 184 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 267 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 473 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 348 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1039 180
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 348 63
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 844 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 261 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1142 157
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 441 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 351 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8] 936 133
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 381 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 549 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 988 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 386 54
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 231 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11] 1356 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 359 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 272 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 1080 115
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 376 76
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 825 129
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1338 208
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[8] 164 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 307 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10] 732 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1177 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1154 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 184 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 282 25
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 237 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 244 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 232 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 412 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2230 192
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 342 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 892 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 682 81
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 906 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 885 136
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 305 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 384 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 487 85
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 1447 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1276 160
set_location UART_Protocol_1/mko_0/counter[7] 195 136
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1524 157
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 372 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 258 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 351 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 609 73
set_location UART_Protocol_1/mko_0/counter[3] 191 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 331 60
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 820 129
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 297 69
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 300 16
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 229 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a3 669 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 593 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 1375 175
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 366 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1181 160
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 957 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 452 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 271 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 242 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1612 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 350 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 343 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1615 144
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 968 174
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 851 138
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 419 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 290 70
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1165 183
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 886 108
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 364 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 845 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 321 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 246 25
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 237 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 204 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 598 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 231 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 422 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1168 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 605 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 319 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 421 72
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 262 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1478 42
set_location UART_Protocol_0/mko_0/counter[11] 221 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 416 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 464 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1343 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 665 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 392 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 594 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 249 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 506 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 835 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 679 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 722 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 436 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 289 34
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 911 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 852 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 189 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 886 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1] 482 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1[0] 588 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 348 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 356 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 239 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1343 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1011 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 459 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 408 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1162 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1047 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 388 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 355 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 369 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1606 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15] 403 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 637 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 330 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 447 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 273 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2374 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 874 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1369 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 231 34
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 218 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 406 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 263 19
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 378 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1251 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 463 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1031 151
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 360 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 298 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 501 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1018 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 330 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 944 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1332 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 608 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1426 363
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 266 21
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 374 72
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n1 366 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1259 171
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 346 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 425 70
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[11] 203 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 297 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIAOVH[4] 681 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2266 276
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1004 198
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 536 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 816 130
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 232 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 291 22
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 373 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 193 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1482 150
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 896 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 276 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 416 64
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 1456 235
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 884 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 629 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8] 476 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 847 126
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 381 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1168 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 466 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 314 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 247 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 642 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 238 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 285 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8] 1085 115
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 296 34
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 949 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 235 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 712 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 727 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1208 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8] 839 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 666 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 317 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13] 629 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1379 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 290 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 376 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 987 273
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1491 288
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 317 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5] 407 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 633 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 313 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1253 222
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 711 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1163 142
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 1569 136
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 243 69
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1007 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI0F7S[7] 909 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1351 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1586 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 303 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1053 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 1089 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1259 222
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 1254 222
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12] 401 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 730 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13] 630 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1166 214
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1337 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1315 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 679 100
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 887 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 326 76
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 320 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 416 55
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 894 172
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 387 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1049 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 873 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 887 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 1080 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1247 291
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 411 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 305 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 371 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1115 184
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 867 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1080 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 273 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 992 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1232 145
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 849 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 991 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 243 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 233 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 427 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1172 282
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 906 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 816 129
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2_RNI1QSO[4] 187 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1281 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 320 61
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 387 75
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 991 201
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 236 51
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 994 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 964 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 497 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1337 151
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 845 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 628 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4] 498 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1017 136
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 232 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_2 425 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 627 79
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 233 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8] 833 136
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 989 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 298 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 646 69
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 844 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 257 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 485 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1507 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1187 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 367 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 446 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 495 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 395 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 344 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 1325 198
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 393 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 288 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 503 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 672 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 438 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 596 73
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1378 207
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 992 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1090 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1235 160
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 273 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 881 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 387 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 281 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 537 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 272 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNIPV8A1 910 108
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1254 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 229 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1363 208
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 374 73
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 230 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 272 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 733 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 324 61
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 235 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 386 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 222 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 285 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 271 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 986 201
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1175 210
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 908 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1048 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1253 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 440 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 279 33
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 369 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 402 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 363 60
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1342 208
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 221 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1327 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 606 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 292 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 293 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1509 150
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 214 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6] 381 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 434 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 589 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 345 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 308 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 496 79
set_location UART_Protocol_0/mko_0/counter[13] 223 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 361 64
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1249 192
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 392 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 448 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 345 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 987 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 302 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2049 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 257 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 994 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 438 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 252 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI46EK3[0] 660 75
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 204 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1481 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1315 199
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 354 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 282 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 249 16
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 261 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 556 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 988 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1164 213
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 893 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29] 310 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1524 246
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 877 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 865 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1362 208
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 956 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 223 45
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 219 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 253 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 672 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1327 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1342 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 696 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 403 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 907 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1172 214
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 180 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 604 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 247 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 978 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 451 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 370 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 342 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 441 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1333 199
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[7] 655 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 332 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 354 60
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 855 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 716 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 338 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1340 210
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 241 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1037 153
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[4] 160 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1173 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 486 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 486 85
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 205 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 681 73
set_location UART_Protocol_1/OR2_0 214 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 343 76
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 204 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 518 255
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 385 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 653 79
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 278 15
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 180 135
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 268 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10] 653 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 304 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 280 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 342 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 433 70
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[8] 656 91
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1002 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 663 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1043 153
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 234 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 326 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 367 28
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[26] 182 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 270 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 832 136
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 820 133
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1339 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 299 199
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 216 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 309 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 649 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 229 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 397 72
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 250 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 285 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 337 28
set_location UART_Protocol_0/mko_0/counter[0] 210 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 427 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 364 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1376 208
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 301 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 597 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 417 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 293 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 469 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 201 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 938 129
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 228 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 409 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 292 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 298 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 182 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 388 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1333 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11] 643 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 440 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 297 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 158 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 304 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1171 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 420 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 304 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1256 199
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 415 64
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 772 187
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 295 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 283 64
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 860 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1255 223
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 260 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 348 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 234 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23] 393 55
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 1272 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1332 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1174 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 259 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 624 82
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 265 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 990 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 402 58
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[13] 205 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 395 61
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 268 75
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[5] 451 64
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 246 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 866 130
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 880 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 437 70
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[3] 235 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9] 1089 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 371 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 406 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 306 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6] 474 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 476 91
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 228 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 303 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 333 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 321 60
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 984 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1063 150
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 320 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 298 9
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 832 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 716 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[10] 498 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 834 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1391 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 1085 133
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 547 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 369 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 356 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 468 87
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1321 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 239 27
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 925 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 621 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21] 301 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 819 130
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 490 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 294 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 436 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 829 123
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 233 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 344 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 419 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 440 97
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 306 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 189 201
set_location Data_Block_0/Communication_Builder_0/next_state[11] 842 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 633 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 454 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 677 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 640 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 451 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 342 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 880 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 984 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 652 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9] 669 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 467 73
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[25] 217 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 894 159
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 367 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 663 75
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[31] 223 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 308 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 441 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1480 150
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n2 230 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 297 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 848 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 673 78
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 881 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 355 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 429 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1491 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 891 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 643 75
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 842 139
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 416 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 177 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1229 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 434 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 342 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 200 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 389 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 413 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 348 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1340 187
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 365 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1297 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1014 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 255 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1164 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1309 198
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1298 363
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2] 306 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 275 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1234 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 338 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 314 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNI8DLR 904 108
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 174 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1161 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 489 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1160 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 595 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 281 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 884 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8] 730 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 1081 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 271 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 282 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1315 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 291 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 744 154
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[11] 659 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 417 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1250 172
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 276 16
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1340 208
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 291 61
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 311 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 609 78
set_location UART_Protocol_1/mko_0/counter_5_axb_4 182 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 247 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1151 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1] 601 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 330 57
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 235 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 339 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 412 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1042 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 296 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 1090 127
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 350 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1336 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 299 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 268 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 819 129
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 354 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 317 69
set_location UART_Protocol_0/OR2_0 222 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 230 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1114 184
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[1] 157 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 398 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 406 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1172 153
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 870 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 278 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 190 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 657 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 836 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1321 102
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 467 63
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 170 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 414 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 254 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1314 199
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 539 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1145 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 891 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 235 34
set_location Data_Block_0/Test_Generator_0/Test_Data_3[10] 775 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 375 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 365 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 468 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 468 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 672 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 162 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 668 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1152 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1259 198
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 922 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 831 127
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 847 166
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 380 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 318 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1563 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 262 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 454 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 202 37
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 232 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1104 184
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 325 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1168 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 605 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 332 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 340 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 880 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1317 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 631 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1338 199
set_location UART_Protocol_0/mko_0/counter[7] 217 82
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 248 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 420 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 337 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 254 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 231 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1] 308 58
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 236 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1253 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 413 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 264 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 878 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 1248 222
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 850 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 979 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1180 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 426 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 989 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 406 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1626 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 367 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 429 73
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1006 180
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 887 172
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 830 129
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 451 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 327 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 275 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 247 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1506 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 479 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1299 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 647 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11] 785 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 889 159
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 822 133
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1255 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 317 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 324 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 349 30
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 251 45
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 301 31
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 318 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1560 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 351 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 418 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 317 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 998 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 344 82
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 891 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 403 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 303 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 290 18
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1335 208
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 908 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 457 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 274 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 939 69
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 986 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1153 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1340 199
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 830 133
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 919 181
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 304 16
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 224 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 245 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6] 474 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 478 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 982 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 284 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1504 151
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 184 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 846 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 432 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 245 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 439 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 991 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 231 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 366 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 362 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 246 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 338 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1041 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1033 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1167 214
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 282 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 531 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 269 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 271 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 282 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1006 97
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 237 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 399 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIF1OK1[8] 905 108
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 419 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 1166 210
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 879 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1171 214
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 409 57
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 881 175
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1355 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1032 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 234 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 347 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 287 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 346 58
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[24] 216 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 512 106
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1333 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[14] 600 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1615 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 654 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1039 150
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 232 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 331 57
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 360 75
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 229 42
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 726 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 230 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 461 79
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 984 190
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14] 397 54
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 363 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB2971 908 108
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 231 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 371 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 331 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 348 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 326 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 879 234
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 283 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1280 159
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 966 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 397 58
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 827 129
set_location UART_Protocol_1/mko_0/counter[6] 194 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 189 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 257 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 301 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1256 222
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 431 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 424 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1297 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5] 473 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 367 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1352 207
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 467 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 268 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 605 69
set_location UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 362 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 363 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1335 192
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 229 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 348 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 352 70
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1000 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1190 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 728 145
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 824 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 257 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 354 76
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 786 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 362 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 247 64
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 373 78
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 220 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 623 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2007 306
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 448 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 883 108
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 309 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1252 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 295 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 255 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 333 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1008 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 185 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 339 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1015 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 366 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 835 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 379 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10] 741 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 243 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 324 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 394 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 492 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 299 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 679 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 620 151
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 219 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1031 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1004 100
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[4] 228 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1] 308 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 318 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIUNO73[4] 694 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 425 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 1329 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 249 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 591 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 253 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 993 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 497 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 168 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 175 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 828 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 500 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 305 30
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 310 33
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 371 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1038 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0] 487 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_1_i_o3 671 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1757 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1199 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2] 468 84
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 361 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1339 186
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 307 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9] 486 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1400 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1016 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1375 208
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1834 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1275 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 332 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1042 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1227 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 602 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[11] 472 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1169 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1081 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1205 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1233 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1182 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 282 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4] 469 87
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1007 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1334 186
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 992 181
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[20] 176 25
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 721 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 293 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 253 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 246 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 233 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1752 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1331 100
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 228 72
set_location UART_Protocol_0/mko_0/counter[4] 214 82
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 816 126
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 247 72
set_location UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 276 22
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 360 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 734 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1332 145
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n1 231 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 228 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1187 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 1242 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1023 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 835 132
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 301 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1387 201
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1525 246
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 361 31
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 384 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 270 25
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[10] 202 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 348 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1140 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2194 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8] 632 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1596 126
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 385 78
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 240 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 723 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 878 168
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 1532 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1036 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 287 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 255 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 997 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1614 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 272 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1186 160
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 924 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1189 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 618 151
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 837 132
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 353 60
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 283 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 618 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 607 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1203 145
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 895 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1179 159
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[17] 173 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2222 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1164 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1603 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 496 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1016 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 415 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1257 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1189 142
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 171 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 302 34
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 273 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1045 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 300 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 1087 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 361 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 371 25
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 828 133
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 534 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 273 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 211 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1526 247
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 319 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 254 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 670 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 347 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 646 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 410 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 393 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 331 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 360 60
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 995 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 732 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 252 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1230 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1166 213
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 610 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 600 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 405 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 289 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 625 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1340 192
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 402 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 241 16
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 279 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 484 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 237 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 903 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 405 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 300 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1171 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1303 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 595 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1014 136
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 535 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 335 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 457 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1146 156
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 264 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 401 73
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 253 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 285 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 645 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 990 135
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 372 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 888 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 253 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 403 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 265 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 437 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 326 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 660 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 275 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 312 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 428 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 258 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 391 60
set_location Data_Block_0/Test_Generator_0/Test_Data_2[11] 728 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 885 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 1062 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 331 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1310 199
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 239 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1674 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 591 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 370 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 327 63
set_location UART_Protocol_0/mko_0/counter[21] 231 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 627 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 398 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1341 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1005 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 242 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 278 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 295 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 2333 315
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 278 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 258 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 530 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 897 109
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 374 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 355 70
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 899 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 953 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_4 454 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 297 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 997 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1034 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1193 141
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 992 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 725 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 240 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_4 880 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 628 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 301 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 941 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1159 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 232 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 284 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 616 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 273 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 590 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 350 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 1093 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 679 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 321 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[12] 480 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 273 30
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 369 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 387 69
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 222 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 361 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 322 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 417 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 871 135
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 357 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 313 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 320 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 665 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 320 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10] 733 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 408 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 596 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 612 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 867 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 676 321
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 961 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 182 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 878 133
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 392 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 270 15
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 1527 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 408 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 268 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 902 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 994 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 945 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 334 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 316 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1172 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 2004 342
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 660 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1388 144
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 188 24
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 231 37
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[6] 162 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 469 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 297 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 347 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 302 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 259 16
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 318 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1832 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 289 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 442 75
set_location UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 277 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 334 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1336 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1314 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 362 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 323 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 490 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 223 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 252 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 423 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2] 615 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 1190 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 626 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1339 150
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 282 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1035 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 404 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1164 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 245 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 270 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 267 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 987 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 241 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1599 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 392 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 358 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 359 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 330 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 228 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 331 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 271 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 939 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 439 69
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 271 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 951 97
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1324 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 311 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1170 145
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 380 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 231 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1355 207
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 478 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 313 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 600 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1379 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1322 159
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 392 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1422 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 389 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 433 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 749 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20] 307 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 445 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 251 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1341 199
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 363 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 711 165
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 864 171
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 338 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 307 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2264 276
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 273 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1186 142
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 283 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 600 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1040 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 278 72
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 396 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 456 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 336 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 246 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1252 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1603 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_1 593 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 275 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 337 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1626 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 414 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 261 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 307 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 271 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 343 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 426 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 240 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 1380 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 973 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 601 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 302 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 901 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 287 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 277 25
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 216 46
set_location UART_Protocol_0/mko_0/counter[5] 215 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1226 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 115 282
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 904 112
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 316 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 671 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 240 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 266 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 384 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 1346 216
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 358 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 256 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 260 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 470 75
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[4] 380 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 331 82
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 891 175
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 236 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 422 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 231 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 595 69
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 993 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 605 79
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 818 126
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 1190 174
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 252 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 216 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 215 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 397 70
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1339 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1161 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 203 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1185 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 626 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1047 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 319 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 907 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 314 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 285 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 340 61
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 376 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 381 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 500 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 291 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 984 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 275 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 307 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 492 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 594 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 410 82
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 285 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1255 171
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 458 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 251 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 347 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 505 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 271 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 358 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 280 70
set_location UART_Protocol_0/mko_0/counter[23] 233 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 1085 97
set_location UART_Protocol_1/mko_0/counter[8] 196 136
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 233 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 545 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 458 97
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 312 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 326 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 606 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 328 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 986 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 391 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 422 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 465 64
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 279 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 305 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1224 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 627 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1328 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 258 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 704 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1330 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO 426 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 293 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 238 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10] 789 109
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 920 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 592 73
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 877 172
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1374 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1019 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 392 61
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 281 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1325 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 473 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1312 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10] 652 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 480 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1012 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 174 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 352 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 228 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 593 73
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 302 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 273 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 257 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1329 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 325 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1340 193
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2114 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 330 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8] 993 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 1074 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 444 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 986 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1629 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 979 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1561 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1308 199
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 352 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 280 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 836 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1156 135
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9] 467 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28] 302 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 603 73
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[30] 222 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 368 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 272 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1087 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 250 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 636 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 346 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9] 1089 133
set_location Data_Block_0/Communication_Builder_0/next_state[4] 846 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1231 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 324 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 345 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 456 76
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[19] 211 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 418 69
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 308 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1272 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2227 192
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 415 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1102 190
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1145 198
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 406 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1033 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 225 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1045 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1248 199
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 302 27
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 402 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 342 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 344 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 505 91
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 899 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 863 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 253 70
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 1274 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1034 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 316 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 347 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 256 19
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 217 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11] 1153 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 879 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 924 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 666 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 670 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 369 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 371 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 891 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 450 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 411 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1576 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 600 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1368 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1035 151
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 204 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1010 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 241 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 232 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8] 310 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 957 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 611 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 452 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1167 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 308 28
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 886 172
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1251 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 884 181
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 355 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 294 22
set_location Data_Block_0/Test_Generator_0/Test_Data_4[5] 1082 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27] 342 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 293 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1494 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1035 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 616 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 446 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 479 85
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[18] 210 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 335 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 249 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 464 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 304 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 413 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 557 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 230 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 503 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 367 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 378 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 591 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1503 151
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1248 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 678 75
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 172 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1055 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 322 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 361 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 610 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 413 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1339 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 608 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7] 475 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 273 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 617 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1313 99
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 238 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 439 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 546 70
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 989 202
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 528 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1163 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 313 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 444 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 425 57
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 1338 103
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 244 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 331 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 387 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 450 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 421 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1372 208
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 236 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1169 211
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 264 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 356 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 306 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1033 154
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 385 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 435 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 945 133
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 378 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 351 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 248 15
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 264 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 416 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1198 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1343 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 862 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1273 159
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 997 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1224 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 294 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1616 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 284 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 482 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 377 76
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 208 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 943 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1043 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 342 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 362 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 433 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 1077 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 452 54
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 1369 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 634 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 1272 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 282 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 286 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1533 246
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 172 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 253 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 396 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 408 58
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1377 207
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 263 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 886 168
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 1330 198
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 484 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 427 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 236 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 356 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 385 69
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 262 72
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 217 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1038 153
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1000 199
set_location Data_Block_0/Communication_Builder_0/next_state[7] 848 132
set_location Data_Block_0/Communication_Builder_0/next_state[1] 824 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1011 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 231 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1331 207
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 1277 274
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 875 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 388 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1175 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 243 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 187 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 640 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4] 396 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 166 37
set_location UART_Protocol_0/mko_0/counter_5_axb_4 205 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 590 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 674 81
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 313 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 563 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 809 222
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 301 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 359 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1606 124
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1002 192
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[22] 178 25
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 309 28
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 841 130
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 199 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 416 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 304 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 316 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 612 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 384 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 297 19
set_location Data_Block_0/Test_Generator_0/Test_Data_4[6] 1083 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 414 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 497 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11] 781 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 164 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1003 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1060 171
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1534 246
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 631 82
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIMLOK1 282 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 338 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1338 210
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 443 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 457 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 227 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 238 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 1379 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 317 81
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 995 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 460 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 333 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 873 109
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 228 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 218 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1374 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 255 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 469 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 269 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 980 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 311 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 748 154
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1174 210
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 259 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 902 112
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 368 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 900 112
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 458 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8] 1548 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 447 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 424 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 401 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 200 30
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 378 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 885 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 367 31
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 996 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 481 85
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 907 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1051 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 268 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11] 1152 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 281 70
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1492 130
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 365 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 243 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 457 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 332 58
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 878 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 235 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 725 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 440 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1041 150
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 301 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 659 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_RNO 665 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 798 265
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 270 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 291 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 477 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 275 69
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 241 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 494 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 371 22
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 923 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 453 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 1277 273
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 670 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 369 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 430 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 447 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 457 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 360 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 352 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1183 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 254 63
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 829 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 646 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1605 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8] 462 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 470 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 619 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 252 27
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 281 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 631 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 1090 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 288 33
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 985 202
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 369 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 254 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1249 223
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 750 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1009 157
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10] 1080 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 338 79
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[3] 449 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 179 37
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 284 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 427 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 288 73
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 890 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 990 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1020 156
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 965 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 328 73
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 272 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 470 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 349 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 237 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 451 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 398 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 332 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 633 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 815 222
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 394 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 675 321
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 329 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 311 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1282 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 256 16
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 194 132
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 727 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 254 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 358 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 212 34
set_location Data_Block_0/Test_Generator_0/Test_Data_6[3] 1080 127
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 218 46
set_location Data_Block_0/Test_Generator_0/Test_Data_1[4] 661 136
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 888 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 284 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1334 198
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1989 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 392 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 255 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1179 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 598 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 343 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1039 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 605 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 317 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 432 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 450 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1371 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 203 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 462 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 403 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 408 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 273 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 977 97
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 321 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 254 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 345 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 981 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1169 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 318 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 405 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1184 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 630 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 667 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 298 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 632 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 240 34
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 821 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 440 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 1595 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 636 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 321 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 320 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 645 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 633 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 367 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 241 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 279 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 463 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 287 34
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 354 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15] 403 55
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 231 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1046 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 299 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 336 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1015 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 709 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 307 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 247 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2226 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 442 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 314 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 228 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 995 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 462 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 325 82
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 284 16
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 886 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 179 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 1085 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1371 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 288 21
set_location Data_Block_0/Test_Generator_0/Test_Data_3[7] 772 109
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 241 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 898 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 399 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 249 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 484 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8] 1072 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 353 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 983 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 182 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1153 135
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 293 30
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 308 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1498 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 191 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 705 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 300 28
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 312 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 975 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 883 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 884 180
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 168 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 833 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1010 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 646 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1037 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 812 222
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 352 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 294 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1319 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 626 79
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 850 174
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 236 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 431 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 1314 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 268 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 465 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 355 30
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 206 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 434 55
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 224 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 350 72
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 234 45
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 817 132
set_location UART_Protocol_0/mko_0/counter[6] 216 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 240 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3] 499 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 264 63
set_location UART_Protocol_1/mko_0/counter[15] 203 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 491 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 403 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 356 58
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 301 16
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 285 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 257 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 670 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1173 214
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 904 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 238 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 706 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 351 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 335 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1316 192
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 285 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 597 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 231 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1167 145
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 883 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 483 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 291 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 175 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1320 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 314 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1153 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 289 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 358 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 423 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1032 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 245 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 273 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 248 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9] 661 133
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 315 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 339 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18] 400 54
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 277 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 711 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 616 78
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1531 246
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 305 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 343 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 252 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 785 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 610 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 242 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5] 492 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[10] 483 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 373 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1140 157
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 655 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 291 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1235 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 986 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 346 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 259 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 289 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10] 1083 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 272 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 459 55
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 266 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 405 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 469 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1342 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1343 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1134 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 443 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 833 129
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_2 887 105
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 371 61
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1000 190
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 360 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 294 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15] 625 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 299 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 606 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 614 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1015 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 244 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 631 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 386 61
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 205 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8] 937 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 893 169
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 343 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 400 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 459 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 886 136
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 882 108
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 332 28
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 823 133
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 226 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17] 304 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 306 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 737 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 291 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1141 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1182 159
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 224 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 404 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 246 33
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 319 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 255 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 319 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 433 63
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 362 76
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 1089 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1029 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 418 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 325 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 296 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 839 129
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 289 198
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 822 126
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 377 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 354 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a3_0 481 81
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 225 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1140 186
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 451 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 426 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 984 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 268 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 727 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 348 31
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 286 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 303 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 356 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 784 63
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 307 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 459 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 193 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 251 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1146 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 254 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1204 145
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 227 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 487 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 889 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1555 145
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 881 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 398 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 360 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 325 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1601 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 709 160
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 284 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 387 64
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 317 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 1237 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1369 145
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[21] 177 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 405 61
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[0] 209 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 457 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 413 58
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 234 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 312 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1351 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 443 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 986 216
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 339 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 669 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 2035 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 323 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 966 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 414 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9] 1087 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 452 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1091 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 340 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 229 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 409 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 259 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 997 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 463 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1602 309
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 202 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 639 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 611 82
set_location Data_Block_0/Test_Generator_0/Test_Data_2[1] 663 85
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 372 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 265 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 993 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1382 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 866 136
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1348 208
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1705 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 435 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 339 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 276 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 362 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 884 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 458 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 457 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 615 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1302 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 315 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1319 100
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 366 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 260 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1496 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 262 64
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2_RNI1QSO[4] 208 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 337 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1110 183
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1168 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 277 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 541 309
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 892 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 246 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 607 79
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 987 190
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 888 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 489 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1113 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 440 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 325 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 342 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 297 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 286 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 477 81
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 250 73
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1257 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1550 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 336 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 212 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 228 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 872 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 675 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11] 454 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 267 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 265 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 971 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 178 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 699 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 681 100
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 264 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 883 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1605 141
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 499 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 393 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 903 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 628 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 590 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 176 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 397 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 270 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 416 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 423 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 878 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 806 223
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 332 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2072 117
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 373 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 404 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 410 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1235 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 233 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 448 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 553 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 895 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1399 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 157 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1170 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 495 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 461 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 279 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 347 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 398 70
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 176 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1257 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4[2] 670 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 411 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1278 159
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 876 175
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1002 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26] 346 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1013 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 350 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 589 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 761 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 249 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 364 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 501 91
set_location Data_Block_0/Test_Generator_0/Test_Data_5[11] 1076 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 993 174
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 300 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 437 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 178 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 458 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 292 30
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 206 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 339 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1617 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 271 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 398 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1311 199
set_location Data_Block_0/Test_Generator_0/Test_Data_7[11] 944 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 246 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 703 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 611 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 668 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 309 76
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1353 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 311 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 168 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 747 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1177 142
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1367 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1370 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 1257 222
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 266 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 466 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 416 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 344 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1258 223
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 986 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 264 70
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 367 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 588 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 174 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 457 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1599 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1175 214
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 207 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 503 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0 882 105
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 823 129
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 300 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 960 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 425 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 302 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 413 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1331 208
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 942 145
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1002 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1615 123
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 996 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1335 187
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 324 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1340 186
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 315 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0_0 590 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 555 70
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 880 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 176 36
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 374 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 272 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 463 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 603 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 645 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 235 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 292 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1175 154
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 366 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 625 324
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 375 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 370 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 391 76
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 993 202
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 221 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1338 150
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 740 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 1374 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 462 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1551 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 995 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 538 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 297 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 992 157
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 987 202
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 215 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1499 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 612 70
set_location Data_Block_0/Test_Generator_0/Test_Data_7[5] 938 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 330 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 365 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 982 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 319 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 447 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 245 31
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[12] 204 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 441 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 715 160
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 427 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 258 22
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 308 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 668 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 161 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 322 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1169 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 362 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 191 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 361 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 642 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 324 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1335 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 234 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 383 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 421 79
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 205 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1169 210
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1527 309
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10] 788 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 169 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 434 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 1088 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 229 69
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 267 69
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 992 202
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1009 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 304 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10] 787 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1327 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 608 70
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 376 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 815 223
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1332 192
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 274 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 335 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 388 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1611 123
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 222 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1259 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 288 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 339 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 467 88
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 304 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 890 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 980 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 898 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 502 88
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 287 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 597 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1320 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 290 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 188 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 364 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 616 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1987 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1316 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 252 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1058 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1110 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 661 85
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 902 109
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 314 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 319 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 675 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 402 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 415 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 243 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 306 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 845 126
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 231 48
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 315 19
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[18] 174 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG 1489 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1147 156
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 402 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 466 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1310 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 290 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 310 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 450 97
set_location Data_Block_0/Test_Generator_0/Test_Data_2[4] 721 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 285 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 415 55
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1004 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1028 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 294 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 352 25
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 219 46
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 372 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 617 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 240 21
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 286 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 148 207
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 911 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 886 132
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 396 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 605 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 614 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1158 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 430 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1362 199
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 331 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 408 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 360 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1452 264
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 436 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 1078 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 162 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 306 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 363 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 966 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 335 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 461 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 376 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 207 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 941 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 500 85
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 384 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 291 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 602 70
set_location UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 204 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 784 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 361 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1247 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 839 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_0 591 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2228 96
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[23] 179 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 417 82
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 897 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1508 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 400 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 445 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 416 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 439 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1051 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 359 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 985 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 235 16
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 929 181
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 232 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 507 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 267 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 259 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 293 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 286 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 264 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 287 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 385 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1554 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1336 187
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 386 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1094 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 434 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1232 159
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 892 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 641 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 259 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 392 60
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 280 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 253 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 339 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 998 97
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1250 192
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 247 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1104 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 365 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 638 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 294 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11] 384 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1529 246
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 421 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 423 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 400 60
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 310 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 883 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[10] 634 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 494 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 265 30
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 226 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7] 463 87
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 237 72
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[9] 657 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 433 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 559 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 622 70
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 375 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 432 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 248 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 370 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 273 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1009 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 319 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1177 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1347 217
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 219 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1178 142
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 300 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 849 189
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 210 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 921 345
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 286 18
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 825 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2] 662 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8] 937 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 414 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1373 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 247 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 956 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 649 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 968 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 415 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1155 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 869 135
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 313 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 654 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 496 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 312 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 317 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 499 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1174 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 321 69
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 312 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1308 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 444 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 890 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 345 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 258 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 432 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 868 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 1352 217
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 302 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1250 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 348 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 156 36
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 286 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 812 219
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 252 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 414 78
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 239 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 350 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 237 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 354 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 363 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 640 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 288 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 245 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 235 28
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 317 22
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n4 228 69
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1350 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1165 214
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 458 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 329 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 474 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 282 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 413 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1167 211
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 318 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 240 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 425 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 431 70
set_location UART_Protocol_1/mko_0/counter[1] 189 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 864 136
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 998 190
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 465 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 305 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 305 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 426 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 278 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 381 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 245 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 603 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 368 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2] 493 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 336 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 879 135
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 430 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 357 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 345 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1168 214
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 246 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 260 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 326 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 671 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1020 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 625 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 628 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 343 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 323 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 664 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 2234 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 614 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26] 346 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 617 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 235 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 413 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1232 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 408 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 326 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 292 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 332 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 465 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 1379 255
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 359 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 622 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1062 150
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 401 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 996 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 341 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 269 70
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 213 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1623 96
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 231 72
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 909 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 410 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10] 491 88
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 827 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 671 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 300 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 292 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 829 130
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 283 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1365 208
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 238 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 864 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 628 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 186 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 314 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1562 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 437 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 318 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 268 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 860 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2248 261
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 258 16
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 841 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 260 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 430 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 401 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 661 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 297 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 322 37
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 363 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 311 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 863 136
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 234 51
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 321 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 865 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1526 246
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 849 133
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 1073 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 832 127
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 344 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 433 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11] 315 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 247 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 632 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 266 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 542 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 409 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 731 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1602 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1477 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 639 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 390 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 354 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 415 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7] 481 84
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 244 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 877 174
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 277 21
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 315 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 265 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 424 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 895 160
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 363 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 198 30
set_location UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 227 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 1272 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_5 453 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 369 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 383 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 429 63
set_location Data_Block_0/Test_Generator_0/Test_Data_4[9] 1086 136
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 272 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 399 78
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 222 45
set_location Data_Block_0/Test_Generator_0/Test_Data_7[3] 936 136
set_location Data_Block_0/Test_Generator_0/Test_Data_1[9] 666 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 191 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 379 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 613 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 290 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 759 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 157 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 203 31
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 233 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1050 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1023 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 944 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1106 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1083 150
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 466 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 325 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 252 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1255 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 499 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1278 309
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 284 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2015 315
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 348 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 367 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 448 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 460 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 243 34
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 204 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1017 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1052 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 964 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 287 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 400 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 217 48
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 307 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9] 943 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2281 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1014 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 648 82
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 381 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9] 766 97
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[17] 209 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 470 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 232 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 426 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 786 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 500 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 604 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 358 25
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 394 73
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 215 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1378 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 199 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1229 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 882 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 641 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 899 109
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 301 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 876 174
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 312 43
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 863 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 279 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1098 198
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 234 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 890 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1] 637 75
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 996 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 414 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 548 255
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 279 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 278 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 363 70
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1273 274
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 851 129
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 294 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1350 216
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 168 37
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 384 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 286 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1232 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 357 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 897 165
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 348 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1145 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2010 327
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 348 30
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n3 235 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 475 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 342 61
set_location UART_Protocol_0/INV_0 225 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 263 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 410 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 355 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 313 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 724 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 249 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 352 28
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 993 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 435 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 322 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 294 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 326 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 882 133
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1101 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1319 144
set_location UART_Protocol_1/mko_0/counter[25] 213 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 389 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 512 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 221 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 118 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 830 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1368 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 355 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1105 184
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 476 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 634 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9] 490 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1183 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 338 61
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 372 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 422 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 697 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 406 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1758 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1333 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1191 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 213 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 376 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 749 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 339 21
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 306 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 284 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 442 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 274 46
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 901 180
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 237 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 220 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 271 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31] 341 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 173 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 233 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 266 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 1236 130
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 442 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 283 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 462 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 1273 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 475 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 446 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 267 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 411 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 277 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 355 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1042 154
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 783 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 178 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 615 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 451 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 901 112
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 427 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1179 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 511 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1113 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1254 223
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 350 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23] 393 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10] 858 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 298 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 465 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1225 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 562 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 421 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 274 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1479 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 438 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 362 25
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 189 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1335 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 741 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10] 1082 145
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 364 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 246 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 413 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1314 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 408 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 234 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 890 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 261 34
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 371 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 1326 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1281 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1167 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 354 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 416 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 630 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 267 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1481 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 620 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 264 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1202 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 1570 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 444 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 884 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 897 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 285 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1574 234
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 348 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H 1488 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 261 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 673 118
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 276 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 292 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 349 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 401 60
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 235 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 277 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 305 33
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 220 46
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 228 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 885 108
set_location Data_Block_0/Test_Generator_0/Test_Data_7[9] 942 136
set_location Data_Block_0/Test_Generator_0/Test_Data_1[3] 660 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 619 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1041 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1249 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 300 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 434 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 445 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 349 78
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 186 135
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 998 181
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 307 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 601 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 837 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 222 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 678 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 873 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 365 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 202 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 714 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 459 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1828 261
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 726 144
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 985 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 314 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 739 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 939 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 276 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4] 485 88
set_location UART_Protocol_1/mko_0/counter[4] 192 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 280 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 250 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1170 214
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 230 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 836 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 597 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 600 79
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 990 190
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 438 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 396 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 627 72
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 370 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 264 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1002 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1626 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 266 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 270 37
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 377 79
set_location Data_Block_0/Test_Generator_0/Test_Data_6[6] 1083 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 404 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 433 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 337 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[0] 238 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1614 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 423 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 229 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 221 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 284 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 284 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 340 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1244 291
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 271 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 274 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 965 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 998 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 342 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1612 228
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 239 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1013 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 382 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 205 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 1189 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 385 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 270 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1332 150
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 375 64
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[16] 208 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 650 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1010 156
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 566 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 475 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 249 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 680 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 305 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 591 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 494 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 411 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 636 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 427 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 904 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 993 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 1275 273
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 456 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29] 310 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 417 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 303 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 470 97
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 362 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI70JS[9] 693 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 428 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 953 180
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11] 317 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 190 31
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 928 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 421 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 354 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 257 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 441 64
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[14] 170 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1478 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1628 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 330 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 294 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 836 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 668 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 402 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 606 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 349 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 1089 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 455 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1341 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 888 159
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 370 79
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 995 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1320 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1230 160
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 947 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1009 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 287 79
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 285 15
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 375 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 259 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1342 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[11] 479 79
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 849 129
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 365 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1333 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 241 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 472 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 990 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 357 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1003 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1015 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 278 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 221 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 673 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1375 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1332 199
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 378 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1321 199
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 418 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 345 63
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 380 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 222 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 447 76
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 991 190
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[4] 652 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 993 103
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 232 52
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1001 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 430 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 965 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 403 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 399 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 266 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 698 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 612 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 292 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 385 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 263 27
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 397 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 192 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 985 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 272 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 267 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10] 1090 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 1189 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 297 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 715 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 399 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 291 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 407 73
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[1] 444 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1597 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 386 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 655 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 752 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 289 64
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 989 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 276 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 1322 144
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 308 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1152 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 274 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1339 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 409 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9 455 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1171 136
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 541 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1164 214
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 199 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1334 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 605 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1207 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1340 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 289 199
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 356 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 365 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 230 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 337 81
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 561 70
set_location Data_Block_0/Test_Generator_0/Test_Data_1[5] 662 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 319 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 646 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1107 183
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 315 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 880 168
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 419 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 404 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1613 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 342 28
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[19] 175 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 341 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 388 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 509 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 360 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1485 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 445 75
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 827 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN 975 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 246 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 306 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1256 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 389 55
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 398 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 833 127
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 390 70
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 238 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 437 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 961 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 183 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 881 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 449 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 428 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 177 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 404 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 396 58
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 367 79
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 896 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 468 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1197 141
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 985 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13 447 81
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 226 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1566 136
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 249 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 374 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 375 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 355 31
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 350 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 410 78
set_location Data_Block_0/Test_Generator_0/Test_Data_4[4] 1081 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 279 73
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 278 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10] 529 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 498 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1029 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 320 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 894 160
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 307 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1037 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 170 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 242 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 317 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 669 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 458 75
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 310 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8] 489 88
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 840 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1196 145
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 846 129
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 954 181
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11] 1088 133
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 890 169
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 268 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 262 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1014 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 422 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 465 97
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 222 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 364 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1256 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 403 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 435 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 539 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 1188 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1143 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 251 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 311 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 873 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 482 85
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 382 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 2405 291
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 493 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[12] 493 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 194 31
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 390 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 782 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 272 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 463 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 978 135
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 387 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 404 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 678 82
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1344 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 326 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 842 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1225 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1368 141
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1144 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1607 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 623 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 640 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1380 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1329 145
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 863 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1142 156
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 1562 136
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 848 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1532 246
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 700 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1174 214
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 435 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 406 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 266 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14] 397 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 433 57
set_location Data_Block_0/Test_Generator_0/Test_Data_7[6] 939 136
set_location Data_Block_0/Test_Generator_0/Test_Data_4[3] 1080 136
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 406 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 299 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 174 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 620 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 251 34
set_location UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 168 22
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 303 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1582 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 602 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 267 37
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 280 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 326 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 292 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 734 112
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 948 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 435 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1252 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 341 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 244 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 224 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 319 82
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 270 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 1532 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1317 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 417 70
set_location Data_Block_0/Test_Generator_0/Test_Data_3[11] 776 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1336 150
set_location Data_Block_0/Test_Generator_0/Test_Data_5[8] 1073 115
set_location Data_Block_0/Test_Generator_0/Test_Data_1[7] 664 136
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 393 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1303 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 890 159
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 361 70
set_location Data_Block_0/Communication_Builder_0/next_state[9] 849 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 362 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 714 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1088 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 469 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 608 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 449 63
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 390 76
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 845 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 292 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 680 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9] 994 103
set_location UART_Protocol_1/mko_0/counter_5_s_25_RNO 214 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1366 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 472 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 415 79
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 279 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 410 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 324 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 681 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 192 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 337 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 369 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 343 82
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1257 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 452 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 895 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 658 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 407 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1249 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 391 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 298 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1162 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 655 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1227 159
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 543 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 230 31
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 208 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 738 97
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 175 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 232 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8] 1081 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 265 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 288 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1199 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 277 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 275 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 264 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 170 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 244 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 371 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 626 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 195 34
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 998 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 359 25
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 330 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1170 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 432 96
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 850 130
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 266 37
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 897 180
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 374 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 845 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 176 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1556 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 437 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 895 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1061 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 264 18
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 239 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 889 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 333 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 854 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2361 207
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 817 129
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 228 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1001 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 608 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 405 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 429 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 829 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 791 109
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 308 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 812 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 877 133
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 540 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1194 142
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1003 190
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 889 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 606 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 985 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNITRS11[13] 692 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 312 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 327 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 324 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 651 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 464 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 333 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 460 64
set_location Data_Block_0/Test_Generator_0/Test_Data_2[5] 722 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1576 135
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 847 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 248 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 459 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1106 183
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 851 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1318 199
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 377 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 662 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 457 73
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 323 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 250 25
set_location UART_Protocol_1/mko_0/counter[12] 200 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 285 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 899 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10] 1091 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 269 19
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 985 190
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 239 31
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 358 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 288 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 363 57
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 991 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 990 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 338 28
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1254 193
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[21] 213 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 245 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 296 72
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIEHJ6[12] 223 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1336 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 438 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 395 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 442 58
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[6] 448 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 362 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 387 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 352 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 361 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 419 69
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 387 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 618 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 755 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1181 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 309 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 295 33
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 361 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 618 79
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 988 190
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2070 117
set_location Data_Block_0/Test_Generator_0/Test_Data_5[7] 1072 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 228 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 414 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 476 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 294 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1160 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1331 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 456 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 427 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 991 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1161 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1605 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 470 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 242 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 238 16
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 233 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 301 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3] 639 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10] 374 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 471 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 409 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 243 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 361 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 274 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 266 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 256 27
set_location UART_Protocol_0/mko_0/counter[15] 225 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 296 33
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 878 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 200 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 305 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 613 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 193 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1178 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 313 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1898 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 881 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 366 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 456 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 390 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1039 151
set_location Data_Block_0/Test_Generator_0/Test_Data_6[10] 1087 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1591 145
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 1534 157
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 304 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2] 470 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 985 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 260 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 277 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 391 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 270 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 1087 133
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 226 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 229 52
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 817 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 318 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 736 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 313 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 185 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 942 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 250 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 432 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 360 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 627 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 264 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 477 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 439 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 178 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1383 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 269 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 356 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 420 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 977 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 981 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 409 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1017 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1056 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1154 141
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 841 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 498 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 656 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 830 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 295 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 994 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 298 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 320 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 257 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 421 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 902 111
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 272 18
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 266 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 272 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1986 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 426 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1112 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 640 76
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 959 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 273 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 668 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 1571 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 415 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1082 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 405 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 418 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r 485 82
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 988 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 496 82
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 316 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1333 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1040 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 485 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1256 198
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 894 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 390 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 453 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9] 1086 133
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 245 69
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 395 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 268 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1183 160
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 318 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30] 372 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 417 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 311 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 623 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 311 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1170 213
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1317 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 601 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 445 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 300 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 387 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 208 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 339 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 240 31
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 854 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 888 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1479 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11] 667 133
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 900 109
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 237 73
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 282 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 621 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 282 33
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 383 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 332 79
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 323 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 887 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4 401 63
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 286 22
set_location Data_Block_0/Test_Generator_0/Test_Data_5[6] 1071 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 265 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1105 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1230 159
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1311 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 440 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 443 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 313 82
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 842 130
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 217 72
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 274 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1553 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1488 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10] 1086 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25] 384 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 450 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 471 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1333 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1012 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1033 151
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1347 208
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 412 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 355 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 340 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 672 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 287 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 438 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1233 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1321 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1351 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1330 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 295 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 1385 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 622 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 295 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 868 135
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 355 60
set_location UART_Protocol_1/INV_0 370 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 436 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 860 175
set_location Data_Block_0/Test_Generator_0/Test_Data_3[0] 781 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 373 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 418 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 228 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 743 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 265 64
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1002 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 224 34
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[15] 171 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 357 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1339 199
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 233 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 661 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1337 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 635 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 464 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 645 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 217 46
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 368 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 778 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 630 78
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 264 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 895 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 253 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 474 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 994 97
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1007 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 290 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1166 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 270 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 550 315
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 285 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 344 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 463 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 360 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 355 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 292 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 381 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 269 31
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 819 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 229 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8] 435 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 1090 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 330 60
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 826 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1338 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 849 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 962 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22] 377 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 277 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 296 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 619 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 319 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1615 309
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 291 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1009 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 612 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 183 34
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 235 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 419 64
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 369 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 701 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 990 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 239 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 366 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 421 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 619 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 742 154
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 840 166
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1332 210
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 469 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 301 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 390 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 270 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 662 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 392 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 172 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 326 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1343 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 356 61
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 251 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 225 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 880 174
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 825 127
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 957 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 623 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1395 141
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 392 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 474 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 650 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1313 199
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 230 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 897 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 318 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1349 363
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 226 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 441 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 369 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 2034 342
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 994 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 231 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1322 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1209 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1149 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 283 30
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 967 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 864 132
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 283 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1112 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5] 631 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1018 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1059 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 644 79
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 990 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 247 25
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[0] 176 22
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 279 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 235 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 410 61
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[23] 215 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0[0] 592 75
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 355 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 242 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 298 198
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 488 85
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 377 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 416 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 609 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 356 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 386 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 327 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 305 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1233 160
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1360 208
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 1091 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 864 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 192 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 267 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 271 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 351 55
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 236 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 474 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1182 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 499 82
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_0 280 21
set_location Data_Block_0/Test_Generator_0/Test_Data_2[6] 723 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 871 133
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 248 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 365 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 632 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 428 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 328 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1985 69
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 898 172
set_location UART_Protocol_1/mko_0/counter[19] 207 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 270 16
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 885 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 362 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 663 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 304 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 884 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 435 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 726 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 277 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 289 21
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 271 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 452 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 1059 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 210 30
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 253 46
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 306 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 1386 228
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 356 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 281 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 193 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 406 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1391 145
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 364 76
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 1058 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[14] 604 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 991 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1088 150
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 1324 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1160 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 331 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 295 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 281 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 266 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6] 487 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1013 157
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 353 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 436 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 297 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 272 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1476 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 266 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 564 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 869 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 279 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 656 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 327 82
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 348 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1050 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 402 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 197 31
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 228 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1144 199
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 859 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0] 482 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1080 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 838 127
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 356 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 1517 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 402 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 368 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 309 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 1091 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 404 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1000 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 337 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 431 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1609 336
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1362 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 316 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 255 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 221 46
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 287 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1004 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 240 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 434 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1148 157
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 896 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1335 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 351 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41 984 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 305 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1016 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 385 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 410 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 225 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 349 57
set_location UART_Protocol_1/mko_0/counter[5] 193 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 433 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 448 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 355 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 643 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 281 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 752 153
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1001 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1183 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 316 25
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 233 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 432 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 989 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5] 486 88
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 853 181
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2[4] 181 135
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 883 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 266 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1089 150
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 882 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1597 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 355 27
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 319 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 237 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 389 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 436 64
set_location Data_Block_0/Test_Generator_0/Test_Data_5[3] 1068 115
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 989 190
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 204 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 203 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 462 64
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 827 130
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1256 223
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 610 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 877 135
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 337 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 275 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1477 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD 992 156
set_location Data_Block_0/Communication_Builder_0/next_state[3] 841 129
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 389 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 244 34
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 223 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 492 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 624 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 363 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 471 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1372 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 472 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 369 69
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 277 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 328 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 442 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 383 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1624 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 350 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 883 160
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 309 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO_0 878 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1480 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 236 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 594 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1165 136
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1000 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 456 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1338 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 508 309
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 176 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 993 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 287 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 350 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 967 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 338 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 363 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 425 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 401 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 638 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 159 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 415 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 1191 174
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 899 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 617 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 261 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 235 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 239 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 351 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIT9552 648 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 430 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 963 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 279 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 458 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 468 82
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 254 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 367 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 891 109
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 362 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 478 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 646 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 186 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 565 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 257 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 259 18
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 275 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 779 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 427 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 278 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 975 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 303 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 201 34
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 391 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1253 223
set_location Data_Block_0/Test_Generator_0/Test_Data_4[10] 1087 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 278 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 650 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 1180 159
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 301 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 258 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1197 145
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 294 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 289 33
set_location UART_Protocol_1/mko_0/counter[18] 206 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1323 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 478 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 267 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1014 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1377 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 464 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 360 63
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 890 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 177 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1027 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 863 198
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 390 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 627 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 350 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 371 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 293 60
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 226 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 673 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 263 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 398 72
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 386 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 247 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 880 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3] 471 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1231 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 607 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 393 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 302 10
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2[4] 209 81
set_location Data_Block_0/Test_Generator_0/Test_Data_6[4] 1081 127
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 963 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1330 145
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1003 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 620 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 289 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 296 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1016 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 257 34
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 313 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 171 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 427 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 451 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 380 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 359 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 805 222
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 263 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 626 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1320 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 867 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 273 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 277 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1335 199
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 995 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 290 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 873 189
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO 877 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 264 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 317 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 379 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1019 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 464 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8] 310 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 282 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 186 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 463 73
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[3] 648 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 419 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 422 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1157 142
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 1161 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 261 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 675 81
set_location Data_Block_0/Test_Generator_0/Test_Data_7[4] 937 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 309 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1025 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10] 528 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 746 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1832 255
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 426 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 380 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 588 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 891 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 423 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 236 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 307 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1609 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 496 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 362 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 428 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_0 423 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 206 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 272 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11] 947 133
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 350 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 431 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 292 34
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[5] 197 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 866 129
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 218 48
set_location UART_Protocol_0/mko_0/counter[9] 219 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 676 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 603 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 411 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 1596 124
set_location UART_Protocol_0/mko_0/counter[1] 211 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 391 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1180 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 423 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 494 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 335 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 283 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 357 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 398 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 735 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 283 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 351 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 376 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1199 141
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 232 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 239 52
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 990 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1497 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 180 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 320 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 246 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 307 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 258 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 297 60
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 996 193
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 408 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 267 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 439 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 283 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1530 309
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 416 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 477 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1016 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 248 34
set_location Data_Block_0/Test_Generator_0/Test_Data_1[0] 660 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 256 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 662 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 363 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 407 64
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 995 190
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 384 72
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 190 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 661 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1318 100
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 300 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 408 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 987 157
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 971 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 278 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 337 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1037 154
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 841 138
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 500 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1511 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 266 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 415 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 325 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 880 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 463 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1006 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 430 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 327 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 835 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 266 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 282 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1254 198
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 287 21
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 165 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0 669 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1487 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1175 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 702 154
set_location Data_Block_0/Communication_Builder_0/next_state[6] 849 132
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 848 130
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 704 186
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 246 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 303 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 223 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 398 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 2157 123
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 357 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 354 25
set_location UART_Protocol_1/mko_0/MKO_OUT 187 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 412 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 464 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 287 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1] 469 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 284 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 288 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 832 135
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 295 61
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 236 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 264 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 889 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 415 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 379 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1376 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 712 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 357 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 2371 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1019 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1107 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a3_0 876 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 415 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 724 159
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 950 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 1088 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2217 207
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1831 255
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 404 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 884 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1258 172
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1255 222
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 451 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 414 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 278 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 728 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 645 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 424 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 196 34
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[20] 212 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 344 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 383 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 462 306
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 329 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 277 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 222 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 323 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 372 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 294 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 997 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 999 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1018 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 409 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 284 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1274 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 985 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 271 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1054 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 358 72
set_location UART_Protocol_1/mko_0/counter[22] 210 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 267 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 754 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 199 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 268 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 676 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 878 198
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 349 76
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 821 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1321 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 280 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 364 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1155 141
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 908 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 456 87
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 217 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 597 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1591 144
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[27] 183 25
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 390 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 421 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[0] 661 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1008 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1587 144
set_location Data_Block_0/Test_Generator_0/Test_Data_4[8] 1085 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 237 34
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 236 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1061 171
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 249 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1181 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1830 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1484 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 677 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 1564 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 742 97
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[0] 360 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1130 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1274 160
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 403 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 854 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse 449 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1558 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 404 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 376 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 345 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 384 64
set_location Data_Block_0/Communication_Builder_0/next_state[5] 851 132
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 340 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 350 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 340 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 206 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 369 22
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 237 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24] 387 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 274 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO[0] 625 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1011 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1188 145
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 913 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 315 82
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 282 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 288 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 902 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1316 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 163 36
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 832 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 483 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1187 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 1318 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 429 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO[0] 664 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11] 946 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 370 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 294 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 909 112
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[16] 172 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 713 153
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 887 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 486 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9] 764 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 284 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 361 30
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 221 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 994 157
set_location UART_Protocol_1/mko_0/counter[10] 198 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 262 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 611 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 323 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 337 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 405 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1349 216
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 644 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 906 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 461 87
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 391 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1483 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 303 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 241 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 246 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 319 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 170 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12] 401 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1318 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 898 174
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 948 183
set_location Data_Block_0/Test_Generator_0/Test_Data_2[7] 724 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 420 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 891 160
set_location UART_Protocol_1/mko_0/counter[14] 202 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 297 18
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 390 75
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 284 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 349 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 260 16
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 307 33
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 303 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 254 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 310 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 321 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 329 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 391 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1248 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1478 151
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 270 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 290 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 420 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 476 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 291 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 840 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 602 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 457 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 392 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 601 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 289 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 425 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 719 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 992 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1108 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 603 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 264 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 277 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 349 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1136 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2046 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 461 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 344 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 173 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2066 117
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 267 70
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 276 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 356 27
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 312 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 411 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 494 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 879 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1552 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 336 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 641 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 312 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1373 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 324 91
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[3] 195 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 381 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 407 76
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 232 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 459 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1201 145
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 224 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 308 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 276 37
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 222 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1226 144
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 221 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 975 97
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 234 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1225 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 650 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 245 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 255 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1162 142
set_location UART_Protocol_0/mko_0/counter[2] 212 82
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 954 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 301 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1039 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 672 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 398 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6] 381 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1061 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 393 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1829 255
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 346 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1207 144
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 844 129
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 290 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1082 150
set_location UART_Protocol_0/mko_0/counter_5_s_25_RNO 236 81
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 359 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 259 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 341 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 243 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 599 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 408 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1334 145
set_location Data_Block_0/Test_Generator_0/Test_Data_1[10] 667 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 607 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 984 97
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 956 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 972 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11] 666 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 984 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1194 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 286 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 296 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 454 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/un1_re_set6 450 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 300 267
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 615 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 334 28
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 362 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 267 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 864 130
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 255 46
set_location UART_Protocol_0/mko_0/counter[25] 235 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 379 72
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[15] 207 70
set_location Data_Block_0/Test_Generator_0/Test_Data_6[5] 1082 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 293 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 468 85
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 968 181
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_c1 367 72
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 816 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o3 480 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 879 133
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 1081 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 255 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 466 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 599 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 378 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 316 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 610 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 438 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 408 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8] 1087 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 327 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 902 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1585 145
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 231 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 343 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 434 57
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 824 127
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[1] 366 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 445 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 890 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 335 28
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 220 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 422 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 850 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 740 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 360 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1326 100
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 884 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 601 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 272 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 877 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 734 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 354 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 906 112
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 358 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert 905 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 352 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 347 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1179 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 437 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 844 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 296 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 336 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 875 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 384 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 275 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 444 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 464 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 437 315
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 463 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 600 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1011 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 364 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1158 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 286 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 250 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 374 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 627 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1342 144
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 951 183
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 365 70
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 212 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1015 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 460 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25] 384 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 640 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 423 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 215 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 310 70
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 220 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 588 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7] 488 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 879 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 1187 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 414 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 421 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 402 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 872 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 337 64
set_location Data_Block_0/Test_Generator_0/Test_Data_7[8] 941 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 970 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 424 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1476 150
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 455 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1168 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 231 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 635 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 757 97
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 323 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 738 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 873 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1600 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 282 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1337 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 283 79
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 368 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 996 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 255 28
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 314 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 431 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1278 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 335 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 324 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 411 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 879 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 460 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 449 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1063 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 258 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 437 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 308 70
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 823 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1027 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 247 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 228 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 963 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 270 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 271 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1340 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 843 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 476 88
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[9] 201 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 304 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 901 111
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 356 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1185 160
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 309 16
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 230 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 349 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 908 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 725 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1169 214
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 643 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 435 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 368 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 673 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 350 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 1352 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 730 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 429 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1350 345
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 994 190
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 1086 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8] 1069 142
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 217 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 970 136
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 894 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1165 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1159 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 401 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 353 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 364 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8] 730 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 307 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 262 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1024 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10] 478 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 420 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 286 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1305 145
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 235 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 477 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1102 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 878 180
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1004 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 325 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 388 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 888 169
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 180 234
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 421 70
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 838 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 603 63
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 840 130
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 325 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 275 15
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 289 31
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[29] 221 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 218 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 461 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 877 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1622 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 228 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_7 476 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 196 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 393 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 189 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 322 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1013 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11] 671 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 241 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1028 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1322 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 260 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 601 79
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 905 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 1081 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 438 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 632 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 420 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 217 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 353 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1527 246
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 345 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 892 109
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1349 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 363 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 1091 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1002 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 248 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 452 97
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 833 133
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 988 201
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 882 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 876 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N 984 156
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 842 129
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 194 30
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 221 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1316 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 198 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 357 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 428 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 244 16
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 986 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1313 144
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 216 72
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 999 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1181 145
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 836 132
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9] 1091 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 635 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 661 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 480 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 440 63
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1346 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 359 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 435 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 382 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 313 63
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[14] 206 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 602 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 447 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 242 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 302 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 449 97
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1006 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 260 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 349 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 267 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 306 73
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 216 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7] 399 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 307 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[12] 499 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1203 141
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 476 87
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 321 22
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 239 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 487 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 722 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8] 990 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 268 37
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[28] 220 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 160 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 304 25
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 285 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 907 112
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10] 863 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 356 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 216 49
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 233 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1826 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1195 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 230 34
set_location UART_Protocol_0/mko_0/counter[8] 218 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 234 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 649 82
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 897 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1584 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 256 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1332 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1000 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19] 405 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1022 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 301 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 275 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 636 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 409 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0 663 84
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 1168 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 425 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 349 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 391 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 398 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[13] 494 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1664 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 881 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1332 193
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 917 181
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 206 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 320 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 985 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 486 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 266 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 256 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 285 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 633 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1604 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 439 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1598 145
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 318 22
set_location Data_Block_0/Test_Generator_0/Test_Data_1[8] 665 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1974 327
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 291 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1310 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 417 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 459 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 751 154
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 355 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 270 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 179 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 403 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 341 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 450 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 265 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 473 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 359 28
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 300 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 235 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1334 151
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 834 129
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 270 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 620 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 344 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1500 69
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 260 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1258 222
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 349 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 397 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 429 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 385 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 411 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 374 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 269 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 678 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 254 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 669 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 342 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 886 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 241 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 670 133
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 1527 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 308 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 423 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1335 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 984 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 389 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1085 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1195 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1502 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 629 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 315 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 300 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 197 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1010 135
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 351 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 720 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 698 165
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 288 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 332 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 385 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 404 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 258 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 880 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1549 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 888 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 985 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 408 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 244 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 353 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 338 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 246 21
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 218 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 472 85
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 233 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 346 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 865 129
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 921 181
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 340 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 384 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 258 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1009 135
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1671 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 709 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1482 151
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[10] 166 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 314 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3] 303 57
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 991 199
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 310 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 395 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 443 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 896 160
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a2[1] 1253 192
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1250 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 321 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1333 151
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 361 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1457 150
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 958 181
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 302 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1495 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1328 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 370 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 414 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 182 201
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 876 109
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 269 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 327 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 370 54
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 1533 193
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 282 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 969 136
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1336 208
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 218 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13] 386 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 515 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 181 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1343 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 879 181
set_location UART_Protocol_0/mko_0/counter[12] 222 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1193 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 352 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1559 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 567 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 284 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 276 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 402 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 1374 174
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 818 129
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 301 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1607 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 871 190
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 880 172
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 403 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1061 172
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 907 180
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIMLOK1 215 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 300 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10] 674 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 860 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[13] 481 79
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[2] 454 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 434 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 422 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 667 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 978 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 252 33
set_location Data_Block_0/Test_Generator_0/Test_Data_3[5] 770 109
set_location Data_Block_0/Test_Generator_0/Test_Data_1[6] 663 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 402 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 376 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1600 124
set_location Data_Block_0/Test_Generator_0/Test_Data_5[9] 1074 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 349 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 156 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 530 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 899 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 350 78
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[7] 199 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1227 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 1517 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 660 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 382 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1326 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 366 58
set_location Data_Block_0/Test_Generator_0/Test_Data_2[8] 725 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 421 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 286 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 887 132
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 295 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1602 145
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 882 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 897 160
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 1082 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 336 64
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[2] 194 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 267 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 456 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1032 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 171 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11] 384 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 194 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 264 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 198 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 312 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9] 208 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 451 97
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 396 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1251 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 341 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 420 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 223 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 639 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 389 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1227 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_2 445 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 408 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10] 936 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 260 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 300 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 169 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 298 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 651 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 283 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 884 132
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 366 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1057 172
set_location UART_Protocol_1/mko_0/counter[17] 205 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9] 790 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 311 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 461 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 258 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 331 81
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 894 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 346 82
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 262 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 468 88
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 818 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1009 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 646 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 164 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1034 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11] 971 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 258 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9] 1090 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 382 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 313 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 355 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 316 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 476 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 426 79
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 999 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 896 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 632 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 365 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 735 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 236 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 325 63
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 994 199
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 445 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 883 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 365 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 301 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 385 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 233 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1296 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 243 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 243 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 987 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1492 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1008 135
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 306 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1003 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 205 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 351 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 419 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 294 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 981 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 1090 115
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_o2 886 105
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 370 51
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 276 21
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 372 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1339 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1017 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 491 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 2331 309
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9] 756 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 367 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r 451 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 667 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 293 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 302 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 360 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 959 97
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[6] 654 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 548 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 234 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 441 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 658 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 236 33
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 935 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1510 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 621 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 475 81
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIEHJ6[12] 341 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 328 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 380 25
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 862 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG 1015 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 216 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 343 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 443 63
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 847 130
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 371 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 468 91
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 314 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 846 165
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 282 63
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 322 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1608 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1019 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1497 201
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1250 222
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 987 201
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 302 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 638 73
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 219 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 939 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 974 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 1100 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 408 60
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 846 130
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1630 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 287 63
set_location UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 209 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 307 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 881 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 276 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 458 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 462 70
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 927 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 305 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 386 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 372 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 707 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 234 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 354 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 777 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 876 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_o2 887 108
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 303 33
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 223 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 302 36
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 313 22
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 238 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 200 31
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 848 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 972 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 315 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1322 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 598 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 406 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1030 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1381 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 865 132
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 391 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 219 33
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 379 76
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 844 139
set_location UART_Protocol_1/mko_0/counter[16] 204 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1225 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 281 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 195 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1190 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1180 160
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 256 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1183 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 404 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 1068 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 475 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 630 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 181 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 248 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 332 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 988 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[7] 647 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1492 144
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 287 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 242 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 412 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 277 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 393 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 244 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2184 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 144 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1824 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1452 95
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C13 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1452 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 588 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1488 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 324 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2364 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 840 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1932 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 948 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 468 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1308 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 948 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1860 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2436 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 288 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2112 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 432 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1164 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 588 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2220 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 2004 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 984 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1200 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 324 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2256 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2184 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1056 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 0 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 252 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1488 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2328 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1788 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 432 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 288 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 180 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2220 314
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 360 68
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C3 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 624 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1308 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 396 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 876 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1524 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1704 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2040 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 2328 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 768 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 660 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 2400 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1128 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 36 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 540 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 108 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 360 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1788 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1236 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 432 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 660 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1452 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1128 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 912 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 2220 368
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C11 540 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 180 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 588 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 948 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1560 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 540 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1272 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1200 233
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 2148 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 804 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 948 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1200 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 840 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 288 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1092 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1632 206
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C5 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1344 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1932 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2400 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1092 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1344 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1752 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 588 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1860 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 948 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 216 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1020 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 324 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 0 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 36 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 72 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1968 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 2292 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1092 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1452 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1164 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1020 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 2256 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1668 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1932 314
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C15 360 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2292 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1056 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 108 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1128 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 732 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 396 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1416 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 288 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2292 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1632 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1164 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1896 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 984 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1164 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1272 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 432 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 660 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1896 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1200 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1128 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1272 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 2292 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2076 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 2040 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2148 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 2328 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 768 260
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C10 36 95
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2364 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1164 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 36 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1824 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 108 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 588 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 432 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1752 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1668 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1788 314
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 252 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 660 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2256 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1752 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 144 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1896 341
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 732 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1452 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1236 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2292 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1020 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 216 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1632 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2184 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2076 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 696 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 588 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 624 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 0 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 768 41
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 876 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1416 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 768 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1968 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1092 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 948 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C2 540 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1308 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 768 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1752 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1824 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 876 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 696 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1560 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 360 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 984 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1752 314
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C8 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 504 287
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 588 233
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2076 287
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 540 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1704 206
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C12 396 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1488 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 468 95
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 2076 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1272 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1968 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1164 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1596 122
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 840 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1896 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2364 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2292 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 180 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 0 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2436 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 216 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 696 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 2436 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2004 179
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C7 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2436 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 396 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 876 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1524 287
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 252 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2292 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 732 122
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 288 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1632 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2184 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2328 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 2400 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 660 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 2184 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1968 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 804 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2004 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 0 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2076 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1968 95
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C14 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2364 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1416 206
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C6 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1416 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 504 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 624 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 912 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1560 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 912 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2256 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1272 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2040 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 72 95
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 468 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1344 314
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 732 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1452 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1896 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 660 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1932 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 840 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1056 41
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C4 0 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1380 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1524 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1380 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 2328 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 504 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 360 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 72 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1236 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1524 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1596 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1056 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 108 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1164 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 804 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1896 368
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2436 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1632 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2256 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 72 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 144 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 1860 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 144 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 2112 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 2040 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1092 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1200 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 1560 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 732 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2184 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1272 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 468 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2148 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1236 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 36 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1596 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2400 233
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C9 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 732 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1824 149
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2076 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1932 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 948 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1896 68
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 696 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1416 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 324 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2256 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2112 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1380 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1668 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1324 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_891 276 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 336 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 1176 141
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1332 207
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 396 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_890 324 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 300 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 960 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1491 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 252 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 456 78
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 984 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 457 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 441 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1020 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 180 33
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_938 818 132
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 456 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 432 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1204 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 205 33
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3 1068 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL 456 81
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_939 651 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 588 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1596 123
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_936 1359 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 324 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 300 69
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_932 876 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1548 144
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2 720 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1369 141
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_931 852 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_890 192 33
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3 660 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 995 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1044 150
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 432 54
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3 768 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_930 468 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 439 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 360 54
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_937 984 198
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0 210 81
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_889 156 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 831 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1023 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 348 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 660 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1596 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 192 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1080 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 336 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 300 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 168 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 696 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 488 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 456 63
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0 188 135
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 532 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1046 153
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 984 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_891 420 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 444 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 300 9
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 729 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 443 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 852 135
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1080 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 888 105
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935 910 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 998 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 360 24
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_933 827 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 637 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 780 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 603 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 936 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 204 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 360 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 647 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 1368 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 288 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 977 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 675 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 612 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 883 135
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 984 189
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 323 78
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3 936 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 1191 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1317 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 606 150
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 648 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF 480 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 288 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1080 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 960 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 312 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1021 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 300 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 372 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1157 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 828 126
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2 1080 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1 649 72
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_934 960 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1296 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 288 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 864 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 708 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 969 96
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 888 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 444 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 867 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1566 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 360 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 336 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 736 153
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_889 192 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1044 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 360 27
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 839 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy 408 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 498 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1159 144
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2 1080 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 420 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 300 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 552 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 950 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 420 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 701 150
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 2007 327
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 1167 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 1495 45
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 939 96
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 934 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 2259 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 1690 210
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 1524 45
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 1983 69
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 2223 192
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 907 345
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 294 198
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 1759 72
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 1949 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 876 315
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 187 201
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 1532 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 1455 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 2064 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 543 294
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 1131 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 1128 36
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 348 75
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 2127 150
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 2150 144
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 900 216
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 720 144
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 526 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 324 174
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 1827 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 1343 201
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 2004 327
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 180 201
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 2256 276
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 1452 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 624 180
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 315 267
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 672 321
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 240 75
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 1824 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 1608 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 1347 363
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 1623 198
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 540 294
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 2220 192
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 1241 291
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 1980 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 1704 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 876 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 1351 363
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_931_CC_0 852 182
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_933_CC_0 827 134
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_938_CC_0 818 134
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_932_CC_0 876 173
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_932_CC_1 888 173
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1332 209
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1344 209
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 984 182
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 996 182
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 984 185
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 996 185
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 839 134
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 984 191
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 996 191
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 456 83
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 468 83
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 480 89
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_1 492 89
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_0 408 83
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_1 420 83
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 498 92
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 504 92
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_930_CC_0 468 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_930_CC_1 480 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 488 83
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 492 83
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935_CC_0 910 182
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935_CC_1 912 182
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_934_CC_0 960 182
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_937_CC_0 984 200
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_937_CC_1 996 200
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_936_CC_0 1359 209
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_936_CC_1 1368 209
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 977 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 984 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 960 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 972 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 439 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 444 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 457 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 468 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 960 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 972 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 696 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 708 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 736 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 744 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 708 161
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 720 161
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 606 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 612 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 701 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 708 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 995 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 996 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 998 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 1008 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 950 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 960 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 969 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 972 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1020 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1032 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 828 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 840 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 867 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 876 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 883 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 888 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 852 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 864 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 831 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 840 125
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 648 83
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 660 83
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 660 134
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 672 134
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 729 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 732 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 780 110
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 792 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1548 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1560 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1491 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1500 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1596 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1608 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1596 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1608 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1566 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1572 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1324 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1332 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 1368 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 1380 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1296 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1308 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1317 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1320 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1369 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1380 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 1176 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 1188 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 1191 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 1200 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1159 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1164 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1157 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1164 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1204 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1212 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1044 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1056 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1023 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1032 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1044 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1056 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1021 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1032 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1046 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1056 155
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1080 134
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1092 134
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1080 116
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1092 116
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1080 125
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1092 125
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 936 134
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 948 134
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0 660 137
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0 720 98
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0 768 110
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0 1080 137
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0 1068 116
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0 1080 128
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0 936 137
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_939_CC_0 651 92
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 888 110
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 900 110
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 864 110
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 876 110
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 552 71
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 564 71
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 532 71
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 540 71
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 888 107
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 900 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 588 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 600 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 612 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 612 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 624 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 636 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 647 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 648 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 660 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0 649 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1 660 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2 672 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 603 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 612 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 624 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 637 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 648 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 675 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 684 80
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 336 29
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 324 26
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 360 26
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 300 11
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 288 17
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_890_CC_0 324 29
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 336 26
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 360 29
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 300 83
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 288 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 323 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 300 71
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 300 65
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_891_CC_0 276 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 300 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 336 80
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 348 56
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 360 53
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 372 71
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 360 71
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 360 56
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 300 74
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 312 74
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0 210 83
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1 216 83
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2 228 83
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_889_CC_0 156 26
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_889_CC_1 168 26
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_889_CC_2 180 26
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 192 38
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 205 35
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 180 35
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 312 38
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 288 38
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_890_CC_0 192 35
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 204 38
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 168 35
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 456 80
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 432 80
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 443 71
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 456 56
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 444 62
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_891_CC_0 420 80
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 444 80
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 441 74
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 432 56
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 456 65
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 420 65
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 396 71
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 420 56
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 252 47
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 264 47
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0 188 137
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1 192 137
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2 204 137
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_889_CC_0 192 71
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_889_CC_1 204 71
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_889_CC_2 216 71
