// Seed: 1063904001
module module_0 (
    input logic id_0,
    output id_1
    , id_3,
    input logic id_2
);
  type_6(
      1 != 1, id_2
  ); type_7(
      id_1, 1
  );
  assign id_1 = 1;
  timeprecision 1ps;
endmodule
