@W: MT530 :"d:\fpga\a3p1000_spi\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_rf.v":134:0:134:5|Found inferred clock clok|GLA_inferred_clock which controls 507 sequential elements including CORESPI_0.USPI.URF.int_raw[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
