Loading plugins phase: Elapsed time ==> 0s.092ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -d CY8C5888LTI-LP097 -s E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.512ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.066ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TASBot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 TASBot.v -verilog
======================================================================

======================================================================
Compiling:  TASBot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 TASBot.v -verilog
======================================================================

======================================================================
Compiling:  TASBot.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 -verilog TASBot.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jul 16 02:11:47 2019


======================================================================
Compiling:  TASBot.v
Program  :   vpp
Options  :    -yv2 -q10 TASBot.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jul 16 02:11:47 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\visualization\visualization.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TASBot.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\visualization\visualization.v (line 76, col 40):  Note: Substituting module 'sub_vi_vv' for '-'.
TASBot.v (line 99, col 8):  Warning: (W5312) Initial statement is not supported for synthesis and is ignored
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.  1 warning.


======================================================================
Compiling:  TASBot.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 -verilog TASBot.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jul 16 02:11:48 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\codegentemp\TASBot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\codegentemp\TASBot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\visualization\visualization.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  TASBot.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -dcpsoc3 -verilog TASBot.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jul 16 02:11:49 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\codegentemp\TASBot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\codegentemp\TASBot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\visualization\visualization.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ConsolePort_2:RegD2:Net_2\
	\ConsolePort_2:RegD2:bSR:ctrl_f0_full\
	\ConsolePort_2:RegD0:Net_2\
	\ConsolePort_2:RegD0:bSR:ctrl_f0_full\
	\ConsolePort_2:WinTimer:Net_260\
	\ConsolePort_2:Net_338\
	\ConsolePort_2:WinTimer:Net_53\
	\ConsolePort_2:WinTimer:TimerUDB:ctrl_ten\
	\ConsolePort_2:WinTimer:TimerUDB:ctrl_cmode_0\
	\ConsolePort_2:WinTimer:TimerUDB:ctrl_tmode_1\
	\ConsolePort_2:WinTimer:TimerUDB:ctrl_tmode_0\
	\ConsolePort_2:WinTimer:TimerUDB:ctrl_ic_1\
	\ConsolePort_2:WinTimer:TimerUDB:ctrl_ic_0\
	\ConsolePort_2:Net_307\
	\ConsolePort_2:WinTimer:TimerUDB:zeros_3\
	\ConsolePort_2:WinTimer:Net_102\
	\ConsolePort_2:WinTimer:Net_266\
	\ConsolePort_2:RegD1:Net_2\
	\ConsolePort_2:RegD1:bSR:ctrl_f0_full\
	\ConsolePort_2:ClockTimer:Net_260\
	\ConsolePort_2:Net_297\
	\ConsolePort_2:ClockTimer:TimerUDB:ctrl_ten\
	\ConsolePort_2:ClockTimer:TimerUDB:ctrl_cmode_0\
	\ConsolePort_2:ClockTimer:TimerUDB:ctrl_tmode_1\
	\ConsolePort_2:ClockTimer:TimerUDB:ctrl_tmode_0\
	\ConsolePort_2:ClockTimer:TimerUDB:ctrl_ic_1\
	\ConsolePort_2:ClockTimer:TimerUDB:ctrl_ic_0\
	\ConsolePort_2:Net_301\
	\ConsolePort_2:ClockTimer:Net_102\
	\ConsolePort_2:ClockTimer:Net_266\
	\ConsolePort_2:Net_344\
	\ConsolePort_2:Net_345\
	\ConsolePort_2:Net_346\
	\ConsolePort_2:Net_348\
	\ConsolePort_2:Net_349\
	\ConsolePort_2:Net_350\
	\ConsolePort_2:Net_351\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\ConsolePort_1:RegD2:Net_2\
	\ConsolePort_1:RegD2:bSR:ctrl_f0_full\
	\ConsolePort_1:RegD0:Net_2\
	\ConsolePort_1:RegD0:bSR:ctrl_f0_full\
	\ConsolePort_1:WinTimer:Net_260\
	\ConsolePort_1:Net_338\
	\ConsolePort_1:WinTimer:Net_53\
	\ConsolePort_1:WinTimer:TimerUDB:ctrl_ten\
	\ConsolePort_1:WinTimer:TimerUDB:ctrl_cmode_0\
	\ConsolePort_1:WinTimer:TimerUDB:ctrl_tmode_1\
	\ConsolePort_1:WinTimer:TimerUDB:ctrl_tmode_0\
	\ConsolePort_1:WinTimer:TimerUDB:ctrl_ic_1\
	\ConsolePort_1:WinTimer:TimerUDB:ctrl_ic_0\
	\ConsolePort_1:Net_307\
	\ConsolePort_1:WinTimer:TimerUDB:zeros_3\
	\ConsolePort_1:WinTimer:Net_102\
	\ConsolePort_1:WinTimer:Net_266\
	\ConsolePort_1:RegD1:Net_2\
	\ConsolePort_1:RegD1:bSR:ctrl_f0_full\
	\ConsolePort_1:ClockTimer:Net_260\
	\ConsolePort_1:Net_297\
	\ConsolePort_1:ClockTimer:TimerUDB:ctrl_ten\
	\ConsolePort_1:ClockTimer:TimerUDB:ctrl_cmode_0\
	\ConsolePort_1:ClockTimer:TimerUDB:ctrl_tmode_1\
	\ConsolePort_1:ClockTimer:TimerUDB:ctrl_tmode_0\
	\ConsolePort_1:ClockTimer:TimerUDB:ctrl_ic_1\
	\ConsolePort_1:ClockTimer:TimerUDB:ctrl_ic_0\
	\ConsolePort_1:Net_301\
	\ConsolePort_1:ClockTimer:Net_102\
	\ConsolePort_1:ClockTimer:Net_266\
	\ConsolePort_1:Net_344\
	\ConsolePort_1:Net_345\
	\ConsolePort_1:Net_346\
	\ConsolePort_1:Net_348\
	\ConsolePort_1:Net_349\
	\ConsolePort_1:Net_350\
	\ConsolePort_1:Net_351\
	\visualization_1:MODULE_1:b_31\
	\visualization_1:MODULE_1:b_30\
	\visualization_1:MODULE_1:b_29\
	\visualization_1:MODULE_1:b_28\
	\visualization_1:MODULE_1:b_27\
	\visualization_1:MODULE_1:b_26\
	\visualization_1:MODULE_1:b_25\
	\visualization_1:MODULE_1:b_24\
	\visualization_1:MODULE_1:b_23\
	\visualization_1:MODULE_1:b_22\
	\visualization_1:MODULE_1:b_21\
	\visualization_1:MODULE_1:b_20\
	\visualization_1:MODULE_1:b_19\
	\visualization_1:MODULE_1:b_18\
	\visualization_1:MODULE_1:b_17\
	\visualization_1:MODULE_1:b_16\
	\visualization_1:MODULE_1:b_15\
	\visualization_1:MODULE_1:b_14\
	\visualization_1:MODULE_1:b_13\
	\visualization_1:MODULE_1:b_12\
	\visualization_1:MODULE_1:b_11\
	\visualization_1:MODULE_1:b_10\
	\visualization_1:MODULE_1:b_9\
	\visualization_1:MODULE_1:b_8\
	\visualization_1:MODULE_1:b_7\
	\visualization_1:MODULE_1:b_6\
	\visualization_1:MODULE_1:b_5\
	\visualization_1:MODULE_1:b_4\
	\visualization_1:MODULE_1:b_3\
	\visualization_1:MODULE_1:b_2\
	\visualization_1:MODULE_1:b_1\
	\visualization_1:MODULE_1:b_0\
	\visualization_1:MODULE_1:g2:a0:a_31\
	\visualization_1:MODULE_1:g2:a0:a_30\
	\visualization_1:MODULE_1:g2:a0:a_29\
	\visualization_1:MODULE_1:g2:a0:a_28\
	\visualization_1:MODULE_1:g2:a0:a_27\
	\visualization_1:MODULE_1:g2:a0:a_26\
	\visualization_1:MODULE_1:g2:a0:a_25\
	\visualization_1:MODULE_1:g2:a0:a_24\
	\visualization_1:MODULE_1:g2:a0:b_31\
	\visualization_1:MODULE_1:g2:a0:b_30\
	\visualization_1:MODULE_1:g2:a0:b_29\
	\visualization_1:MODULE_1:g2:a0:b_28\
	\visualization_1:MODULE_1:g2:a0:b_27\
	\visualization_1:MODULE_1:g2:a0:b_26\
	\visualization_1:MODULE_1:g2:a0:b_25\
	\visualization_1:MODULE_1:g2:a0:b_24\
	\visualization_1:MODULE_1:g2:a0:b_23\
	\visualization_1:MODULE_1:g2:a0:b_22\
	\visualization_1:MODULE_1:g2:a0:b_21\
	\visualization_1:MODULE_1:g2:a0:b_20\
	\visualization_1:MODULE_1:g2:a0:b_19\
	\visualization_1:MODULE_1:g2:a0:b_18\
	\visualization_1:MODULE_1:g2:a0:b_17\
	\visualization_1:MODULE_1:g2:a0:b_16\
	\visualization_1:MODULE_1:g2:a0:b_15\
	\visualization_1:MODULE_1:g2:a0:b_14\
	\visualization_1:MODULE_1:g2:a0:b_13\
	\visualization_1:MODULE_1:g2:a0:b_12\
	\visualization_1:MODULE_1:g2:a0:b_11\
	\visualization_1:MODULE_1:g2:a0:b_10\
	\visualization_1:MODULE_1:g2:a0:b_9\
	\visualization_1:MODULE_1:g2:a0:b_8\
	\visualization_1:MODULE_1:g2:a0:b_7\
	\visualization_1:MODULE_1:g2:a0:b_6\
	\visualization_1:MODULE_1:g2:a0:b_5\
	\visualization_1:MODULE_1:g2:a0:b_4\
	\visualization_1:MODULE_1:g2:a0:b_3\
	\visualization_1:MODULE_1:g2:a0:b_2\
	\visualization_1:MODULE_1:g2:a0:b_1\
	\visualization_1:MODULE_1:g2:a0:b_0\
	\visualization_1:MODULE_1:g2:a0:d_31\
	\visualization_1:MODULE_1:g2:a0:d_30\
	\visualization_1:MODULE_1:g2:a0:d_29\
	\visualization_1:MODULE_1:g2:a0:d_28\
	\visualization_1:MODULE_1:g2:a0:d_27\
	\visualization_1:MODULE_1:g2:a0:d_26\
	\visualization_1:MODULE_1:g2:a0:d_25\
	\visualization_1:MODULE_1:g2:a0:d_24\
	\visualization_1:MODULE_1:g2:a0:d_23\
	\visualization_1:MODULE_1:g2:a0:d_22\
	\visualization_1:MODULE_1:g2:a0:d_21\
	\visualization_1:MODULE_1:g2:a0:d_20\
	\visualization_1:MODULE_1:g2:a0:d_19\
	\visualization_1:MODULE_1:g2:a0:d_18\
	\visualization_1:MODULE_1:g2:a0:d_17\
	\visualization_1:MODULE_1:g2:a0:d_16\
	\visualization_1:MODULE_1:g2:a0:d_15\
	\visualization_1:MODULE_1:g2:a0:d_14\
	\visualization_1:MODULE_1:g2:a0:d_13\
	\visualization_1:MODULE_1:g2:a0:d_12\
	\visualization_1:MODULE_1:g2:a0:d_11\
	\visualization_1:MODULE_1:g2:a0:d_10\
	\visualization_1:MODULE_1:g2:a0:d_9\
	\visualization_1:MODULE_1:g2:a0:d_8\
	\visualization_1:MODULE_1:g2:a0:d_7\
	\visualization_1:MODULE_1:g2:a0:d_6\
	\visualization_1:MODULE_1:g2:a0:d_5\
	\visualization_1:MODULE_1:g2:a0:d_4\
	\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4240
	\ClockCounter:Net_49\
	\ClockCounter:Net_82\
	\ClockCounter:Net_91\
	\ClockCounter:Net_102\
	\ClockCounter:CounterUDB:ctrl_cmod_2\
	\ClockCounter:CounterUDB:ctrl_cmod_1\
	\ClockCounter:CounterUDB:ctrl_cmod_0\
	Net_4241
	Net_4261
	Net_4262
	Net_4263
	Net_4265
	Net_4266
	Net_4267
	Net_4268

    Synthesized names
	\visualization_1:sub_vi_vv_MODGEN_1_31\
	\visualization_1:sub_vi_vv_MODGEN_1_30\
	\visualization_1:sub_vi_vv_MODGEN_1_29\
	\visualization_1:sub_vi_vv_MODGEN_1_28\
	\visualization_1:sub_vi_vv_MODGEN_1_27\
	\visualization_1:sub_vi_vv_MODGEN_1_26\
	\visualization_1:sub_vi_vv_MODGEN_1_25\
	\visualization_1:sub_vi_vv_MODGEN_1_24\
	\visualization_1:sub_vi_vv_MODGEN_1_23\
	\visualization_1:sub_vi_vv_MODGEN_1_22\
	\visualization_1:sub_vi_vv_MODGEN_1_21\
	\visualization_1:sub_vi_vv_MODGEN_1_20\
	\visualization_1:sub_vi_vv_MODGEN_1_19\
	\visualization_1:sub_vi_vv_MODGEN_1_18\
	\visualization_1:sub_vi_vv_MODGEN_1_17\
	\visualization_1:sub_vi_vv_MODGEN_1_16\
	\visualization_1:sub_vi_vv_MODGEN_1_15\
	\visualization_1:sub_vi_vv_MODGEN_1_14\
	\visualization_1:sub_vi_vv_MODGEN_1_13\
	\visualization_1:sub_vi_vv_MODGEN_1_12\
	\visualization_1:sub_vi_vv_MODGEN_1_11\
	\visualization_1:sub_vi_vv_MODGEN_1_10\
	\visualization_1:sub_vi_vv_MODGEN_1_9\
	\visualization_1:sub_vi_vv_MODGEN_1_8\
	\visualization_1:sub_vi_vv_MODGEN_1_7\
	\visualization_1:sub_vi_vv_MODGEN_1_6\
	\visualization_1:sub_vi_vv_MODGEN_1_5\
	\visualization_1:sub_vi_vv_MODGEN_1_4\

Deleted 213 User equations/components.
Deleted 28 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__P1_D1_net_0 to tmpOE__P1_D1_net_1
Aliasing one to tmpOE__P1_D1_net_1
Aliasing tmpOE__P2_Latch_net_0 to tmpOE__P1_D1_net_1
Aliasing tmpOE__P1_D2_net_1 to tmpOE__P1_D1_net_1
Aliasing tmpOE__P1_D2_net_0 to tmpOE__P1_D1_net_1
Aliasing tmpOE__P2_Clock_net_0 to tmpOE__P1_D1_net_1
Aliasing \ConsolePort_2:RegD2:Net_1\ to zero
Aliasing \ConsolePort_2:RegD2:bSR:status_2\ to zero
Aliasing \ConsolePort_2:RegD2:bSR:final_load\ to zero
Aliasing \ConsolePort_2:RegD2:bSR:status_1\ to zero
Aliasing \ConsolePort_2:RegD2:bSR:reset\ to zero
Aliasing \ConsolePort_2:RegD2:bSR:store\ to zero
Aliasing \ConsolePort_2:RegD0:Net_1\ to zero
Aliasing \ConsolePort_2:RegD0:bSR:status_2\ to zero
Aliasing \ConsolePort_2:RegD0:bSR:final_load\ to zero
Aliasing \ConsolePort_2:RegD0:bSR:status_1\ to zero
Aliasing \ConsolePort_2:RegD0:bSR:reset\ to zero
Aliasing \ConsolePort_2:RegD0:bSR:store\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:trigger_enable\ to tmpOE__P1_D1_net_1
Aliasing \ConsolePort_2:WinTimer:TimerUDB:status_6\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:status_5\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:status_4\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:status_0\ to \ConsolePort_2:WinTimer:TimerUDB:tc_i\
Aliasing \ConsolePort_2:RegD1:Net_1\ to zero
Aliasing \ConsolePort_2:RegD1:bSR:status_2\ to zero
Aliasing \ConsolePort_2:RegD1:bSR:final_load\ to zero
Aliasing \ConsolePort_2:RegD1:bSR:status_1\ to zero
Aliasing \ConsolePort_2:RegD1:bSR:reset\ to zero
Aliasing \ConsolePort_2:RegD1:bSR:store\ to zero
Aliasing \ConsolePort_2:ClockTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \ConsolePort_2:ClockTimer:TimerUDB:trigger_enable\ to tmpOE__P1_D1_net_1
Aliasing \ConsolePort_2:ClockTimer:TimerUDB:status_6\ to zero
Aliasing \ConsolePort_2:ClockTimer:TimerUDB:status_5\ to zero
Aliasing \ConsolePort_2:ClockTimer:TimerUDB:status_4\ to zero
Aliasing \ConsolePort_2:ClockTimer:TimerUDB:status_0\ to \ConsolePort_2:ClockTimer:TimerUDB:tc_i\
Aliasing \ConsolePort_2:Control_Reg_1:rst\ to zero
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__P1_D1_net_1
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__P1_D1_net_1
Aliasing tmpOE__P1_Clock_net_0 to tmpOE__P1_D1_net_1
Aliasing tmpOE__P2_D1_net_1 to tmpOE__P1_D1_net_1
Aliasing tmpOE__P2_D1_net_0 to tmpOE__P1_D1_net_1
Aliasing tmpOE__P1_Latch_net_0 to tmpOE__P1_D1_net_1
Aliasing \ConsolePort_1:RegD2:Net_1\ to zero
Aliasing \ConsolePort_1:RegD2:bSR:status_2\ to zero
Aliasing \ConsolePort_1:RegD2:bSR:final_load\ to zero
Aliasing \ConsolePort_1:RegD2:bSR:status_1\ to zero
Aliasing \ConsolePort_1:RegD2:bSR:reset\ to zero
Aliasing \ConsolePort_1:RegD2:bSR:store\ to zero
Aliasing \ConsolePort_1:RegD0:Net_1\ to zero
Aliasing \ConsolePort_1:RegD0:bSR:status_2\ to zero
Aliasing \ConsolePort_1:RegD0:bSR:final_load\ to zero
Aliasing \ConsolePort_1:RegD0:bSR:status_1\ to zero
Aliasing \ConsolePort_1:RegD0:bSR:reset\ to zero
Aliasing \ConsolePort_1:RegD0:bSR:store\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:trigger_enable\ to tmpOE__P1_D1_net_1
Aliasing \ConsolePort_1:WinTimer:TimerUDB:status_6\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:status_5\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:status_4\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:status_0\ to \ConsolePort_1:WinTimer:TimerUDB:tc_i\
Aliasing \ConsolePort_1:RegD1:Net_1\ to zero
Aliasing \ConsolePort_1:RegD1:bSR:status_2\ to zero
Aliasing \ConsolePort_1:RegD1:bSR:final_load\ to zero
Aliasing \ConsolePort_1:RegD1:bSR:status_1\ to zero
Aliasing \ConsolePort_1:RegD1:bSR:reset\ to zero
Aliasing \ConsolePort_1:RegD1:bSR:store\ to zero
Aliasing \ConsolePort_1:ClockTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \ConsolePort_1:ClockTimer:TimerUDB:trigger_enable\ to tmpOE__P1_D1_net_1
Aliasing \ConsolePort_1:ClockTimer:TimerUDB:status_6\ to zero
Aliasing \ConsolePort_1:ClockTimer:TimerUDB:status_5\ to zero
Aliasing \ConsolePort_1:ClockTimer:TimerUDB:status_4\ to zero
Aliasing \ConsolePort_1:ClockTimer:TimerUDB:status_0\ to \ConsolePort_1:ClockTimer:TimerUDB:tc_i\
Aliasing \ConsolePort_1:Control_Reg_1:rst\ to zero
Aliasing tmpOE__P1_D0_net_1 to tmpOE__P1_D1_net_1
Aliasing tmpOE__P1_D0_net_0 to tmpOE__P1_D1_net_1
Aliasing tmpOE__P2_D2_net_1 to tmpOE__P1_D1_net_1
Aliasing tmpOE__P2_D2_net_0 to tmpOE__P1_D1_net_1
Aliasing tmpOE__P2_D0_net_1 to tmpOE__P1_D1_net_1
Aliasing tmpOE__P2_D0_net_0 to tmpOE__P1_D1_net_1
Aliasing \Vis_L_1:clk\ to zero
Aliasing \Vis_L_1:rst\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:a_4\ to zero
Aliasing \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__P1_D1_net_1
Aliasing tmpOE__Vis_Latch_net_0 to tmpOE__P1_D1_net_1
Aliasing tmpOE__Vis_Clock_net_0 to tmpOE__P1_D1_net_1
Aliasing tmpOE__Vis_D0_net_0 to tmpOE__P1_D1_net_1
Aliasing tmpOE__Vis_D1_net_0 to tmpOE__P1_D1_net_1
Aliasing tmpOE__Vis_D2_net_0 to tmpOE__P1_D1_net_1
Aliasing tmpOE__Vis_D3_net_0 to tmpOE__P1_D1_net_1
Aliasing \Vis_L:clk\ to zero
Aliasing \Vis_L:rst\ to zero
Aliasing \Vis_H:clk\ to zero
Aliasing \Vis_H:rst\ to zero
Aliasing \Vis_H_1:clk\ to zero
Aliasing \Vis_H_1:rst\ to zero
Aliasing \Vis_L_2:clk\ to zero
Aliasing \Vis_L_2:rst\ to zero
Aliasing \Vis_H_2:clk\ to zero
Aliasing \Vis_H_2:rst\ to zero
Aliasing \Vis_L_3:clk\ to zero
Aliasing \Vis_L_3:rst\ to zero
Aliasing \Vis_H_3:clk\ to zero
Aliasing \Vis_H_3:rst\ to zero
Aliasing \ClockCounter:Net_95\ to zero
Aliasing \ClockCounter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \ClockCounter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \ClockCounter:CounterUDB:capt_rising\ to zero
Aliasing \ClockCounter:CounterUDB:reset\ to zero
Aliasing \ClockCounter:CounterUDB:tc_i\ to \ClockCounter:CounterUDB:reload_tc\
Aliasing \ClockCountSel:clk\ to zero
Aliasing \ClockCountSel:rst\ to zero
Aliasing \ConsolePort_2:RegD2:bSR:load_reg\\D\ to zero
Aliasing \ConsolePort_2:RegD0:bSR:load_reg\\D\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\\D\ to \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load_int\
Aliasing \ConsolePort_2:RegD1:bSR:load_reg\\D\ to zero
Aliasing \ConsolePort_2:ClockTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \ConsolePort_2:ClockTimer:TimerUDB:capture_out_reg_i\\D\ to \ConsolePort_2:ClockTimer:TimerUDB:capt_fifo_load_int\
Aliasing \ConsolePort_1:RegD2:bSR:load_reg\\D\ to zero
Aliasing \ConsolePort_1:RegD0:bSR:load_reg\\D\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\\D\ to \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load_int\
Aliasing \ConsolePort_1:RegD1:bSR:load_reg\\D\ to zero
Aliasing \ConsolePort_1:ClockTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \ConsolePort_1:ClockTimer:TimerUDB:capture_out_reg_i\\D\ to \ConsolePort_1:ClockTimer:TimerUDB:capt_fifo_load_int\
Aliasing \ClockCounter:CounterUDB:prevCapture\\D\ to zero
Aliasing \ClockCounter:CounterUDB:cmp_out_reg_i\\D\ to \ClockCounter:CounterUDB:prevCompare\\D\
Removing Lhs of wire tmpOE__P1_D1_net_0[2] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire one[10] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P2_Latch_net_0[13] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P1_D2_net_1[19] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P1_D2_net_0[20] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P2_Clock_net_0[29] = tmpOE__P1_D1_net_1[1]
Removing Rhs of wire \ConsolePort_2:Net_191\[39] = \ConsolePort_2:RegD2:bSR:so_16_1\[138]
Removing Lhs of wire \ConsolePort_2:RegD2:Net_350\[40] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD2:Net_1\[41] = zero[9]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\[43] = \ConsolePort_2:RegD2:bSR:control_0\[44]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:status_2\[57] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:status_0\[58] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:final_load\[59] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:status_1\[60] = zero[9]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_3\[61] = \ConsolePort_2:RegD2:bSR:f0_blk_stat_final\[62]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_3\[61] = \ConsolePort_2:RegD2:bSR:f0_blk_stat_16_1\[72]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_4\[63] = \ConsolePort_2:RegD2:bSR:f0_bus_stat_final\[64]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_4\[63] = \ConsolePort_2:RegD2:bSR:f0_bus_stat_16_1\[73]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_5\[65] = \ConsolePort_2:RegD2:bSR:f1_blk_stat_final\[66]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_5\[65] = \ConsolePort_2:RegD2:bSR:f1_blk_stat_16_1\[74]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_6\[67] = \ConsolePort_2:RegD2:bSR:f1_bus_stat_final\[68]
Removing Rhs of wire \ConsolePort_2:RegD2:bSR:status_6\[67] = \ConsolePort_2:RegD2:bSR:f1_bus_stat_16_1\[75]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:reset\[77] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:store\[78] = zero[9]
Removing Rhs of wire \ConsolePort_2:Net_288\[155] = \ConsolePort_2:ClockFilter:genblk1[0]:last_state\[678]
Removing Rhs of wire \ConsolePort_2:Net_61\[156] = \ConsolePort_2:ClockTimer:Net_53\[587]
Removing Rhs of wire \ConsolePort_2:Net_61\[156] = \ConsolePort_2:ClockTimer:TimerUDB:tc_reg_i\[619]
Removing Lhs of wire \ConsolePort_2:RegD0:Net_350\[157] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD0:Net_1\[158] = zero[9]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\[160] = \ConsolePort_2:RegD0:bSR:control_0\[161]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:status_2\[173] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:status_0\[174] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:final_load\[175] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:status_1\[176] = zero[9]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_3\[177] = \ConsolePort_2:RegD0:bSR:f0_blk_stat_final\[178]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_3\[177] = \ConsolePort_2:RegD0:bSR:f0_blk_stat_16_1\[188]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_4\[179] = \ConsolePort_2:RegD0:bSR:f0_bus_stat_final\[180]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_4\[179] = \ConsolePort_2:RegD0:bSR:f0_bus_stat_16_1\[189]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_5\[181] = \ConsolePort_2:RegD0:bSR:f1_blk_stat_final\[182]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_5\[181] = \ConsolePort_2:RegD0:bSR:f1_blk_stat_16_1\[190]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_6\[183] = \ConsolePort_2:RegD0:bSR:f1_bus_stat_final\[184]
Removing Rhs of wire \ConsolePort_2:RegD0:bSR:status_6\[183] = \ConsolePort_2:RegD0:bSR:f1_bus_stat_16_1\[191]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:reset\[193] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:store\[194] = zero[9]
Removing Rhs of wire \ConsolePort_2:Net_201\[271] = \ConsolePort_2:RegD0:bSR:so_16_1\[254]
Removing Rhs of wire Net_3494[274] = \ConsolePort_2:WinTimer:Net_55\[275]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:ctrl_enable\[291] = \ConsolePort_2:WinTimer:TimerUDB:control_7\[283]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:ctrl_cmode_1\[293] = zero[9]
Removing Rhs of wire \ConsolePort_2:WinTimer:TimerUDB:timer_enable\[302] = \ConsolePort_2:WinTimer:TimerUDB:runmode_enable\[314]
Removing Rhs of wire \ConsolePort_2:WinTimer:TimerUDB:run_mode\[303] = \ConsolePort_2:WinTimer:TimerUDB:hwEnable_reg\[304]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:trigger_enable\[306] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:tc_i\[308] = \ConsolePort_2:WinTimer:TimerUDB:status_tc\[305]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:hwEnable\[310] = \ConsolePort_2:WinTimer:TimerUDB:control_7\[283]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load_int\[313] = \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load\[301]
Removing Rhs of wire \ConsolePort_2:Net_340\[315] = \ConsolePort_2:Control_Reg_1:control_out_0\[682]
Removing Rhs of wire \ConsolePort_2:Net_340\[315] = \ConsolePort_2:Control_Reg_1:control_0\[705]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_6\[318] = zero[9]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_5\[319] = zero[9]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_4\[320] = zero[9]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_0\[321] = \ConsolePort_2:WinTimer:TimerUDB:status_tc\[305]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_1\[322] = \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load\[301]
Removing Rhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_2\[323] = \ConsolePort_2:WinTimer:TimerUDB:fifo_full\[324]
Removing Rhs of wire \ConsolePort_2:WinTimer:TimerUDB:status_3\[325] = \ConsolePort_2:WinTimer:TimerUDB:fifo_nempty\[326]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:cs_addr_2\[328] = \ConsolePort_2:Net_340\[315]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:cs_addr_1\[329] = \ConsolePort_2:WinTimer:TimerUDB:trig_reg\[317]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:cs_addr_0\[330] = \ConsolePort_2:WinTimer:TimerUDB:per_zero\[307]
Removing Rhs of wire Net_3493[467] = \ConsolePort_2:LatchFilter:genblk1[0]:last_state\[466]
Removing Lhs of wire \ConsolePort_2:RegD1:Net_350\[468] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD1:Net_1\[469] = zero[9]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\[471] = \ConsolePort_2:RegD1:bSR:control_0\[472]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:status_2\[484] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:status_0\[485] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:final_load\[486] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:status_1\[487] = zero[9]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_3\[488] = \ConsolePort_2:RegD1:bSR:f0_blk_stat_final\[489]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_3\[488] = \ConsolePort_2:RegD1:bSR:f0_blk_stat_16_1\[499]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_4\[490] = \ConsolePort_2:RegD1:bSR:f0_bus_stat_final\[491]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_4\[490] = \ConsolePort_2:RegD1:bSR:f0_bus_stat_16_1\[500]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_5\[492] = \ConsolePort_2:RegD1:bSR:f1_blk_stat_final\[493]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_5\[492] = \ConsolePort_2:RegD1:bSR:f1_blk_stat_16_1\[501]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_6\[494] = \ConsolePort_2:RegD1:bSR:f1_bus_stat_final\[495]
Removing Rhs of wire \ConsolePort_2:RegD1:bSR:status_6\[494] = \ConsolePort_2:RegD1:bSR:f1_bus_stat_16_1\[502]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:reset\[504] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:store\[505] = zero[9]
Removing Rhs of wire \ConsolePort_2:Net_213\[582] = \ConsolePort_2:RegD1:bSR:so_16_1\[565]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:ctrl_enable\[601] = \ConsolePort_2:ClockTimer:TimerUDB:control_7\[593]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:ctrl_cmode_1\[603] = zero[9]
Removing Rhs of wire \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\[612] = \ConsolePort_2:ClockTimer:TimerUDB:runmode_enable\[624]
Removing Rhs of wire \ConsolePort_2:ClockTimer:TimerUDB:run_mode\[613] = \ConsolePort_2:ClockTimer:TimerUDB:hwEnable_reg\[614]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:trigger_enable\[616] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:tc_i\[618] = \ConsolePort_2:ClockTimer:TimerUDB:status_tc\[615]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:hwEnable\[620] = \ConsolePort_2:ClockTimer:TimerUDB:control_7\[593]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:capt_fifo_load_int\[623] = \ConsolePort_2:ClockTimer:TimerUDB:capt_fifo_load\[611]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:status_6\[627] = zero[9]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:status_5\[628] = zero[9]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:status_4\[629] = zero[9]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:status_0\[630] = \ConsolePort_2:ClockTimer:TimerUDB:status_tc\[615]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:status_1\[631] = \ConsolePort_2:ClockTimer:TimerUDB:capt_fifo_load\[611]
Removing Rhs of wire \ConsolePort_2:ClockTimer:TimerUDB:status_2\[632] = \ConsolePort_2:ClockTimer:TimerUDB:fifo_full\[633]
Removing Rhs of wire \ConsolePort_2:ClockTimer:TimerUDB:status_3\[634] = \ConsolePort_2:ClockTimer:TimerUDB:fifo_nempty\[635]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:cs_addr_2\[637] = \ConsolePort_2:Net_294\[583]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:cs_addr_1\[638] = \ConsolePort_2:ClockTimer:TimerUDB:trig_reg\[626]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:cs_addr_0\[639] = \ConsolePort_2:ClockTimer:TimerUDB:per_zero\[617]
Removing Lhs of wire \ConsolePort_2:Control_Reg_1:clk\[680] = \ConsolePort_2:Net_22\[35]
Removing Lhs of wire \ConsolePort_2:Control_Reg_1:rst\[681] = zero[9]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[709] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[716] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P1_Clock_net_0[768] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P2_D1_net_1[775] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P2_D1_net_0[776] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P1_Latch_net_0[784] = tmpOE__P1_D1_net_1[1]
Removing Rhs of wire Net_3417[790] = \ConsolePort_1:LatchFilter:genblk1[0]:last_state\[1224]
Removing Rhs of wire Net_3419[792] = \ConsolePort_1:WinTimer:Net_55\[1033]
Removing Rhs of wire \ConsolePort_1:Net_191\[798] = \ConsolePort_1:RegD2:bSR:so_16_1\[897]
Removing Lhs of wire \ConsolePort_1:RegD2:Net_350\[799] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD2:Net_1\[800] = zero[9]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\[802] = \ConsolePort_1:RegD2:bSR:control_0\[803]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:status_2\[816] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:status_0\[817] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:final_load\[818] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:status_1\[819] = zero[9]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_3\[820] = \ConsolePort_1:RegD2:bSR:f0_blk_stat_final\[821]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_3\[820] = \ConsolePort_1:RegD2:bSR:f0_blk_stat_16_1\[831]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_4\[822] = \ConsolePort_1:RegD2:bSR:f0_bus_stat_final\[823]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_4\[822] = \ConsolePort_1:RegD2:bSR:f0_bus_stat_16_1\[832]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_5\[824] = \ConsolePort_1:RegD2:bSR:f1_blk_stat_final\[825]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_5\[824] = \ConsolePort_1:RegD2:bSR:f1_blk_stat_16_1\[833]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_6\[826] = \ConsolePort_1:RegD2:bSR:f1_bus_stat_final\[827]
Removing Rhs of wire \ConsolePort_1:RegD2:bSR:status_6\[826] = \ConsolePort_1:RegD2:bSR:f1_bus_stat_16_1\[834]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:reset\[836] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:store\[837] = zero[9]
Removing Rhs of wire \ConsolePort_1:Net_288\[914] = \ConsolePort_1:ClockFilter:genblk1[0]:last_state\[1435]
Removing Rhs of wire \ConsolePort_1:Net_61\[915] = \ConsolePort_1:ClockTimer:Net_53\[1344]
Removing Rhs of wire \ConsolePort_1:Net_61\[915] = \ConsolePort_1:ClockTimer:TimerUDB:tc_reg_i\[1376]
Removing Lhs of wire \ConsolePort_1:RegD0:Net_350\[916] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD0:Net_1\[917] = zero[9]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\[919] = \ConsolePort_1:RegD0:bSR:control_0\[920]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:status_2\[932] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:status_0\[933] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:final_load\[934] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:status_1\[935] = zero[9]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_3\[936] = \ConsolePort_1:RegD0:bSR:f0_blk_stat_final\[937]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_3\[936] = \ConsolePort_1:RegD0:bSR:f0_blk_stat_16_1\[947]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_4\[938] = \ConsolePort_1:RegD0:bSR:f0_bus_stat_final\[939]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_4\[938] = \ConsolePort_1:RegD0:bSR:f0_bus_stat_16_1\[948]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_5\[940] = \ConsolePort_1:RegD0:bSR:f1_blk_stat_final\[941]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_5\[940] = \ConsolePort_1:RegD0:bSR:f1_blk_stat_16_1\[949]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_6\[942] = \ConsolePort_1:RegD0:bSR:f1_bus_stat_final\[943]
Removing Rhs of wire \ConsolePort_1:RegD0:bSR:status_6\[942] = \ConsolePort_1:RegD0:bSR:f1_bus_stat_16_1\[950]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:reset\[952] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:store\[953] = zero[9]
Removing Rhs of wire \ConsolePort_1:Net_201\[1030] = \ConsolePort_1:RegD0:bSR:so_16_1\[1013]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:ctrl_enable\[1049] = \ConsolePort_1:WinTimer:TimerUDB:control_7\[1041]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:ctrl_cmode_1\[1051] = zero[9]
Removing Rhs of wire \ConsolePort_1:WinTimer:TimerUDB:timer_enable\[1060] = \ConsolePort_1:WinTimer:TimerUDB:runmode_enable\[1072]
Removing Rhs of wire \ConsolePort_1:WinTimer:TimerUDB:run_mode\[1061] = \ConsolePort_1:WinTimer:TimerUDB:hwEnable_reg\[1062]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:trigger_enable\[1064] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:tc_i\[1066] = \ConsolePort_1:WinTimer:TimerUDB:status_tc\[1063]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:hwEnable\[1068] = \ConsolePort_1:WinTimer:TimerUDB:control_7\[1041]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load_int\[1071] = \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load\[1059]
Removing Rhs of wire \ConsolePort_1:Net_340\[1073] = \ConsolePort_1:Control_Reg_1:control_out_0\[1438]
Removing Rhs of wire \ConsolePort_1:Net_340\[1073] = \ConsolePort_1:Control_Reg_1:control_0\[1461]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_6\[1076] = zero[9]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_5\[1077] = zero[9]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_4\[1078] = zero[9]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_0\[1079] = \ConsolePort_1:WinTimer:TimerUDB:status_tc\[1063]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_1\[1080] = \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load\[1059]
Removing Rhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_2\[1081] = \ConsolePort_1:WinTimer:TimerUDB:fifo_full\[1082]
Removing Rhs of wire \ConsolePort_1:WinTimer:TimerUDB:status_3\[1083] = \ConsolePort_1:WinTimer:TimerUDB:fifo_nempty\[1084]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:cs_addr_2\[1086] = \ConsolePort_1:Net_340\[1073]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:cs_addr_1\[1087] = \ConsolePort_1:WinTimer:TimerUDB:trig_reg\[1075]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:cs_addr_0\[1088] = \ConsolePort_1:WinTimer:TimerUDB:per_zero\[1065]
Removing Lhs of wire \ConsolePort_1:RegD1:Net_350\[1225] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD1:Net_1\[1226] = zero[9]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\[1228] = \ConsolePort_1:RegD1:bSR:control_0\[1229]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:status_2\[1241] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:status_0\[1242] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:final_load\[1243] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:status_1\[1244] = zero[9]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_3\[1245] = \ConsolePort_1:RegD1:bSR:f0_blk_stat_final\[1246]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_3\[1245] = \ConsolePort_1:RegD1:bSR:f0_blk_stat_16_1\[1256]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_4\[1247] = \ConsolePort_1:RegD1:bSR:f0_bus_stat_final\[1248]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_4\[1247] = \ConsolePort_1:RegD1:bSR:f0_bus_stat_16_1\[1257]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_5\[1249] = \ConsolePort_1:RegD1:bSR:f1_blk_stat_final\[1250]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_5\[1249] = \ConsolePort_1:RegD1:bSR:f1_blk_stat_16_1\[1258]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_6\[1251] = \ConsolePort_1:RegD1:bSR:f1_bus_stat_final\[1252]
Removing Rhs of wire \ConsolePort_1:RegD1:bSR:status_6\[1251] = \ConsolePort_1:RegD1:bSR:f1_bus_stat_16_1\[1259]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:reset\[1261] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:store\[1262] = zero[9]
Removing Rhs of wire \ConsolePort_1:Net_213\[1339] = \ConsolePort_1:RegD1:bSR:so_16_1\[1322]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:ctrl_enable\[1358] = \ConsolePort_1:ClockTimer:TimerUDB:control_7\[1350]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:ctrl_cmode_1\[1360] = zero[9]
Removing Rhs of wire \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\[1369] = \ConsolePort_1:ClockTimer:TimerUDB:runmode_enable\[1381]
Removing Rhs of wire \ConsolePort_1:ClockTimer:TimerUDB:run_mode\[1370] = \ConsolePort_1:ClockTimer:TimerUDB:hwEnable_reg\[1371]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:trigger_enable\[1373] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:tc_i\[1375] = \ConsolePort_1:ClockTimer:TimerUDB:status_tc\[1372]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:hwEnable\[1377] = \ConsolePort_1:ClockTimer:TimerUDB:control_7\[1350]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:capt_fifo_load_int\[1380] = \ConsolePort_1:ClockTimer:TimerUDB:capt_fifo_load\[1368]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:status_6\[1384] = zero[9]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:status_5\[1385] = zero[9]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:status_4\[1386] = zero[9]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:status_0\[1387] = \ConsolePort_1:ClockTimer:TimerUDB:status_tc\[1372]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:status_1\[1388] = \ConsolePort_1:ClockTimer:TimerUDB:capt_fifo_load\[1368]
Removing Rhs of wire \ConsolePort_1:ClockTimer:TimerUDB:status_2\[1389] = \ConsolePort_1:ClockTimer:TimerUDB:fifo_full\[1390]
Removing Rhs of wire \ConsolePort_1:ClockTimer:TimerUDB:status_3\[1391] = \ConsolePort_1:ClockTimer:TimerUDB:fifo_nempty\[1392]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:cs_addr_2\[1394] = \ConsolePort_1:Net_294\[1340]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:cs_addr_1\[1395] = \ConsolePort_1:ClockTimer:TimerUDB:trig_reg\[1383]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:cs_addr_0\[1396] = \ConsolePort_1:ClockTimer:TimerUDB:per_zero\[1374]
Removing Lhs of wire \ConsolePort_1:Control_Reg_1:clk\[1436] = \ConsolePort_1:Net_22\[795]
Removing Lhs of wire \ConsolePort_1:Control_Reg_1:rst\[1437] = zero[9]
Removing Lhs of wire tmpOE__P1_D0_net_1[1463] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P1_D0_net_0[1464] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P2_D2_net_1[1472] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P2_D2_net_0[1473] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P2_D0_net_1[1481] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__P2_D0_net_0[1482] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire \Vis_L_1:clk\[1489] = zero[9]
Removing Lhs of wire \Vis_L_1:rst\[1490] = zero[9]
Removing Rhs of wire Net_4072_7[1491] = \Vis_L_1:control_out_7\[1492]
Removing Rhs of wire Net_4072_7[1491] = \Vis_L_1:control_7\[1508]
Removing Rhs of wire Net_4072_6[1493] = \Vis_L_1:control_out_6\[1494]
Removing Rhs of wire Net_4072_6[1493] = \Vis_L_1:control_6\[1509]
Removing Rhs of wire Net_4072_5[1495] = \Vis_L_1:control_out_5\[1496]
Removing Rhs of wire Net_4072_5[1495] = \Vis_L_1:control_5\[1510]
Removing Rhs of wire Net_4072_4[1497] = \Vis_L_1:control_out_4\[1498]
Removing Rhs of wire Net_4072_4[1497] = \Vis_L_1:control_4\[1511]
Removing Rhs of wire Net_4072_3[1499] = \Vis_L_1:control_out_3\[1500]
Removing Rhs of wire Net_4072_3[1499] = \Vis_L_1:control_3\[1512]
Removing Rhs of wire Net_4072_2[1501] = \Vis_L_1:control_out_2\[1502]
Removing Rhs of wire Net_4072_2[1501] = \Vis_L_1:control_2\[1513]
Removing Rhs of wire Net_4072_1[1503] = \Vis_L_1:control_out_1\[1504]
Removing Rhs of wire Net_4072_1[1503] = \Vis_L_1:control_1\[1514]
Removing Rhs of wire Net_4072_0[1505] = \Vis_L_1:control_out_0\[1506]
Removing Rhs of wire Net_4072_0[1505] = \Vis_L_1:control_0\[1515]
Removing Rhs of wire Net_4070_7[1593] = \Vis_H:control_out_7\[1912]
Removing Rhs of wire Net_4070_7[1593] = \Vis_H:control_7\[1921]
Removing Rhs of wire Net_4070_6[1594] = \Vis_H:control_out_6\[1913]
Removing Rhs of wire Net_4070_6[1594] = \Vis_H:control_6\[1922]
Removing Rhs of wire Net_4070_5[1595] = \Vis_H:control_out_5\[1914]
Removing Rhs of wire Net_4070_5[1595] = \Vis_H:control_5\[1923]
Removing Rhs of wire Net_4070_4[1596] = \Vis_H:control_out_4\[1915]
Removing Rhs of wire Net_4070_4[1596] = \Vis_H:control_4\[1924]
Removing Rhs of wire Net_4070_3[1597] = \Vis_H:control_out_3\[1916]
Removing Rhs of wire Net_4070_3[1597] = \Vis_H:control_3\[1925]
Removing Rhs of wire Net_4070_2[1598] = \Vis_H:control_out_2\[1917]
Removing Rhs of wire Net_4070_2[1598] = \Vis_H:control_2\[1926]
Removing Rhs of wire Net_4070_1[1599] = \Vis_H:control_out_1\[1918]
Removing Rhs of wire Net_4070_1[1599] = \Vis_H:control_1\[1927]
Removing Rhs of wire Net_4070_0[1600] = \Vis_H:control_out_0\[1919]
Removing Rhs of wire Net_4070_0[1600] = \Vis_H:control_0\[1928]
Removing Rhs of wire Net_3914_7[1601] = \Vis_L:control_out_7\[1893]
Removing Rhs of wire Net_3914_7[1601] = \Vis_L:control_7\[1902]
Removing Rhs of wire Net_3914_6[1602] = \Vis_L:control_out_6\[1894]
Removing Rhs of wire Net_3914_6[1602] = \Vis_L:control_6\[1903]
Removing Rhs of wire Net_3914_5[1603] = \Vis_L:control_out_5\[1895]
Removing Rhs of wire Net_3914_5[1603] = \Vis_L:control_5\[1904]
Removing Rhs of wire Net_3914_4[1604] = \Vis_L:control_out_4\[1896]
Removing Rhs of wire Net_3914_4[1604] = \Vis_L:control_4\[1905]
Removing Rhs of wire Net_3914_3[1605] = \Vis_L:control_out_3\[1897]
Removing Rhs of wire Net_3914_3[1605] = \Vis_L:control_3\[1906]
Removing Rhs of wire Net_3914_2[1606] = \Vis_L:control_out_2\[1898]
Removing Rhs of wire Net_3914_2[1606] = \Vis_L:control_2\[1907]
Removing Rhs of wire Net_3914_1[1607] = \Vis_L:control_out_1\[1899]
Removing Rhs of wire Net_3914_1[1607] = \Vis_L:control_1\[1908]
Removing Rhs of wire Net_3914_0[1608] = \Vis_L:control_out_0\[1900]
Removing Rhs of wire Net_3914_0[1608] = \Vis_L:control_0\[1909]
Removing Rhs of wire Net_4071_7[1609] = \Vis_H_1:control_out_7\[1931]
Removing Rhs of wire Net_4071_7[1609] = \Vis_H_1:control_7\[1940]
Removing Rhs of wire Net_4071_6[1610] = \Vis_H_1:control_out_6\[1932]
Removing Rhs of wire Net_4071_6[1610] = \Vis_H_1:control_6\[1941]
Removing Rhs of wire Net_4071_5[1611] = \Vis_H_1:control_out_5\[1933]
Removing Rhs of wire Net_4071_5[1611] = \Vis_H_1:control_5\[1942]
Removing Rhs of wire Net_4071_4[1612] = \Vis_H_1:control_out_4\[1934]
Removing Rhs of wire Net_4071_4[1612] = \Vis_H_1:control_4\[1943]
Removing Rhs of wire Net_4071_3[1613] = \Vis_H_1:control_out_3\[1935]
Removing Rhs of wire Net_4071_3[1613] = \Vis_H_1:control_3\[1944]
Removing Rhs of wire Net_4071_2[1614] = \Vis_H_1:control_out_2\[1936]
Removing Rhs of wire Net_4071_2[1614] = \Vis_H_1:control_2\[1945]
Removing Rhs of wire Net_4071_1[1615] = \Vis_H_1:control_out_1\[1937]
Removing Rhs of wire Net_4071_1[1615] = \Vis_H_1:control_1\[1946]
Removing Rhs of wire Net_4071_0[1616] = \Vis_H_1:control_out_0\[1938]
Removing Rhs of wire Net_4071_0[1616] = \Vis_H_1:control_0\[1947]
Removing Rhs of wire Net_4068_7[1617] = \Vis_H_2:control_out_7\[1972]
Removing Rhs of wire Net_4068_7[1617] = \Vis_H_2:control_7\[1981]
Removing Rhs of wire Net_4068_6[1618] = \Vis_H_2:control_out_6\[1973]
Removing Rhs of wire Net_4068_6[1618] = \Vis_H_2:control_6\[1982]
Removing Rhs of wire Net_4068_5[1619] = \Vis_H_2:control_out_5\[1974]
Removing Rhs of wire Net_4068_5[1619] = \Vis_H_2:control_5\[1983]
Removing Rhs of wire Net_4068_4[1620] = \Vis_H_2:control_out_4\[1975]
Removing Rhs of wire Net_4068_4[1620] = \Vis_H_2:control_4\[1984]
Removing Rhs of wire Net_4068_3[1621] = \Vis_H_2:control_out_3\[1976]
Removing Rhs of wire Net_4068_3[1621] = \Vis_H_2:control_3\[1985]
Removing Rhs of wire Net_4068_2[1622] = \Vis_H_2:control_out_2\[1977]
Removing Rhs of wire Net_4068_2[1622] = \Vis_H_2:control_2\[1986]
Removing Rhs of wire Net_4068_1[1623] = \Vis_H_2:control_out_1\[1978]
Removing Rhs of wire Net_4068_1[1623] = \Vis_H_2:control_1\[1987]
Removing Rhs of wire Net_4068_0[1624] = \Vis_H_2:control_out_0\[1979]
Removing Rhs of wire Net_4068_0[1624] = \Vis_H_2:control_0\[1988]
Removing Rhs of wire Net_4045_7[1625] = \Vis_L_2:control_out_7\[1953]
Removing Rhs of wire Net_4045_7[1625] = \Vis_L_2:control_7\[1962]
Removing Rhs of wire Net_4045_6[1626] = \Vis_L_2:control_out_6\[1954]
Removing Rhs of wire Net_4045_6[1626] = \Vis_L_2:control_6\[1963]
Removing Rhs of wire Net_4045_5[1627] = \Vis_L_2:control_out_5\[1955]
Removing Rhs of wire Net_4045_5[1627] = \Vis_L_2:control_5\[1964]
Removing Rhs of wire Net_4045_4[1628] = \Vis_L_2:control_out_4\[1956]
Removing Rhs of wire Net_4045_4[1628] = \Vis_L_2:control_4\[1965]
Removing Rhs of wire Net_4045_3[1629] = \Vis_L_2:control_out_3\[1957]
Removing Rhs of wire Net_4045_3[1629] = \Vis_L_2:control_3\[1966]
Removing Rhs of wire Net_4045_2[1630] = \Vis_L_2:control_out_2\[1958]
Removing Rhs of wire Net_4045_2[1630] = \Vis_L_2:control_2\[1967]
Removing Rhs of wire Net_4045_1[1631] = \Vis_L_2:control_out_1\[1959]
Removing Rhs of wire Net_4045_1[1631] = \Vis_L_2:control_1\[1968]
Removing Rhs of wire Net_4045_0[1632] = \Vis_L_2:control_out_0\[1960]
Removing Rhs of wire Net_4045_0[1632] = \Vis_L_2:control_0\[1969]
Removing Rhs of wire Net_4069_7[1633] = \Vis_H_3:control_out_7\[2010]
Removing Rhs of wire Net_4069_7[1633] = \Vis_H_3:control_7\[2019]
Removing Rhs of wire Net_4069_6[1634] = \Vis_H_3:control_out_6\[2011]
Removing Rhs of wire Net_4069_6[1634] = \Vis_H_3:control_6\[2020]
Removing Rhs of wire Net_4069_5[1635] = \Vis_H_3:control_out_5\[2012]
Removing Rhs of wire Net_4069_5[1635] = \Vis_H_3:control_5\[2021]
Removing Rhs of wire Net_4069_4[1636] = \Vis_H_3:control_out_4\[2013]
Removing Rhs of wire Net_4069_4[1636] = \Vis_H_3:control_4\[2022]
Removing Rhs of wire Net_4069_3[1637] = \Vis_H_3:control_out_3\[2014]
Removing Rhs of wire Net_4069_3[1637] = \Vis_H_3:control_3\[2023]
Removing Rhs of wire Net_4069_2[1638] = \Vis_H_3:control_out_2\[2015]
Removing Rhs of wire Net_4069_2[1638] = \Vis_H_3:control_2\[2024]
Removing Rhs of wire Net_4069_1[1639] = \Vis_H_3:control_out_1\[2016]
Removing Rhs of wire Net_4069_1[1639] = \Vis_H_3:control_1\[2025]
Removing Rhs of wire Net_4069_0[1640] = \Vis_H_3:control_out_0\[2017]
Removing Rhs of wire Net_4069_0[1640] = \Vis_H_3:control_0\[2026]
Removing Rhs of wire Net_4067_7[1641] = \Vis_L_3:control_out_7\[1991]
Removing Rhs of wire Net_4067_7[1641] = \Vis_L_3:control_7\[2000]
Removing Rhs of wire Net_4067_6[1642] = \Vis_L_3:control_out_6\[1992]
Removing Rhs of wire Net_4067_6[1642] = \Vis_L_3:control_6\[2001]
Removing Rhs of wire Net_4067_5[1643] = \Vis_L_3:control_out_5\[1993]
Removing Rhs of wire Net_4067_5[1643] = \Vis_L_3:control_5\[2002]
Removing Rhs of wire Net_4067_4[1644] = \Vis_L_3:control_out_4\[1994]
Removing Rhs of wire Net_4067_4[1644] = \Vis_L_3:control_4\[2003]
Removing Rhs of wire Net_4067_3[1645] = \Vis_L_3:control_out_3\[1995]
Removing Rhs of wire Net_4067_3[1645] = \Vis_L_3:control_3\[2004]
Removing Rhs of wire Net_4067_2[1646] = \Vis_L_3:control_out_2\[1996]
Removing Rhs of wire Net_4067_2[1646] = \Vis_L_3:control_2\[2005]
Removing Rhs of wire Net_4067_1[1647] = \Vis_L_3:control_out_1\[1997]
Removing Rhs of wire Net_4067_1[1647] = \Vis_L_3:control_1\[2006]
Removing Rhs of wire Net_4067_0[1648] = \Vis_L_3:control_out_0\[1998]
Removing Rhs of wire Net_4067_0[1648] = \Vis_L_3:control_0\[2007]
Removing Lhs of wire \visualization_1:sub_vi_vv_MODGEN_1_3\[1649] = \visualization_1:MODULE_1:g2:a0:d_3\[1810]
Removing Lhs of wire \visualization_1:sub_vi_vv_MODGEN_1_2\[1650] = \visualization_1:MODULE_1:g2:a0:d_2\[1811]
Removing Lhs of wire \visualization_1:sub_vi_vv_MODGEN_1_1\[1651] = \visualization_1:MODULE_1:g2:a0:d_1\[1812]
Removing Lhs of wire \visualization_1:sub_vi_vv_MODGEN_1_0\[1652] = \visualization_1:MODULE_1:g2:a0:d_0\[1813]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_23\[1694] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_22\[1695] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_21\[1696] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_20\[1697] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_19\[1698] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_18\[1699] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_17\[1700] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_16\[1701] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_15\[1702] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_14\[1703] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_13\[1704] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_12\[1705] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_11\[1706] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_10\[1707] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_9\[1708] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_8\[1709] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_7\[1710] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_6\[1711] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_5\[1712] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_4\[1713] = zero[9]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_3\[1714] = \visualization_1:MODIN1_3\[1715]
Removing Lhs of wire \visualization_1:MODIN1_3\[1715] = \visualization_1:pos_3\[1522]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_2\[1716] = \visualization_1:MODIN1_2\[1717]
Removing Lhs of wire \visualization_1:MODIN1_2\[1717] = \visualization_1:pos_2\[1523]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_1\[1718] = \visualization_1:MODIN1_1\[1719]
Removing Lhs of wire \visualization_1:MODIN1_1\[1719] = \visualization_1:pos_1\[1524]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:a_0\[1720] = \visualization_1:MODIN1_0\[1721]
Removing Lhs of wire \visualization_1:MODIN1_0\[1721] = \visualization_1:pos_0\[1525]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1851] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1852] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__Vis_Latch_net_0[1854] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__Vis_Clock_net_0[1860] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__Vis_D0_net_0[1866] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__Vis_D1_net_0[1872] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__Vis_D2_net_0[1878] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire tmpOE__Vis_D3_net_0[1884] = tmpOE__P1_D1_net_1[1]
Removing Lhs of wire \Vis_L:clk\[1891] = zero[9]
Removing Lhs of wire \Vis_L:rst\[1892] = zero[9]
Removing Lhs of wire \Vis_H:clk\[1910] = zero[9]
Removing Lhs of wire \Vis_H:rst\[1911] = zero[9]
Removing Lhs of wire \Vis_H_1:clk\[1929] = zero[9]
Removing Lhs of wire \Vis_H_1:rst\[1930] = zero[9]
Removing Lhs of wire \Vis_L_2:clk\[1951] = zero[9]
Removing Lhs of wire \Vis_L_2:rst\[1952] = zero[9]
Removing Lhs of wire \Vis_H_2:clk\[1970] = zero[9]
Removing Lhs of wire \Vis_H_2:rst\[1971] = zero[9]
Removing Lhs of wire \Vis_L_3:clk\[1989] = zero[9]
Removing Lhs of wire \Vis_L_3:rst\[1990] = zero[9]
Removing Lhs of wire \Vis_H_3:clk\[2008] = zero[9]
Removing Lhs of wire \Vis_H_3:rst\[2009] = zero[9]
Removing Rhs of wire Net_4107[2027] = \ClockCounter:Net_43\[2028]
Removing Lhs of wire \ClockCounter:Net_89\[2032] = zero[9]
Removing Lhs of wire \ClockCounter:Net_95\[2033] = zero[9]
Removing Lhs of wire \ClockCounter:CounterUDB:ctrl_capmode_1\[2042] = zero[9]
Removing Lhs of wire \ClockCounter:CounterUDB:ctrl_capmode_0\[2043] = zero[9]
Removing Lhs of wire \ClockCounter:CounterUDB:ctrl_enable\[2055] = \ClockCounter:CounterUDB:control_7\[2047]
Removing Lhs of wire \ClockCounter:CounterUDB:capt_rising\[2057] = zero[9]
Removing Lhs of wire \ClockCounter:CounterUDB:capt_falling\[2058] = \ClockCounter:CounterUDB:prevCapture\[2056]
Removing Rhs of wire \ClockCounter:CounterUDB:reload\[2061] = \ClockCounter:CounterUDB:reload_tc\[2062]
Removing Lhs of wire \ClockCounter:CounterUDB:final_enable\[2063] = \ClockCounter:CounterUDB:control_7\[2047]
Removing Lhs of wire \ClockCounter:CounterUDB:counter_enable\[2064] = \ClockCounter:CounterUDB:control_7\[2047]
Removing Rhs of wire \ClockCounter:CounterUDB:status_0\[2065] = \ClockCounter:CounterUDB:cmp_out_status\[2066]
Removing Rhs of wire \ClockCounter:CounterUDB:status_1\[2067] = \ClockCounter:CounterUDB:per_zero\[2068]
Removing Rhs of wire \ClockCounter:CounterUDB:status_2\[2069] = \ClockCounter:CounterUDB:overflow_status\[2070]
Removing Rhs of wire \ClockCounter:CounterUDB:status_3\[2071] = \ClockCounter:CounterUDB:underflow_status\[2072]
Removing Lhs of wire \ClockCounter:CounterUDB:status_4\[2073] = \ClockCounter:CounterUDB:hwCapture\[2060]
Removing Rhs of wire \ClockCounter:CounterUDB:status_5\[2074] = \ClockCounter:CounterUDB:fifo_full\[2075]
Removing Rhs of wire \ClockCounter:CounterUDB:status_6\[2076] = \ClockCounter:CounterUDB:fifo_nempty\[2077]
Removing Lhs of wire \ClockCounter:CounterUDB:reset\[2079] = zero[9]
Removing Lhs of wire \ClockCounter:CounterUDB:dp_dir\[2081] = zero[9]
Removing Lhs of wire \ClockCounter:CounterUDB:tc_i\[2086] = \ClockCounter:CounterUDB:reload\[2061]
Removing Rhs of wire \ClockCounter:CounterUDB:cmp_out_i\[2088] = \ClockCounter:CounterUDB:cmp_equal\[2089]
Removing Lhs of wire \ClockCounter:CounterUDB:cs_addr_2\[2096] = zero[9]
Removing Lhs of wire \ClockCounter:CounterUDB:cs_addr_1\[2097] = \ClockCounter:CounterUDB:count_enable\[2095]
Removing Lhs of wire \ClockCounter:CounterUDB:cs_addr_0\[2098] = \ClockCounter:CounterUDB:reload\[2061]
Removing Rhs of wire Net_4238[2129] = \ClockCountFilter:genblk1[0]:last_state\[2140]
Removing Rhs of wire Net_4274[2132] = \ClockCountSel:control_out_0\[2143]
Removing Rhs of wire Net_4274[2132] = \ClockCountSel:control_0\[2166]
Removing Rhs of wire Net_4256[2133] = \mux_1:tmp__mux_1_reg\[2131]
Removing Lhs of wire \ClockCountSel:clk\[2141] = zero[9]
Removing Lhs of wire \ClockCountSel:rst\[2142] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD2:bSR:load_reg\\D\[2167] = zero[9]
Removing Lhs of wire \ConsolePort_2:RegD0:bSR:load_reg\\D\[2168] = zero[9]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:capture_last\\D\[2169] = zero[9]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:hwEnable_reg\\D\[2170] = \ConsolePort_2:WinTimer:TimerUDB:control_7\[283]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:tc_reg_i\\D\[2171] = \ConsolePort_2:WinTimer:TimerUDB:status_tc\[305]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\\D\[2172] = \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load\[301]
Removing Lhs of wire \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\\D\[2175] = \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\[464]
Removing Lhs of wire \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\\D\[2176] = Net_4200[14]
Removing Lhs of wire \ConsolePort_2:RegD1:bSR:load_reg\\D\[2178] = zero[9]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:capture_last\\D\[2179] = zero[9]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:hwEnable_reg\\D\[2180] = \ConsolePort_2:ClockTimer:TimerUDB:control_7\[593]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:tc_reg_i\\D\[2181] = \ConsolePort_2:ClockTimer:TimerUDB:status_tc\[615]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:capture_out_reg_i\\D\[2182] = \ConsolePort_2:ClockTimer:TimerUDB:capt_fifo_load\[611]
Removing Lhs of wire \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\\D\[2185] = \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\[676]
Removing Lhs of wire \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\\D\[2186] = \ConsolePort_2:Net_296\[36]
Removing Lhs of wire \ConsolePort_1:RegD2:bSR:load_reg\\D\[2188] = zero[9]
Removing Lhs of wire \ConsolePort_1:RegD0:bSR:load_reg\\D\[2189] = zero[9]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:capture_last\\D\[2190] = zero[9]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:hwEnable_reg\\D\[2191] = \ConsolePort_1:WinTimer:TimerUDB:control_7\[1041]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:tc_reg_i\\D\[2192] = \ConsolePort_1:WinTimer:TimerUDB:status_tc\[1063]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\\D\[2193] = \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load\[1059]
Removing Lhs of wire \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\\D\[2196] = \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\[1222]
Removing Lhs of wire \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\\D\[2197] = Net_4170[785]
Removing Lhs of wire \ConsolePort_1:RegD1:bSR:load_reg\\D\[2199] = zero[9]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:capture_last\\D\[2200] = zero[9]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:hwEnable_reg\\D\[2201] = \ConsolePort_1:ClockTimer:TimerUDB:control_7\[1350]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:tc_reg_i\\D\[2202] = \ConsolePort_1:ClockTimer:TimerUDB:status_tc\[1372]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:capture_out_reg_i\\D\[2203] = \ConsolePort_1:ClockTimer:TimerUDB:capt_fifo_load\[1368]
Removing Lhs of wire \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\\D\[2206] = \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\[1433]
Removing Lhs of wire \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\\D\[2207] = \ConsolePort_1:Net_296\[796]
Removing Lhs of wire \visualization_1:state_2\\D\[2209] = \visualization_1:state_2\[1517]
Removing Lhs of wire \ClockCounter:CounterUDB:prevCapture\\D\[2281] = zero[9]
Removing Lhs of wire \ClockCounter:CounterUDB:overflow_reg_i\\D\[2282] = \ClockCounter:CounterUDB:overflow\[2080]
Removing Lhs of wire \ClockCounter:CounterUDB:underflow_reg_i\\D\[2283] = \ClockCounter:CounterUDB:underflow\[2083]
Removing Lhs of wire \ClockCounter:CounterUDB:tc_reg_i\\D\[2284] = \ClockCounter:CounterUDB:reload\[2061]
Removing Lhs of wire \ClockCounter:CounterUDB:prevCompare\\D\[2285] = \ClockCounter:CounterUDB:cmp_out_i\[2088]
Removing Lhs of wire \ClockCounter:CounterUDB:cmp_out_reg_i\\D\[2286] = \ClockCounter:CounterUDB:cmp_out_i\[2088]
Removing Lhs of wire \ClockCounter:CounterUDB:count_stored_i\\D\[2287] = Net_4189[2094]
Removing Lhs of wire \ClockCountFilter:genblk1[0]:samples_1\\D\[2288] = \ClockCountFilter:genblk1[0]:samples_0\[2138]
Removing Lhs of wire \ClockCountFilter:genblk1[0]:samples_0\\D\[2289] = Net_4256[2133]

------------------------------------------------------
Aliased 0 equations, 471 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__P1_D1_net_1' (cost = 0):
tmpOE__P1_D1_net_1 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\ConsolePort_2:WinTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\ConsolePort_2:WinTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\ConsolePort_2:WinTimer:TimerUDB:status_tc\' (cost = 3):
\ConsolePort_2:WinTimer:TimerUDB:status_tc\ <= ((\ConsolePort_2:WinTimer:TimerUDB:run_mode\ and \ConsolePort_2:WinTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\ConsolePort_2:LatchFilter:genblk1[0]:or_term\' (cost = 3):
\ConsolePort_2:LatchFilter:genblk1[0]:or_term\ <= (\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\
	OR \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\
	OR Net_4200);

Note:  Expanding virtual equation for '\ConsolePort_2:LatchFilter:genblk1[0]:and_term\' (cost = 1):
\ConsolePort_2:LatchFilter:genblk1[0]:and_term\ <= ((Net_4200 and \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ and \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\ConsolePort_2:Net_294\' (cost = 0):
\ConsolePort_2:Net_294\ <= (not \ConsolePort_2:Net_288\);

Note:  Expanding virtual equation for '\ConsolePort_2:ClockTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\ConsolePort_2:ClockTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\ConsolePort_2:ClockTimer:TimerUDB:status_tc\' (cost = 3):
\ConsolePort_2:ClockTimer:TimerUDB:status_tc\ <= ((\ConsolePort_2:ClockTimer:TimerUDB:run_mode\ and \ConsolePort_2:ClockTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\ConsolePort_2:ClockFilter:genblk1[0]:or_term\' (cost = 3):
\ConsolePort_2:ClockFilter:genblk1[0]:or_term\ <= (\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\
	OR \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\
	OR \ConsolePort_2:Net_296\);

Note:  Expanding virtual equation for '\ConsolePort_2:ClockFilter:genblk1[0]:and_term\' (cost = 1):
\ConsolePort_2:ClockFilter:genblk1[0]:and_term\ <= ((\ConsolePort_2:Net_296\ and \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\ and \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\ConsolePort_1:WinTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\ConsolePort_1:WinTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\ConsolePort_1:WinTimer:TimerUDB:status_tc\' (cost = 3):
\ConsolePort_1:WinTimer:TimerUDB:status_tc\ <= ((\ConsolePort_1:WinTimer:TimerUDB:run_mode\ and \ConsolePort_1:WinTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\ConsolePort_1:LatchFilter:genblk1[0]:or_term\' (cost = 3):
\ConsolePort_1:LatchFilter:genblk1[0]:or_term\ <= (\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
	OR \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\
	OR Net_4170);

Note:  Expanding virtual equation for '\ConsolePort_1:LatchFilter:genblk1[0]:and_term\' (cost = 1):
\ConsolePort_1:LatchFilter:genblk1[0]:and_term\ <= ((Net_4170 and \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ and \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\ConsolePort_1:Net_294\' (cost = 0):
\ConsolePort_1:Net_294\ <= (not \ConsolePort_1:Net_288\);

Note:  Expanding virtual equation for '\ConsolePort_1:ClockTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\ConsolePort_1:ClockTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\ConsolePort_1:ClockTimer:TimerUDB:status_tc\' (cost = 3):
\ConsolePort_1:ClockTimer:TimerUDB:status_tc\ <= ((\ConsolePort_1:ClockTimer:TimerUDB:run_mode\ and \ConsolePort_1:ClockTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\ConsolePort_1:ClockFilter:genblk1[0]:or_term\' (cost = 3):
\ConsolePort_1:ClockFilter:genblk1[0]:or_term\ <= (\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\
	OR \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\
	OR \ConsolePort_1:Net_296\);

Note:  Expanding virtual equation for '\ConsolePort_1:ClockFilter:genblk1[0]:and_term\' (cost = 1):
\ConsolePort_1:ClockFilter:genblk1[0]:and_term\ <= ((\ConsolePort_1:Net_296\ and \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\ and \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \visualization_1:pos_0\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:d_0\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:d_0\ <= (not \visualization_1:pos_0\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\ClockCounter:CounterUDB:capt_either_edge\' (cost = 0):
\ClockCounter:CounterUDB:capt_either_edge\ <= (\ClockCounter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\ClockCounter:CounterUDB:overflow\' (cost = 0):
\ClockCounter:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\ClockCounter:CounterUDB:underflow\' (cost = 0):
\ClockCounter:CounterUDB:underflow\ <= (\ClockCounter:CounterUDB:status_1\);

Note:  Expanding virtual equation for 'Net_4256' (cost = 4):
Net_4256 <= ((not Net_4274 and Net_4201)
	OR (Net_4260 and Net_4274));

Note:  Expanding virtual equation for '\ClockCountFilter:genblk1[0]:or_term\' (cost = 4):
\ClockCountFilter:genblk1[0]:or_term\ <= (\ClockCountFilter:genblk1[0]:samples_0\
	OR \ClockCountFilter:genblk1[0]:samples_1\
	OR (not Net_4274 and Net_4201)
	OR (Net_4260 and Net_4274));

Note:  Expanding virtual equation for '\ClockCountFilter:genblk1[0]:and_term\' (cost = 2):
\ClockCountFilter:genblk1[0]:and_term\ <= ((not Net_4274 and Net_4201 and \ClockCountFilter:genblk1[0]:samples_1\ and \ClockCountFilter:genblk1[0]:samples_0\)
	OR (Net_4260 and Net_4274 and \ClockCountFilter:genblk1[0]:samples_1\ and \ClockCountFilter:genblk1[0]:samples_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \visualization_1:pos_1\ and not \visualization_1:pos_0\));

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:d_1\' (cost = 2):
\visualization_1:MODULE_1:g2:a0:d_1\ <= ((\visualization_1:pos_1\ and \visualization_1:pos_0\)
	OR (not \visualization_1:pos_1\ and not \visualization_1:pos_0\));

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\));

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:d_2\' (cost = 3):
\visualization_1:MODULE_1:g2:a0:d_2\ <= ((\visualization_1:pos_2\ and \visualization_1:pos_1\)
	OR (\visualization_1:pos_2\ and \visualization_1:pos_0\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\));

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:d_3\' (cost = 4):
\visualization_1:MODULE_1:g2:a0:d_3\ <= ((\visualization_1:pos_3\ and \visualization_1:pos_2\)
	OR (\visualization_1:pos_3\ and \visualization_1:pos_1\)
	OR (\visualization_1:pos_3\ and \visualization_1:pos_0\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\));

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\));


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\));


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 51 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \ConsolePort_2:ClockTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \ConsolePort_1:ClockTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \ClockCounter:CounterUDB:hwCapture\ to zero
Aliasing \ClockCounter:CounterUDB:status_2\ to zero
Aliasing \ClockCounter:CounterUDB:overflow\ to zero
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load\[301] = zero[9]
Removing Lhs of wire \ConsolePort_2:WinTimer:TimerUDB:trig_reg\[317] = \ConsolePort_2:WinTimer:TimerUDB:timer_enable\[302]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:capt_fifo_load\[611] = zero[9]
Removing Lhs of wire \ConsolePort_2:ClockTimer:TimerUDB:trig_reg\[626] = \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\[612]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load\[1059] = zero[9]
Removing Lhs of wire \ConsolePort_1:WinTimer:TimerUDB:trig_reg\[1075] = \ConsolePort_1:WinTimer:TimerUDB:timer_enable\[1060]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:capt_fifo_load\[1368] = zero[9]
Removing Lhs of wire \ConsolePort_1:ClockTimer:TimerUDB:trig_reg\[1383] = \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\[1369]
Removing Rhs of wire \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[1822] = \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\[1831]
Removing Rhs of wire \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[1832] = \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\[1841]
Removing Lhs of wire \ClockCounter:CounterUDB:hwCapture\[2060] = zero[9]
Removing Rhs of wire \ClockCounter:CounterUDB:reload\[2061] = \ClockCounter:CounterUDB:status_1\[2067]
Removing Lhs of wire \ClockCounter:CounterUDB:status_2\[2069] = zero[9]
Removing Lhs of wire \ClockCounter:CounterUDB:overflow\[2080] = zero[9]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj" -dcpsoc3 TASBot.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.337ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 16 July 2019 02:11:49
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Backup\Documents\PSoC Creator\TASBot\TASBot.cydsn\TASBot.cyprj -d CY8C5888LTI-LP097 TASBot.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
    Removed wire end \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: \ConsolePort_2:RegD2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_2:RegD0:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_2:WinTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_2:RegD1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_2:ClockTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_2:ClockTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_1:RegD2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_1:RegD0:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_1:WinTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_1:RegD1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_1:ClockTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \ConsolePort_1:ClockTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \ClockCounter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \ClockCounter:CounterUDB:overflow_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ConsolePort_2_Clock_1'. Fanout=8, Signal=\ConsolePort_2:Net_22\
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=4, Signal=Net_4275
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_4184
    Digital Clock 3: Automatic-assigning  clock 'ConsolePort_1_Clock_1'. Fanout=8, Signal=\ConsolePort_1:Net_22\
    Digital Clock 4: Automatic-assigning  clock 'VisClock'. Fanout=1, Signal=Net_4116
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ConsolePort_2:RegD2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \ConsolePort_2:Net_68\:macrocell.q was determined to be a routed clock that is synchronous to ConsolePort_2_Clock_1
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_1, EnableOut: \ConsolePort_2:Net_68\:macrocell.q
    UDB Clk/Enable \ConsolePort_2:RegD0:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \ConsolePort_2:Net_68\:macrocell.q was determined to be a routed clock that is synchronous to ConsolePort_2_Clock_1
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_1, EnableOut: \ConsolePort_2:Net_68\:macrocell.q
    UDB Clk/Enable \ConsolePort_2:WinTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ConsolePort_2_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ConsolePort_2_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_2:LatchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: ConsolePort_2_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_2:RegD1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \ConsolePort_2:Net_68\:macrocell.q was determined to be a routed clock that is synchronous to ConsolePort_2_Clock_1
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_1, EnableOut: \ConsolePort_2:Net_68\:macrocell.q
    UDB Clk/Enable \ConsolePort_2:ClockTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ConsolePort_2_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ConsolePort_2_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_2:ClockFilter:ClkSync\: with output requested to be synchronous
        ClockIn: ConsolePort_2_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_2_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_1:RegD2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \ConsolePort_1:Net_68\:macrocell.q was determined to be a routed clock that is synchronous to ConsolePort_1_Clock_1
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_1, EnableOut: \ConsolePort_1:Net_68\:macrocell.q
    UDB Clk/Enable \ConsolePort_1:RegD0:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \ConsolePort_1:Net_68\:macrocell.q was determined to be a routed clock that is synchronous to ConsolePort_1_Clock_1
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_1, EnableOut: \ConsolePort_1:Net_68\:macrocell.q
    UDB Clk/Enable \ConsolePort_1:WinTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ConsolePort_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ConsolePort_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_1:LatchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: ConsolePort_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_1:RegD1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \ConsolePort_1:Net_68\:macrocell.q was determined to be a routed clock that is synchronous to ConsolePort_1_Clock_1
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_1, EnableOut: \ConsolePort_1:Net_68\:macrocell.q
    UDB Clk/Enable \ConsolePort_1:ClockTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ConsolePort_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ConsolePort_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ConsolePort_1:ClockFilter:ClkSync\: with output requested to be synchronous
        ClockIn: ConsolePort_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ConsolePort_1_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ClockCounter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \ClockCounter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \ClockCountFilter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \VisClockSync:genblk1[0]:INST\:synccell.out
        Effective Clock: Clock_1
        Enable Signal: \VisClockSync:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P1_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_D1(0)__PA ,
            pin_input => Net_3420 ,
            pad => P1_D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_D1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_D1(1)__PA ,
            pin_input => Net_3420 ,
            pad => P1_D1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_Latch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_Latch(0)__PA ,
            fb => Net_4200 ,
            pad => P2_Latch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_D2(0)__PA ,
            pin_input => Net_3479 ,
            pad => P1_D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_D2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_D2(1)__PA ,
            pin_input => Net_3479 ,
            pad => P1_D2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_Clock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_Clock(0)__PA ,
            fb => Net_4260 ,
            pad => P2_Clock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = P1_Clock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_Clock(0)__PA ,
            fb => Net_4201 ,
            pad => P1_Clock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_D1(0)__PA ,
            pin_input => Net_3487 ,
            pad => P2_D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_D1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_D1(1)__PA ,
            pin_input => Net_3487 ,
            pad => P2_D1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_Latch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_Latch(0)__PA ,
            fb => Net_4170 ,
            pad => P1_Latch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_D0(0)__PA ,
            pin_input => Net_2981 ,
            pad => P1_D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_D0(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_D0(1)__PA ,
            pin_input => Net_2981 ,
            pad => P1_D0(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_D2(0)__PA ,
            pin_input => Net_3488 ,
            pad => P2_D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_D2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_D2(1)__PA ,
            pin_input => Net_3488 ,
            pad => P2_D2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_D0(0)__PA ,
            pin_input => Net_3489 ,
            pad => P2_D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_D0(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_D0(1)__PA ,
            pin_input => Net_3489 ,
            pad => P2_D0(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Vis_Latch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vis_Latch(0)__PA ,
            pin_input => Net_3780 ,
            pad => Vis_Latch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vis_Clock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vis_Clock(0)__PA ,
            pin_input => Net_3905 ,
            pad => Vis_Clock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vis_D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vis_D0(0)__PA ,
            pin_input => Net_3895 ,
            pad => Vis_D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vis_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vis_D1(0)__PA ,
            pin_input => Net_3894 ,
            pad => Vis_D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vis_D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vis_D2(0)__PA ,
            pin_input => Net_3893 ,
            pad => Vis_D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vis_D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vis_D3(0)__PA ,
            pin_input => Net_3785 ,
            pad => Vis_D3(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_3895_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_8\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_9\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_10\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_11\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_12\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_13\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_14\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_15\
        );
        Output = Net_3895_split (fanout=1)

    MacroCell: Name=Net_3488, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_191\
        );
        Output = Net_3488 (fanout=2)

    MacroCell: Name=\ConsolePort_2:Net_68\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:Net_288\ * \ConsolePort_2:Net_61\
        );
        Output = \ConsolePort_2:Net_68\ (fanout=12)

    MacroCell: Name=Net_3489, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_201\
        );
        Output = Net_3489 (fanout=2)

    MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:WinTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\ConsolePort_2:Net_294\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_288\
        );
        Output = \ConsolePort_2:Net_294\ (fanout=1)

    MacroCell: Name=\ConsolePort_2:ClockTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_2:ClockTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_3487, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_213\
        );
        Output = Net_3487 (fanout=2)

    MacroCell: Name=Net_3479, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_191\
        );
        Output = Net_3479 (fanout=2)

    MacroCell: Name=\ConsolePort_1:Net_68\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:Net_288\ * \ConsolePort_1:Net_61\
        );
        Output = \ConsolePort_1:Net_68\ (fanout=12)

    MacroCell: Name=Net_2981, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_201\
        );
        Output = Net_2981 (fanout=2)

    MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:WinTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\ConsolePort_1:Net_294\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_288\
        );
        Output = \ConsolePort_1:Net_294\ (fanout=1)

    MacroCell: Name=\ConsolePort_1:ClockTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_1:ClockTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_3420, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_213\
        );
        Output = Net_3420 (fanout=2)

    MacroCell: Name=Net_3905, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              \visualization_1:state_0\ * !Net_3903
        );
        Output = Net_3905 (fanout=1)

    MacroCell: Name=Net_3895, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3895_split * !Net_3895_split_1
        );
        Output = Net_3895 (fanout=1)

    MacroCell: Name=Net_3894, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3894_split * !Net_3894_split_1
        );
        Output = Net_3894 (fanout=1)

    MacroCell: Name=Net_3893, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3893_split * !Net_3893_split_1
        );
        Output = Net_3893 (fanout=1)

    MacroCell: Name=Net_3785, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3785_split * !Net_3785_split_1
        );
        Output = Net_3785 (fanout=1)

    MacroCell: Name=Net_3785_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_0\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_1\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_2\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_3\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_4\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_5\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_6\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_7\
        );
        Output = Net_3785_split_1 (fanout=1)

    MacroCell: Name=Net_3785_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_8\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_9\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_10\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_11\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_12\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_13\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_14\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_15\
        );
        Output = Net_3785_split (fanout=1)

    MacroCell: Name=Net_3893_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_0\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_1\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_2\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_3\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_4\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_5\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_6\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_7\
        );
        Output = Net_3893_split_1 (fanout=1)

    MacroCell: Name=\ClockCounter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ClockCounter:CounterUDB:cmp_out_i\ * 
              !\ClockCounter:CounterUDB:prevCompare\
        );
        Output = \ClockCounter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\ClockCounter:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ClockCounter:CounterUDB:reload\ * 
              !\ClockCounter:CounterUDB:underflow_reg_i\
        );
        Output = \ClockCounter:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\ClockCounter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ClockCounter:CounterUDB:control_7\ * 
              !\ClockCounter:CounterUDB:count_stored_i\ * Net_4189
        );
        Output = \ClockCounter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_3893_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_8\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_9\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_10\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_11\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_12\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_13\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_14\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_15\
        );
        Output = Net_3893_split (fanout=1)

    MacroCell: Name=Net_3894_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_0\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_1\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_2\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_3\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_4\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_5\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_6\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_7\
        );
        Output = Net_3894_split_1 (fanout=1)

    MacroCell: Name=Net_3894_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_8\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_9\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_10\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_11\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_12\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_13\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_14\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_15\
        );
        Output = Net_3894_split (fanout=1)

    MacroCell: Name=Net_3895_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_0\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_1\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_2\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_3\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_4\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_5\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_6\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_7\
        );
        Output = Net_3895_split_1 (fanout=1)

    MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:WinTimer:TimerUDB:control_7\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ConsolePort_2:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:timer_enable\ * 
              !\ConsolePort_2:Net_340\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:trig_disable\
            + \ConsolePort_2:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:run_mode\ * 
              !\ConsolePort_2:Net_340\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:trig_disable\
            + \ConsolePort_2:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_2:Net_340\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ * 
              \ConsolePort_2:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:WinTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_2:Net_340\
            + !\ConsolePort_2:Net_340\ * 
              \ConsolePort_2:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ (fanout=1)

    MacroCell: Name=\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4200
        );
        Output = \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_3493, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4200 * !\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ * 
              !\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\ * Net_3493
            + Net_4200 * \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ * 
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\ * !Net_3493
        );
        Output = Net_3493 (fanout=2)

    MacroCell: Name=\ConsolePort_2:ClockTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:ClockTimer:TimerUDB:control_7\
        );
        Output = \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=\ConsolePort_2:Net_61\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_2:Net_61\ (fanout=1)

    MacroCell: Name=\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ConsolePort_2:Net_288\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ * 
              !\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\
            + \ConsolePort_2:Net_288\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:ClockTimer:TimerUDB:run_mode\ * 
              !\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\
            + \ConsolePort_2:Net_288\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:ClockTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ (fanout=3)

    MacroCell: Name=\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ConsolePort_2:Net_288\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:per_zero\
            + \ConsolePort_2:Net_288\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\ (fanout=1)

    MacroCell: Name=\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:Net_296\
        );
        Output = \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=\ConsolePort_2:Net_288\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ConsolePort_2:Net_296\ * \ConsolePort_2:Net_288\ * 
              !\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\ * 
              !\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\
            + \ConsolePort_2:Net_296\ * !\ConsolePort_2:Net_288\ * 
              \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\ * 
              \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_2:Net_288\ (fanout=6)

    MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:WinTimer:TimerUDB:control_7\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ConsolePort_1:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:timer_enable\ * 
              !\ConsolePort_1:Net_340\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:trig_disable\
            + \ConsolePort_1:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:run_mode\ * 
              !\ConsolePort_1:Net_340\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:trig_disable\
            + \ConsolePort_1:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_1:Net_340\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ * 
              \ConsolePort_1:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:WinTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_1:Net_340\
            + !\ConsolePort_1:Net_340\ * 
              \ConsolePort_1:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ (fanout=1)

    MacroCell: Name=\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4170
        );
        Output = \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_3417, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4170 * Net_3417 * 
              !\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ * 
              !\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
            + Net_4170 * !Net_3417 * 
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ * 
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
        );
        Output = Net_3417 (fanout=2)

    MacroCell: Name=\ConsolePort_1:ClockTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:ClockTimer:TimerUDB:control_7\
        );
        Output = \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=\ConsolePort_1:Net_61\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_1:Net_61\ (fanout=1)

    MacroCell: Name=\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ConsolePort_1:Net_288\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ * 
              !\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\
            + \ConsolePort_1:Net_288\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:ClockTimer:TimerUDB:run_mode\ * 
              !\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\
            + \ConsolePort_1:Net_288\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:ClockTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ (fanout=3)

    MacroCell: Name=\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ConsolePort_1:Net_288\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:per_zero\
            + \ConsolePort_1:Net_288\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\ (fanout=1)

    MacroCell: Name=\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:Net_296\
        );
        Output = \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=\ConsolePort_1:Net_288\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ConsolePort_1:Net_296\ * \ConsolePort_1:Net_288\ * 
              !\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\ * 
              !\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\
            + \ConsolePort_1:Net_296\ * !\ConsolePort_1:Net_288\ * 
              \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\ * 
              \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_1:Net_288\ (fanout=6)

    MacroCell: Name=\visualization_1:state_2\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \visualization_1:state_2\ (fanout=72)

    MacroCell: Name=\visualization_1:state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * \visualization_1:state_1\ * 
              \visualization_1:state_0\
            + !\visualization_1:state_2\ * \visualization_1:state_0\ * 
              !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\
        );
        Output = \visualization_1:state_1\ (fanout=72)

    MacroCell: Name=\visualization_1:state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 3 pterms
        !(
              !\visualization_1:state_2\ * \visualization_1:state_1\ * 
              \visualization_1:state_0\
            + !\visualization_1:state_2\ * \visualization_1:state_0\ * 
              !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\
            + \visualization_1:state_2\ * !\visualization_1:state_0\
        );
        Output = \visualization_1:state_0\ (fanout=72)

    MacroCell: Name=\visualization_1:pos_3\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 1 pterm
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              \visualization_1:state_0\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\
        );
        Output = \visualization_1:pos_3\ (fanout=10)

    MacroCell: Name=\visualization_1:pos_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 1 pterm
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              \visualization_1:state_0\ * !\visualization_1:pos_1\ * 
              !\visualization_1:pos_0\
        );
        Output = \visualization_1:pos_2\ (fanout=11)

    MacroCell: Name=\visualization_1:pos_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 1 pterm
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              \visualization_1:state_0\ * !\visualization_1:pos_0\
        );
        Output = \visualization_1:pos_1\ (fanout=12)

    MacroCell: Name=\visualization_1:pos_0\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 1 pterm
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              \visualization_1:state_0\
        );
        Output = \visualization_1:pos_0\ (fanout=13)

    MacroCell: Name=\visualization_1:latched_data0_15\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data0_15\ * Net_4070_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_15\ * 
              !Net_4070_7
        );
        Output = \visualization_1:latched_data0_15\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_14\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data0_14\ * Net_4070_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_14\ * 
              !Net_4070_6
        );
        Output = \visualization_1:latched_data0_14\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_13\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data0_13\ * Net_4070_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_13\ * 
              !Net_4070_5
        );
        Output = \visualization_1:latched_data0_13\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_12\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data0_12\ * Net_4070_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_12\ * 
              !Net_4070_4
        );
        Output = \visualization_1:latched_data0_12\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_11\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data0_11\ * Net_4070_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_11\ * 
              !Net_4070_3
        );
        Output = \visualization_1:latched_data0_11\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_10\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data0_10\ * Net_4070_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_10\ * 
              !Net_4070_2
        );
        Output = \visualization_1:latched_data0_10\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_9\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_9\ * 
              Net_4070_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_9\ * 
              !Net_4070_1
        );
        Output = \visualization_1:latched_data0_9\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_8\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_8\ * 
              Net_4070_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_8\ * 
              !Net_4070_0
        );
        Output = \visualization_1:latched_data0_8\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_7\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_7\ * 
              Net_3914_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_7\ * 
              !Net_3914_7
        );
        Output = \visualization_1:latched_data0_7\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_6\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_6\ * 
              Net_3914_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_6\ * 
              !Net_3914_6
        );
        Output = \visualization_1:latched_data0_6\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_5\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_5\ * 
              Net_3914_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_5\ * 
              !Net_3914_5
        );
        Output = \visualization_1:latched_data0_5\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_4\ * 
              Net_3914_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_4\ * 
              !Net_3914_4
        );
        Output = \visualization_1:latched_data0_4\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_3\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_3\ * 
              Net_3914_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_3\ * 
              !Net_3914_3
        );
        Output = \visualization_1:latched_data0_3\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_2\ * 
              Net_3914_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_2\ * 
              !Net_3914_2
        );
        Output = \visualization_1:latched_data0_2\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_1\ * 
              Net_3914_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_1\ * 
              !Net_3914_1
        );
        Output = \visualization_1:latched_data0_1\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data0_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_0\ * 
              Net_3914_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_0\ * 
              !Net_3914_0
        );
        Output = \visualization_1:latched_data0_0\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_15\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_15\ * Net_4071_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_15\ * 
              !Net_4071_7
        );
        Output = \visualization_1:latched_data1_15\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_14\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_14\ * Net_4071_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_14\ * 
              !Net_4071_6
        );
        Output = \visualization_1:latched_data1_14\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_13\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_13\ * Net_4071_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_13\ * 
              !Net_4071_5
        );
        Output = \visualization_1:latched_data1_13\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_12\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_12\ * Net_4071_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_12\ * 
              !Net_4071_4
        );
        Output = \visualization_1:latched_data1_12\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_11\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_11\ * Net_4071_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_11\ * 
              !Net_4071_3
        );
        Output = \visualization_1:latched_data1_11\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_10\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_10\ * Net_4071_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_10\ * 
              !Net_4071_2
        );
        Output = \visualization_1:latched_data1_10\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_9\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data1_9\ * 
              Net_4071_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_9\ * 
              !Net_4071_1
        );
        Output = \visualization_1:latched_data1_9\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_8\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data1_8\ * 
              Net_4071_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_8\ * 
              !Net_4071_0
        );
        Output = \visualization_1:latched_data1_8\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_7\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_7 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_7\
            + Net_4072_7 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_7\
        );
        Output = \visualization_1:latched_data1_7\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_6\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_6 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_6\
            + Net_4072_6 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_6\
        );
        Output = \visualization_1:latched_data1_6\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_5\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_5 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_5\
            + Net_4072_5 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_5\
        );
        Output = \visualization_1:latched_data1_5\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_4 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_4\
            + Net_4072_4 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_4\
        );
        Output = \visualization_1:latched_data1_4\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_3\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_3 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_3\
            + Net_4072_3 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_3\
        );
        Output = \visualization_1:latched_data1_3\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_2 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_2\
            + Net_4072_2 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_2\
        );
        Output = \visualization_1:latched_data1_2\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_1 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_1\
            + Net_4072_1 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_1\
        );
        Output = \visualization_1:latched_data1_1\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data1_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_0 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_0\
            + Net_4072_0 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_0\
        );
        Output = \visualization_1:latched_data1_0\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_15\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data2_15\ * Net_4068_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_15\ * 
              !Net_4068_7
        );
        Output = \visualization_1:latched_data2_15\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_14\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data2_14\ * Net_4068_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_14\ * 
              !Net_4068_6
        );
        Output = \visualization_1:latched_data2_14\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_13\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data2_13\ * Net_4068_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_13\ * 
              !Net_4068_5
        );
        Output = \visualization_1:latched_data2_13\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_12\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data2_12\ * Net_4068_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_12\ * 
              !Net_4068_4
        );
        Output = \visualization_1:latched_data2_12\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_11\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data2_11\ * Net_4068_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_11\ * 
              !Net_4068_3
        );
        Output = \visualization_1:latched_data2_11\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_10\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data2_10\ * Net_4068_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_10\ * 
              !Net_4068_2
        );
        Output = \visualization_1:latched_data2_10\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_9\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_9\ * 
              Net_4068_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_9\ * 
              !Net_4068_1
        );
        Output = \visualization_1:latched_data2_9\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_8\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_8\ * 
              Net_4068_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_8\ * 
              !Net_4068_0
        );
        Output = \visualization_1:latched_data2_8\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_7\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_7\ * 
              Net_4045_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_7\ * 
              !Net_4045_7
        );
        Output = \visualization_1:latched_data2_7\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_6\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_6\ * 
              Net_4045_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_6\ * 
              !Net_4045_6
        );
        Output = \visualization_1:latched_data2_6\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_5\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_5\ * 
              Net_4045_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_5\ * 
              !Net_4045_5
        );
        Output = \visualization_1:latched_data2_5\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_4\ * 
              Net_4045_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_4\ * 
              !Net_4045_4
        );
        Output = \visualization_1:latched_data2_4\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_3\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_3\ * 
              Net_4045_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_3\ * 
              !Net_4045_3
        );
        Output = \visualization_1:latched_data2_3\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_2\ * 
              Net_4045_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_2\ * 
              !Net_4045_2
        );
        Output = \visualization_1:latched_data2_2\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_1\ * 
              Net_4045_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_1\ * 
              !Net_4045_1
        );
        Output = \visualization_1:latched_data2_1\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data2_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_0\ * 
              Net_4045_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_0\ * 
              !Net_4045_0
        );
        Output = \visualization_1:latched_data2_0\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_15\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data3_15\ * Net_4069_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_15\ * 
              !Net_4069_7
        );
        Output = \visualization_1:latched_data3_15\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_14\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data3_14\ * Net_4069_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_14\ * 
              !Net_4069_6
        );
        Output = \visualization_1:latched_data3_14\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_13\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data3_13\ * Net_4069_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_13\ * 
              !Net_4069_5
        );
        Output = \visualization_1:latched_data3_13\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_12\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data3_12\ * Net_4069_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_12\ * 
              !Net_4069_4
        );
        Output = \visualization_1:latched_data3_12\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_11\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data3_11\ * Net_4069_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_11\ * 
              !Net_4069_3
        );
        Output = \visualization_1:latched_data3_11\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_10\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data3_10\ * Net_4069_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_10\ * 
              !Net_4069_2
        );
        Output = \visualization_1:latched_data3_10\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_9\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_9\ * 
              Net_4069_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_9\ * 
              !Net_4069_1
        );
        Output = \visualization_1:latched_data3_9\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_8\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_8\ * 
              Net_4069_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_8\ * 
              !Net_4069_0
        );
        Output = \visualization_1:latched_data3_8\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_7\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_7\ * 
              Net_4067_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_7\ * 
              !Net_4067_7
        );
        Output = \visualization_1:latched_data3_7\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_6\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_6\ * 
              Net_4067_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_6\ * 
              !Net_4067_6
        );
        Output = \visualization_1:latched_data3_6\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_5\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_5\ * 
              Net_4067_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_5\ * 
              !Net_4067_5
        );
        Output = \visualization_1:latched_data3_5\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_4\ * 
              Net_4067_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_4\ * 
              !Net_4067_4
        );
        Output = \visualization_1:latched_data3_4\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_3\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_3\ * 
              Net_4067_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_3\ * 
              !Net_4067_3
        );
        Output = \visualization_1:latched_data3_3\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_2\ * 
              Net_4067_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_2\ * 
              !Net_4067_2
        );
        Output = \visualization_1:latched_data3_2\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_1\ * 
              Net_4067_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_1\ * 
              !Net_4067_1
        );
        Output = \visualization_1:latched_data3_1\ (fanout=2)

    MacroCell: Name=\visualization_1:latched_data3_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_0\ * 
              Net_4067_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_0\ * 
              !Net_4067_0
        );
        Output = \visualization_1:latched_data3_0\ (fanout=2)

    MacroCell: Name=Net_3780, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * \visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !Net_3780
            + !\visualization_1:state_2\ * \visualization_1:state_1\ * 
              \visualization_1:state_0\ * Net_3780
        );
        Output = Net_3780 (fanout=2)

    MacroCell: Name=\ClockCounter:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4275) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ClockCounter:CounterUDB:reload\
        );
        Output = \ClockCounter:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\ClockCounter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4275) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ClockCounter:CounterUDB:cmp_out_i\
        );
        Output = \ClockCounter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\ClockCounter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4275) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4189
        );
        Output = \ClockCounter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\ClockCountFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4275) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ClockCountFilter:genblk1[0]:samples_0\
        );
        Output = \ClockCountFilter:genblk1[0]:samples_1\ (fanout=1)

    MacroCell: Name=\ClockCountFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4275) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_4260 * Net_4274
            + Net_4201 * !Net_4274
        );
        Output = \ClockCountFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_4238, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4275) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_4260 * Net_4238 * Net_4274 * 
              !\ClockCountFilter:genblk1[0]:samples_1\ * 
              !\ClockCountFilter:genblk1[0]:samples_0\
            + Net_4260 * !Net_4238 * Net_4274 * 
              \ClockCountFilter:genblk1[0]:samples_1\ * 
              \ClockCountFilter:genblk1[0]:samples_0\
            + !Net_4201 * Net_4238 * !Net_4274 * 
              !\ClockCountFilter:genblk1[0]:samples_1\ * 
              !\ClockCountFilter:genblk1[0]:samples_0\
            + Net_4201 * !Net_4238 * !Net_4274 * 
              \ClockCountFilter:genblk1[0]:samples_1\ * 
              \ClockCountFilter:genblk1[0]:samples_0\
        );
        Output = Net_4238 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            cs_addr_2 => \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ ,
            chain_out => \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_2:Net_68\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_68\)
        Next in chain : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            cs_addr_2 => \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ ,
            so_comb => \ConsolePort_2:Net_191\ ,
            f0_bus_stat_comb => \ConsolePort_2:RegD2:bSR:status_4\ ,
            f0_blk_stat_comb => \ConsolePort_2:RegD2:bSR:status_3\ ,
            f1_bus_stat_comb => \ConsolePort_2:RegD2:bSR:status_6\ ,
            f1_blk_stat_comb => \ConsolePort_2:RegD2:bSR:status_5\ ,
            chain_in => \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_2:Net_68\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_68\)
        Previous in chain : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            cs_addr_2 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ ,
            chain_out => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_2:Net_68\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_68\)
        Next in chain : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            cs_addr_2 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ ,
            so_comb => \ConsolePort_2:Net_201\ ,
            f0_bus_stat_comb => \ConsolePort_2:RegD0:bSR:status_4\ ,
            f0_blk_stat_comb => \ConsolePort_2:RegD0:bSR:status_3\ ,
            f1_bus_stat_comb => \ConsolePort_2:RegD0:bSR:status_6\ ,
            f1_blk_stat_comb => \ConsolePort_2:RegD0:bSR:status_5\ ,
            chain_in => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_2:Net_68\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_68\)
        Previous in chain : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            cs_addr_2 => \ConsolePort_2:Net_340\ ,
            cs_addr_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
            chain_out => \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            cs_addr_2 => \ConsolePort_2:Net_340\ ,
            cs_addr_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
            chain_in => \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            cs_addr_2 => \ConsolePort_2:Net_340\ ,
            cs_addr_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
            z0_comb => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \ConsolePort_2:WinTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \ConsolePort_2:WinTimer:TimerUDB:status_2\ ,
            chain_in => \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            cs_addr_2 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ ,
            chain_out => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_2:Net_68\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_68\)
        Next in chain : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            cs_addr_2 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ ,
            so_comb => \ConsolePort_2:Net_213\ ,
            f0_bus_stat_comb => \ConsolePort_2:RegD1:bSR:status_4\ ,
            f0_blk_stat_comb => \ConsolePort_2:RegD1:bSR:status_3\ ,
            f1_bus_stat_comb => \ConsolePort_2:RegD1:bSR:status_6\ ,
            f1_blk_stat_comb => \ConsolePort_2:RegD1:bSR:status_5\ ,
            chain_in => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_2:Net_68\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_68\)
        Previous in chain : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            cs_addr_2 => \ConsolePort_2:Net_294\ ,
            cs_addr_1 => \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \ConsolePort_2:ClockTimer:TimerUDB:per_zero\ ,
            z0_comb => \ConsolePort_2:ClockTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \ConsolePort_2:ClockTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \ConsolePort_2:ClockTimer:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            cs_addr_2 => \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ ,
            chain_out => \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_1:Net_68\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_68\)
        Next in chain : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            cs_addr_2 => \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ ,
            so_comb => \ConsolePort_1:Net_191\ ,
            f0_bus_stat_comb => \ConsolePort_1:RegD2:bSR:status_4\ ,
            f0_blk_stat_comb => \ConsolePort_1:RegD2:bSR:status_3\ ,
            f1_bus_stat_comb => \ConsolePort_1:RegD2:bSR:status_6\ ,
            f1_blk_stat_comb => \ConsolePort_1:RegD2:bSR:status_5\ ,
            chain_in => \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_1:Net_68\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_68\)
        Previous in chain : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            cs_addr_2 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ ,
            chain_out => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_1:Net_68\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_68\)
        Next in chain : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            cs_addr_2 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ ,
            so_comb => \ConsolePort_1:Net_201\ ,
            f0_bus_stat_comb => \ConsolePort_1:RegD0:bSR:status_4\ ,
            f0_blk_stat_comb => \ConsolePort_1:RegD0:bSR:status_3\ ,
            f1_bus_stat_comb => \ConsolePort_1:RegD0:bSR:status_6\ ,
            f1_blk_stat_comb => \ConsolePort_1:RegD0:bSR:status_5\ ,
            chain_in => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_1:Net_68\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_68\)
        Previous in chain : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            cs_addr_2 => \ConsolePort_1:Net_340\ ,
            cs_addr_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
            chain_out => \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            cs_addr_2 => \ConsolePort_1:Net_340\ ,
            cs_addr_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
            chain_in => \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            cs_addr_2 => \ConsolePort_1:Net_340\ ,
            cs_addr_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
            z0_comb => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \ConsolePort_1:WinTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \ConsolePort_1:WinTimer:TimerUDB:status_2\ ,
            chain_in => \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            cs_addr_2 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ ,
            chain_out => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_1:Net_68\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_68\)
        Next in chain : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            cs_addr_2 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ ,
            so_comb => \ConsolePort_1:Net_213\ ,
            f0_bus_stat_comb => \ConsolePort_1:RegD1:bSR:status_4\ ,
            f0_blk_stat_comb => \ConsolePort_1:RegD1:bSR:status_3\ ,
            f1_bus_stat_comb => \ConsolePort_1:RegD1:bSR:status_6\ ,
            f1_blk_stat_comb => \ConsolePort_1:RegD1:bSR:status_5\ ,
            chain_in => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => \ConsolePort_1:Net_68\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_68\)
        Previous in chain : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            cs_addr_2 => \ConsolePort_1:Net_294\ ,
            cs_addr_1 => \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \ConsolePort_1:ClockTimer:TimerUDB:per_zero\ ,
            z0_comb => \ConsolePort_1:ClockTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \ConsolePort_1:ClockTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \ConsolePort_1:ClockTimer:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ClockCounter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_4275 ,
            cs_addr_1 => \ClockCounter:CounterUDB:count_enable\ ,
            cs_addr_0 => \ClockCounter:CounterUDB:reload\ ,
            z0_comb => \ClockCounter:CounterUDB:reload\ ,
            ce1_comb => \ClockCounter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \ClockCounter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \ClockCounter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ConsolePort_2:RegD2:bSR:StsReg\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            status_6 => \ConsolePort_2:RegD2:bSR:status_6\ ,
            status_5 => \ConsolePort_2:RegD2:bSR:status_5\ ,
            status_4 => \ConsolePort_2:RegD2:bSR:status_4\ ,
            status_3 => \ConsolePort_2:RegD2:bSR:status_3\ ,
            clk_en => \ConsolePort_2:Net_68\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_68\)

    statusicell: Name =\ConsolePort_2:RegD0:bSR:StsReg\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            status_6 => \ConsolePort_2:RegD0:bSR:status_6\ ,
            status_5 => \ConsolePort_2:RegD0:bSR:status_5\ ,
            status_4 => \ConsolePort_2:RegD0:bSR:status_4\ ,
            status_3 => \ConsolePort_2:RegD0:bSR:status_3\ ,
            clk_en => \ConsolePort_2:Net_68\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_68\)

    statusicell: Name =\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => \ConsolePort_2:Net_340\ ,
            clock => \ConsolePort_2:Net_22\ ,
            status_3 => \ConsolePort_2:WinTimer:TimerUDB:status_3\ ,
            status_2 => \ConsolePort_2:WinTimer:TimerUDB:status_2\ ,
            status_0 => \ConsolePort_2:WinTimer:TimerUDB:status_tc\ ,
            interrupt => Net_3494 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ConsolePort_2:RegD1:bSR:StsReg\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            status_6 => \ConsolePort_2:RegD1:bSR:status_6\ ,
            status_5 => \ConsolePort_2:RegD1:bSR:status_5\ ,
            status_4 => \ConsolePort_2:RegD1:bSR:status_4\ ,
            status_3 => \ConsolePort_2:RegD1:bSR:status_3\ ,
            clk_en => \ConsolePort_2:Net_68\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_68\)

    statusicell: Name =\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => \ConsolePort_2:Net_288\ ,
            clock => \ConsolePort_2:Net_22\ ,
            status_3 => \ConsolePort_2:ClockTimer:TimerUDB:status_3\ ,
            status_2 => \ConsolePort_2:ClockTimer:TimerUDB:status_2\ ,
            status_0 => \ConsolePort_2:ClockTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ConsolePort_1:RegD2:bSR:StsReg\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            status_6 => \ConsolePort_1:RegD2:bSR:status_6\ ,
            status_5 => \ConsolePort_1:RegD2:bSR:status_5\ ,
            status_4 => \ConsolePort_1:RegD2:bSR:status_4\ ,
            status_3 => \ConsolePort_1:RegD2:bSR:status_3\ ,
            clk_en => \ConsolePort_1:Net_68\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_68\)

    statusicell: Name =\ConsolePort_1:RegD0:bSR:StsReg\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            status_6 => \ConsolePort_1:RegD0:bSR:status_6\ ,
            status_5 => \ConsolePort_1:RegD0:bSR:status_5\ ,
            status_4 => \ConsolePort_1:RegD0:bSR:status_4\ ,
            status_3 => \ConsolePort_1:RegD0:bSR:status_3\ ,
            clk_en => \ConsolePort_1:Net_68\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_68\)

    statusicell: Name =\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => \ConsolePort_1:Net_340\ ,
            clock => \ConsolePort_1:Net_22\ ,
            status_3 => \ConsolePort_1:WinTimer:TimerUDB:status_3\ ,
            status_2 => \ConsolePort_1:WinTimer:TimerUDB:status_2\ ,
            status_0 => \ConsolePort_1:WinTimer:TimerUDB:status_tc\ ,
            interrupt => Net_3419 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ConsolePort_1:RegD1:bSR:StsReg\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            status_6 => \ConsolePort_1:RegD1:bSR:status_6\ ,
            status_5 => \ConsolePort_1:RegD1:bSR:status_5\ ,
            status_4 => \ConsolePort_1:RegD1:bSR:status_4\ ,
            status_3 => \ConsolePort_1:RegD1:bSR:status_3\ ,
            clk_en => \ConsolePort_1:Net_68\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_68\)

    statusicell: Name =\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => \ConsolePort_1:Net_288\ ,
            clock => \ConsolePort_1:Net_22\ ,
            status_3 => \ConsolePort_1:ClockTimer:TimerUDB:status_3\ ,
            status_2 => \ConsolePort_1:ClockTimer:TimerUDB:status_2\ ,
            status_0 => \ConsolePort_1:ClockTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ClockCounter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_4275 ,
            status_6 => \ClockCounter:CounterUDB:status_6\ ,
            status_5 => \ClockCounter:CounterUDB:status_5\ ,
            status_3 => \ClockCounter:CounterUDB:status_3\ ,
            status_1 => \ClockCounter:CounterUDB:reload\ ,
            status_0 => \ClockCounter:CounterUDB:status_0\ ,
            interrupt => Net_4107 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\ConsolePort_2:ClockSync:genblk1[0]:INST\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            in => Net_4260 ,
            out => \ConsolePort_2:Net_296\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\ConsolePort_1:ClockSync:genblk1[0]:INST\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            in => Net_4201 ,
            out => \ConsolePort_1:Net_296\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\VisClockSync:genblk1[0]:INST\
        PORT MAP (
            clock => Net_4184 ,
            in => Net_4116_local ,
            out => Net_3903 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\CounterSync:genblk1[0]:INST\
        PORT MAP (
            clock => Net_4275 ,
            in => Net_4238 ,
            out => Net_4189 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            control_7 => \ConsolePort_2:RegD2:bSR:control_7\ ,
            control_6 => \ConsolePort_2:RegD2:bSR:control_6\ ,
            control_5 => \ConsolePort_2:RegD2:bSR:control_5\ ,
            control_4 => \ConsolePort_2:RegD2:bSR:control_4\ ,
            control_3 => \ConsolePort_2:RegD2:bSR:control_3\ ,
            control_2 => \ConsolePort_2:RegD2:bSR:control_2\ ,
            control_1 => \ConsolePort_2:RegD2:bSR:control_1\ ,
            control_0 => \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ ,
            clk_en => \ConsolePort_2:Net_68\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_68\)

    controlcell: Name =\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            control_7 => \ConsolePort_2:RegD0:bSR:control_7\ ,
            control_6 => \ConsolePort_2:RegD0:bSR:control_6\ ,
            control_5 => \ConsolePort_2:RegD0:bSR:control_5\ ,
            control_4 => \ConsolePort_2:RegD0:bSR:control_4\ ,
            control_3 => \ConsolePort_2:RegD0:bSR:control_3\ ,
            control_2 => \ConsolePort_2:RegD0:bSR:control_2\ ,
            control_1 => \ConsolePort_2:RegD0:bSR:control_1\ ,
            control_0 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ ,
            clk_en => \ConsolePort_2:Net_68\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_68\)

    controlcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            control_7 => \ConsolePort_2:WinTimer:TimerUDB:control_7\ ,
            control_6 => \ConsolePort_2:WinTimer:TimerUDB:control_6\ ,
            control_5 => \ConsolePort_2:WinTimer:TimerUDB:control_5\ ,
            control_4 => \ConsolePort_2:WinTimer:TimerUDB:control_4\ ,
            control_3 => \ConsolePort_2:WinTimer:TimerUDB:control_3\ ,
            control_2 => \ConsolePort_2:WinTimer:TimerUDB:control_2\ ,
            control_1 => \ConsolePort_2:WinTimer:TimerUDB:control_1\ ,
            control_0 => \ConsolePort_2:WinTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            control_7 => \ConsolePort_2:RegD1:bSR:control_7\ ,
            control_6 => \ConsolePort_2:RegD1:bSR:control_6\ ,
            control_5 => \ConsolePort_2:RegD1:bSR:control_5\ ,
            control_4 => \ConsolePort_2:RegD1:bSR:control_4\ ,
            control_3 => \ConsolePort_2:RegD1:bSR:control_3\ ,
            control_2 => \ConsolePort_2:RegD1:bSR:control_2\ ,
            control_1 => \ConsolePort_2:RegD1:bSR:control_1\ ,
            control_0 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ ,
            clk_en => \ConsolePort_2:Net_68\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_2:Net_68\)

    controlcell: Name =\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            control_7 => \ConsolePort_2:ClockTimer:TimerUDB:control_7\ ,
            control_6 => \ConsolePort_2:ClockTimer:TimerUDB:control_6\ ,
            control_5 => \ConsolePort_2:ClockTimer:TimerUDB:control_5\ ,
            control_4 => \ConsolePort_2:ClockTimer:TimerUDB:control_4\ ,
            control_3 => \ConsolePort_2:ClockTimer:TimerUDB:control_3\ ,
            control_2 => \ConsolePort_2:ClockTimer:TimerUDB:control_2\ ,
            control_1 => \ConsolePort_2:ClockTimer:TimerUDB:control_1\ ,
            control_0 => \ConsolePort_2:ClockTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ConsolePort_2:Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            clock => \ConsolePort_2:Net_22\ ,
            control_7 => \ConsolePort_2:Control_Reg_1:control_7\ ,
            control_6 => \ConsolePort_2:Control_Reg_1:control_6\ ,
            control_5 => \ConsolePort_2:Control_Reg_1:control_5\ ,
            control_4 => \ConsolePort_2:Control_Reg_1:control_4\ ,
            control_3 => \ConsolePort_2:Control_Reg_1:control_3\ ,
            control_2 => \ConsolePort_2:Control_Reg_1:control_2\ ,
            control_1 => \ConsolePort_2:Control_Reg_1:control_1\ ,
            control_0 => \ConsolePort_2:Net_340\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            control_7 => \ConsolePort_1:RegD2:bSR:control_7\ ,
            control_6 => \ConsolePort_1:RegD2:bSR:control_6\ ,
            control_5 => \ConsolePort_1:RegD2:bSR:control_5\ ,
            control_4 => \ConsolePort_1:RegD2:bSR:control_4\ ,
            control_3 => \ConsolePort_1:RegD2:bSR:control_3\ ,
            control_2 => \ConsolePort_1:RegD2:bSR:control_2\ ,
            control_1 => \ConsolePort_1:RegD2:bSR:control_1\ ,
            control_0 => \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ ,
            clk_en => \ConsolePort_1:Net_68\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_68\)

    controlcell: Name =\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            control_7 => \ConsolePort_1:RegD0:bSR:control_7\ ,
            control_6 => \ConsolePort_1:RegD0:bSR:control_6\ ,
            control_5 => \ConsolePort_1:RegD0:bSR:control_5\ ,
            control_4 => \ConsolePort_1:RegD0:bSR:control_4\ ,
            control_3 => \ConsolePort_1:RegD0:bSR:control_3\ ,
            control_2 => \ConsolePort_1:RegD0:bSR:control_2\ ,
            control_1 => \ConsolePort_1:RegD0:bSR:control_1\ ,
            control_0 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ ,
            clk_en => \ConsolePort_1:Net_68\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_68\)

    controlcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            control_7 => \ConsolePort_1:WinTimer:TimerUDB:control_7\ ,
            control_6 => \ConsolePort_1:WinTimer:TimerUDB:control_6\ ,
            control_5 => \ConsolePort_1:WinTimer:TimerUDB:control_5\ ,
            control_4 => \ConsolePort_1:WinTimer:TimerUDB:control_4\ ,
            control_3 => \ConsolePort_1:WinTimer:TimerUDB:control_3\ ,
            control_2 => \ConsolePort_1:WinTimer:TimerUDB:control_2\ ,
            control_1 => \ConsolePort_1:WinTimer:TimerUDB:control_1\ ,
            control_0 => \ConsolePort_1:WinTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            control_7 => \ConsolePort_1:RegD1:bSR:control_7\ ,
            control_6 => \ConsolePort_1:RegD1:bSR:control_6\ ,
            control_5 => \ConsolePort_1:RegD1:bSR:control_5\ ,
            control_4 => \ConsolePort_1:RegD1:bSR:control_4\ ,
            control_3 => \ConsolePort_1:RegD1:bSR:control_3\ ,
            control_2 => \ConsolePort_1:RegD1:bSR:control_2\ ,
            control_1 => \ConsolePort_1:RegD1:bSR:control_1\ ,
            control_0 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ ,
            clk_en => \ConsolePort_1:Net_68\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ConsolePort_1:Net_68\)

    controlcell: Name =\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            control_7 => \ConsolePort_1:ClockTimer:TimerUDB:control_7\ ,
            control_6 => \ConsolePort_1:ClockTimer:TimerUDB:control_6\ ,
            control_5 => \ConsolePort_1:ClockTimer:TimerUDB:control_5\ ,
            control_4 => \ConsolePort_1:ClockTimer:TimerUDB:control_4\ ,
            control_3 => \ConsolePort_1:ClockTimer:TimerUDB:control_3\ ,
            control_2 => \ConsolePort_1:ClockTimer:TimerUDB:control_2\ ,
            control_1 => \ConsolePort_1:ClockTimer:TimerUDB:control_1\ ,
            control_0 => \ConsolePort_1:ClockTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ConsolePort_1:Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            clock => \ConsolePort_1:Net_22\ ,
            control_7 => \ConsolePort_1:Control_Reg_1:control_7\ ,
            control_6 => \ConsolePort_1:Control_Reg_1:control_6\ ,
            control_5 => \ConsolePort_1:Control_Reg_1:control_5\ ,
            control_4 => \ConsolePort_1:Control_Reg_1:control_4\ ,
            control_3 => \ConsolePort_1:Control_Reg_1:control_3\ ,
            control_2 => \ConsolePort_1:Control_Reg_1:control_2\ ,
            control_1 => \ConsolePort_1:Control_Reg_1:control_1\ ,
            control_0 => \ConsolePort_1:Net_340\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Vis_L_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4072_7 ,
            control_6 => Net_4072_6 ,
            control_5 => Net_4072_5 ,
            control_4 => Net_4072_4 ,
            control_3 => Net_4072_3 ,
            control_2 => Net_4072_2 ,
            control_1 => Net_4072_1 ,
            control_0 => Net_4072_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Vis_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_3914_7 ,
            control_6 => Net_3914_6 ,
            control_5 => Net_3914_5 ,
            control_4 => Net_3914_4 ,
            control_3 => Net_3914_3 ,
            control_2 => Net_3914_2 ,
            control_1 => Net_3914_1 ,
            control_0 => Net_3914_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Vis_H:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4070_7 ,
            control_6 => Net_4070_6 ,
            control_5 => Net_4070_5 ,
            control_4 => Net_4070_4 ,
            control_3 => Net_4070_3 ,
            control_2 => Net_4070_2 ,
            control_1 => Net_4070_1 ,
            control_0 => Net_4070_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Vis_H_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4071_7 ,
            control_6 => Net_4071_6 ,
            control_5 => Net_4071_5 ,
            control_4 => Net_4071_4 ,
            control_3 => Net_4071_3 ,
            control_2 => Net_4071_2 ,
            control_1 => Net_4071_1 ,
            control_0 => Net_4071_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Vis_L_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4045_7 ,
            control_6 => Net_4045_6 ,
            control_5 => Net_4045_5 ,
            control_4 => Net_4045_4 ,
            control_3 => Net_4045_3 ,
            control_2 => Net_4045_2 ,
            control_1 => Net_4045_1 ,
            control_0 => Net_4045_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Vis_H_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4068_7 ,
            control_6 => Net_4068_6 ,
            control_5 => Net_4068_5 ,
            control_4 => Net_4068_4 ,
            control_3 => Net_4068_3 ,
            control_2 => Net_4068_2 ,
            control_1 => Net_4068_1 ,
            control_0 => Net_4068_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Vis_L_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4067_7 ,
            control_6 => Net_4067_6 ,
            control_5 => Net_4067_5 ,
            control_4 => Net_4067_4 ,
            control_3 => Net_4067_3 ,
            control_2 => Net_4067_2 ,
            control_1 => Net_4067_1 ,
            control_0 => Net_4067_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Vis_H_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4069_7 ,
            control_6 => Net_4069_6 ,
            control_5 => Net_4069_5 ,
            control_4 => Net_4069_4 ,
            control_3 => Net_4069_3 ,
            control_2 => Net_4069_2 ,
            control_1 => Net_4069_1 ,
            control_0 => Net_4069_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_4275 ,
            control_7 => \ClockCounter:CounterUDB:control_7\ ,
            control_6 => \ClockCounter:CounterUDB:control_6\ ,
            control_5 => \ClockCounter:CounterUDB:control_5\ ,
            control_4 => \ClockCounter:CounterUDB:control_4\ ,
            control_3 => \ClockCounter:CounterUDB:control_3\ ,
            control_2 => \ClockCounter:CounterUDB:control_2\ ,
            control_1 => \ClockCounter:CounterUDB:control_1\ ,
            control_0 => \ClockCounter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ClockCountSel:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ClockCountSel:control_7\ ,
            control_6 => \ClockCountSel:control_6\ ,
            control_5 => \ClockCountSel:control_5\ ,
            control_4 => \ClockCountSel:control_4\ ,
            control_3 => \ClockCountSel:control_3\ ,
            control_2 => \ClockCountSel:control_2\ ,
            control_1 => \ClockCountSel:control_1\ ,
            control_0 => Net_4274 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_3521 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =P2_IRQ
        PORT MAP (
            interrupt => Net_3493 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =P1_IRQ
        PORT MAP (
            interrupt => Net_3417 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =P1_TimerIRQ
        PORT MAP (
            interrupt => Net_3419 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =P2_TimerIRQ
        PORT MAP (
            interrupt => Net_3494 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ClockCounter_IRQ
        PORT MAP (
            interrupt => Net_4107 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   27 :   21 :   48 : 56.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  134 :   58 :  192 : 69.79 %
  Unique P-terms              :  273 :  111 :  384 : 71.09 %
  Total P-terms               :  277 :      :      :        
  Datapath Cells              :   21 :    3 :   24 : 87.50 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    StatusI Registers         :   11 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
  Control Cells               :   22 :    2 :   24 : 91.67 %
    Control Registers         :   22 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.210ms
Tech Mapping phase: Elapsed time ==> 0s.258ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : P1_Clock(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P1_D0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P1_D0(1) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : P1_D1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : P1_D1(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : P1_D2(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : P1_D2(1) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : P1_Latch(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : P2_Clock(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : P2_D0(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : P2_D0(1) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : P2_D1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : P2_D1(1) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : P2_D2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : P2_D2(1) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : P2_Latch(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Vis_Clock(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Vis_D0(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Vis_D1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Vis_D2(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Vis_D3(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Vis_Latch(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.196ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   45 :    3 :   48 :  93.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.16
                   Pterms :            6.09
               Macrocells :            2.98
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      13.79 :       5.58
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_3417, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4170 * Net_3417 * 
              !\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ * 
              !\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
            + Net_4170 * !Net_3417 * 
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ * 
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
        );
        Output = Net_3417 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4170
        );
        Output = \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3489, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_201\
        );
        Output = Net_3489 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_3493, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4200 * !\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ * 
              !\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\ * Net_3493
            + Net_4200 * \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ * 
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\ * !Net_3493
        );
        Output = Net_3493 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4200
        );
        Output = \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3905, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              \visualization_1:state_0\ * !Net_3903
        );
        Output = Net_3905 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        cs_addr_2 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ ,
        chain_out => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_2:Net_68\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_68\)
    Next in chain : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\

statusicell: Name =\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => \ConsolePort_2:Net_340\ ,
        clock => \ConsolePort_2:Net_22\ ,
        status_3 => \ConsolePort_2:WinTimer:TimerUDB:status_3\ ,
        status_2 => \ConsolePort_2:WinTimer:TimerUDB:status_2\ ,
        status_0 => \ConsolePort_2:WinTimer:TimerUDB:status_tc\ ,
        interrupt => Net_3494 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3894, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3894_split * !Net_3894_split_1
        );
        Output = Net_3894 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ClockCounter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4275) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ClockCounter:CounterUDB:cmp_out_i\
        );
        Output = \ClockCounter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ClockCounter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ClockCounter:CounterUDB:cmp_out_i\ * 
              !\ClockCounter:CounterUDB:prevCompare\
        );
        Output = \ClockCounter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        cs_addr_2 => \ConsolePort_2:Net_340\ ,
        cs_addr_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
        z0_comb => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \ConsolePort_2:WinTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \ConsolePort_2:WinTimer:TimerUDB:status_2\ ,
        chain_in => \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        control_7 => \ConsolePort_1:WinTimer:TimerUDB:control_7\ ,
        control_6 => \ConsolePort_1:WinTimer:TimerUDB:control_6\ ,
        control_5 => \ConsolePort_1:WinTimer:TimerUDB:control_5\ ,
        control_4 => \ConsolePort_1:WinTimer:TimerUDB:control_4\ ,
        control_3 => \ConsolePort_1:WinTimer:TimerUDB:control_3\ ,
        control_2 => \ConsolePort_1:WinTimer:TimerUDB:control_2\ ,
        control_1 => \ConsolePort_1:WinTimer:TimerUDB:control_1\ ,
        control_0 => \ConsolePort_1:WinTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ConsolePort_1:ClockTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:ClockTimer:TimerUDB:control_7\
        );
        Output = \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_1:Net_61\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_1:Net_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ConsolePort_1:Net_288\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:per_zero\
            + \ConsolePort_1:Net_288\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ConsolePort_1:Net_288\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ * 
              !\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\
            + \ConsolePort_1:Net_288\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:ClockTimer:TimerUDB:run_mode\ * 
              !\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\
            + \ConsolePort_1:Net_288\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:ClockTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ConsolePort_1:Net_294\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_288\
        );
        Output = \ConsolePort_1:Net_294\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_2:ClockTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_2:ClockTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_2:Net_61\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_2:Net_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ConsolePort_1:ClockTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:ClockTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_1:ClockTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        cs_addr_2 => \ConsolePort_1:Net_294\ ,
        cs_addr_1 => \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \ConsolePort_1:ClockTimer:TimerUDB:per_zero\ ,
        z0_comb => \ConsolePort_1:ClockTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \ConsolePort_1:ClockTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \ConsolePort_1:ClockTimer:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => \ConsolePort_1:Net_288\ ,
        clock => \ConsolePort_1:Net_22\ ,
        status_3 => \ConsolePort_1:ClockTimer:TimerUDB:status_3\ ,
        status_2 => \ConsolePort_1:ClockTimer:TimerUDB:status_2\ ,
        status_0 => \ConsolePort_1:ClockTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        control_7 => \ConsolePort_1:ClockTimer:TimerUDB:control_7\ ,
        control_6 => \ConsolePort_1:ClockTimer:TimerUDB:control_6\ ,
        control_5 => \ConsolePort_1:ClockTimer:TimerUDB:control_5\ ,
        control_4 => \ConsolePort_1:ClockTimer:TimerUDB:control_4\ ,
        control_3 => \ConsolePort_1:ClockTimer:TimerUDB:control_3\ ,
        control_2 => \ConsolePort_1:ClockTimer:TimerUDB:control_2\ ,
        control_1 => \ConsolePort_1:ClockTimer:TimerUDB:control_1\ ,
        control_0 => \ConsolePort_1:ClockTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:WinTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ConsolePort_2:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:timer_enable\ * 
              !\ConsolePort_2:Net_340\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:trig_disable\
            + \ConsolePort_2:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:run_mode\ * 
              !\ConsolePort_2:Net_340\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:trig_disable\
            + \ConsolePort_2:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_2:Net_340\ * 
              !\ConsolePort_2:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ * 
              \ConsolePort_2:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:WinTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_2:Net_340\
            + !\ConsolePort_2:Net_340\ * 
              \ConsolePort_2:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ConsolePort_2:WinTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:WinTimer:TimerUDB:control_7\
        );
        Output = \ConsolePort_2:WinTimer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        cs_addr_2 => \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ ,
        chain_out => \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_1:Net_68\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_68\)
    Next in chain : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        control_7 => \ConsolePort_2:WinTimer:TimerUDB:control_7\ ,
        control_6 => \ConsolePort_2:WinTimer:TimerUDB:control_6\ ,
        control_5 => \ConsolePort_2:WinTimer:TimerUDB:control_5\ ,
        control_4 => \ConsolePort_2:WinTimer:TimerUDB:control_4\ ,
        control_3 => \ConsolePort_2:WinTimer:TimerUDB:control_3\ ,
        control_2 => \ConsolePort_2:WinTimer:TimerUDB:control_2\ ,
        control_1 => \ConsolePort_2:WinTimer:TimerUDB:control_1\ ,
        control_0 => \ConsolePort_2:WinTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\ConsolePort_2:ClockSync:genblk1[0]:INST\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        in => Net_4260 ,
        out => \ConsolePort_2:Net_296\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_3488, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_191\
        );
        Output = Net_3488 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3479, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_191\
        );
        Output = Net_3479 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ClockCounter:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ClockCounter:CounterUDB:reload\ * 
              !\ClockCounter:CounterUDB:underflow_reg_i\
        );
        Output = \ClockCounter:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ClockCounter:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4275) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ClockCounter:CounterUDB:reload\
        );
        Output = \ClockCounter:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        cs_addr_2 => \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ ,
        so_comb => \ConsolePort_2:Net_191\ ,
        f0_bus_stat_comb => \ConsolePort_2:RegD2:bSR:status_4\ ,
        f0_blk_stat_comb => \ConsolePort_2:RegD2:bSR:status_3\ ,
        f1_bus_stat_comb => \ConsolePort_2:RegD2:bSR:status_6\ ,
        f1_blk_stat_comb => \ConsolePort_2:RegD2:bSR:status_5\ ,
        chain_in => \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_2:Net_68\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_68\)
    Previous in chain : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ConsolePort_2:RegD2:bSR:StsReg\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        status_6 => \ConsolePort_2:RegD2:bSR:status_6\ ,
        status_5 => \ConsolePort_2:RegD2:bSR:status_5\ ,
        status_4 => \ConsolePort_2:RegD2:bSR:status_4\ ,
        status_3 => \ConsolePort_2:RegD2:bSR:status_3\ ,
        clk_en => \ConsolePort_2:Net_68\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_68\)

controlcell: Name =\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        control_7 => \ConsolePort_2:RegD1:bSR:control_7\ ,
        control_6 => \ConsolePort_2:RegD1:bSR:control_6\ ,
        control_5 => \ConsolePort_2:RegD1:bSR:control_5\ ,
        control_4 => \ConsolePort_2:RegD1:bSR:control_4\ ,
        control_3 => \ConsolePort_2:RegD1:bSR:control_3\ ,
        control_2 => \ConsolePort_2:RegD1:bSR:control_2\ ,
        control_1 => \ConsolePort_2:RegD1:bSR:control_1\ ,
        control_0 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ ,
        clk_en => \ConsolePort_2:Net_68\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_68\)

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_1:Net_288\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ConsolePort_1:Net_296\ * \ConsolePort_1:Net_288\ * 
              !\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\ * 
              !\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\
            + \ConsolePort_1:Net_296\ * !\ConsolePort_1:Net_288\ * 
              \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\ * 
              \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_1:Net_288\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:Net_296\
        );
        Output = \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_4238, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4275) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_4260 * Net_4238 * Net_4274 * 
              !\ClockCountFilter:genblk1[0]:samples_1\ * 
              !\ClockCountFilter:genblk1[0]:samples_0\
            + Net_4260 * !Net_4238 * Net_4274 * 
              \ClockCountFilter:genblk1[0]:samples_1\ * 
              \ClockCountFilter:genblk1[0]:samples_0\
            + !Net_4201 * Net_4238 * !Net_4274 * 
              !\ClockCountFilter:genblk1[0]:samples_1\ * 
              !\ClockCountFilter:genblk1[0]:samples_0\
            + Net_4201 * !Net_4238 * !Net_4274 * 
              \ClockCountFilter:genblk1[0]:samples_1\ * 
              \ClockCountFilter:genblk1[0]:samples_0\
        );
        Output = Net_4238 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ClockCountFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4275) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ClockCountFilter:genblk1[0]:samples_0\
        );
        Output = \ClockCountFilter:genblk1[0]:samples_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ClockCountFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4275) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_4260 * Net_4274
            + Net_4201 * !Net_4274
        );
        Output = \ClockCountFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3487, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_213\
        );
        Output = Net_3487 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        cs_addr_2 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ ,
        chain_out => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_2:Net_68\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_68\)
    Next in chain : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\ClockCountSel:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ClockCountSel:control_7\ ,
        control_6 => \ClockCountSel:control_6\ ,
        control_5 => \ClockCountSel:control_5\ ,
        control_4 => \ClockCountSel:control_4\ ,
        control_3 => \ClockCountSel:control_3\ ,
        control_2 => \ClockCountSel:control_2\ ,
        control_1 => \ClockCountSel:control_1\ ,
        control_0 => Net_4274 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\ConsolePort_1:ClockSync:genblk1[0]:INST\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        in => Net_4201 ,
        out => \ConsolePort_1:Net_296\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:WinTimer:TimerUDB:per_zero\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ConsolePort_1:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:timer_enable\ * 
              !\ConsolePort_1:Net_340\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:trig_disable\
            + \ConsolePort_1:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:run_mode\ * 
              !\ConsolePort_1:Net_340\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:trig_disable\
            + \ConsolePort_1:WinTimer:TimerUDB:control_7\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_1:Net_340\ * 
              !\ConsolePort_1:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ * 
              \ConsolePort_1:WinTimer:TimerUDB:run_mode\ * 
              \ConsolePort_1:WinTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_1:Net_340\
            + !\ConsolePort_1:Net_340\ * 
              \ConsolePort_1:WinTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ConsolePort_1:WinTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_1:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:WinTimer:TimerUDB:control_7\
        );
        Output = \ConsolePort_1:WinTimer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\ConsolePort_2:Net_288\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ConsolePort_2:Net_296\ * \ConsolePort_2:Net_288\ * 
              !\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\ * 
              !\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\
            + \ConsolePort_2:Net_296\ * !\ConsolePort_2:Net_288\ * 
              \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\ * 
              \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_2:Net_288\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\
        );
        Output = \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_2:Net_294\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_2:Net_288\
        );
        Output = \ConsolePort_2:Net_294\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:Net_296\
        );
        Output = \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        cs_addr_2 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ ,
        so_comb => \ConsolePort_2:Net_201\ ,
        f0_bus_stat_comb => \ConsolePort_2:RegD0:bSR:status_4\ ,
        f0_blk_stat_comb => \ConsolePort_2:RegD0:bSR:status_3\ ,
        f1_bus_stat_comb => \ConsolePort_2:RegD0:bSR:status_6\ ,
        f1_blk_stat_comb => \ConsolePort_2:RegD0:bSR:status_5\ ,
        chain_in => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_2:Net_68\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_68\)
    Previous in chain : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ConsolePort_2:RegD0:bSR:StsReg\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        status_6 => \ConsolePort_2:RegD0:bSR:status_6\ ,
        status_5 => \ConsolePort_2:RegD0:bSR:status_5\ ,
        status_4 => \ConsolePort_2:RegD0:bSR:status_4\ ,
        status_3 => \ConsolePort_2:RegD0:bSR:status_3\ ,
        clk_en => \ConsolePort_2:Net_68\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_68\)

controlcell: Name =\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        control_7 => \ConsolePort_2:RegD0:bSR:control_7\ ,
        control_6 => \ConsolePort_2:RegD0:bSR:control_6\ ,
        control_5 => \ConsolePort_2:RegD0:bSR:control_5\ ,
        control_4 => \ConsolePort_2:RegD0:bSR:control_4\ ,
        control_3 => \ConsolePort_2:RegD0:bSR:control_3\ ,
        control_2 => \ConsolePort_2:RegD0:bSR:control_2\ ,
        control_1 => \ConsolePort_2:RegD0:bSR:control_1\ ,
        control_0 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ ,
        clk_en => \ConsolePort_2:Net_68\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_68\)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data0_12\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data0_12\ * Net_4070_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_12\ * 
              !Net_4070_4
        );
        Output = \visualization_1:latched_data0_12\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data0_8\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_8\ * 
              Net_4070_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_8\ * 
              !Net_4070_0
        );
        Output = \visualization_1:latched_data0_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data0_10\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data0_10\ * Net_4070_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_10\ * 
              !Net_4070_2
        );
        Output = \visualization_1:latched_data0_10\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data0_9\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_9\ * 
              Net_4070_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_9\ * 
              !Net_4070_1
        );
        Output = \visualization_1:latched_data0_9\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data0_14\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data0_14\ * Net_4070_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_14\ * 
              !Net_4070_6
        );
        Output = \visualization_1:latched_data0_14\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data0_11\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data0_11\ * Net_4070_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_11\ * 
              !Net_4070_3
        );
        Output = \visualization_1:latched_data0_11\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data0_13\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data0_13\ * Net_4070_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_13\ * 
              !Net_4070_5
        );
        Output = \visualization_1:latched_data0_13\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data0_15\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data0_15\ * Net_4070_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_15\ * 
              !Net_4070_7
        );
        Output = \visualization_1:latched_data0_15\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        cs_addr_2 => \ConsolePort_2:Net_340\ ,
        cs_addr_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
        chain_in => \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\Vis_H:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4070_7 ,
        control_6 => Net_4070_6 ,
        control_5 => Net_4070_5 ,
        control_4 => Net_4070_4 ,
        control_3 => Net_4070_3 ,
        control_2 => Net_4070_2 ,
        control_1 => Net_4070_1 ,
        control_0 => Net_4070_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\CounterSync:genblk1[0]:INST\
    PORT MAP (
        clock => Net_4275 ,
        in => Net_4238 ,
        out => Net_4189 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3895_split, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_8\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_9\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_10\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_11\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_12\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_13\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_14\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_15\
        );
        Output = Net_3895_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ConsolePort_2:Net_68\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:Net_288\ * \ConsolePort_2:Net_61\
        );
        Output = \ConsolePort_2:Net_68\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ConsolePort_2:ClockTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_2:ClockTimer:TimerUDB:control_7\
        );
        Output = \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ConsolePort_2:Net_288\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:per_zero\
            + \ConsolePort_2:Net_288\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ConsolePort_2:Net_22\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ConsolePort_2:Net_288\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ * 
              !\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\
            + \ConsolePort_2:Net_288\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:ClockTimer:TimerUDB:run_mode\ * 
              !\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\
            + \ConsolePort_2:Net_288\ * 
              \ConsolePort_2:ClockTimer:TimerUDB:control_7\ * 
              !\ConsolePort_2:ClockTimer:TimerUDB:per_zero\ * 
              !\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\
        );
        Output = \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        cs_addr_2 => \ConsolePort_2:Net_294\ ,
        cs_addr_1 => \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \ConsolePort_2:ClockTimer:TimerUDB:per_zero\ ,
        z0_comb => \ConsolePort_2:ClockTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \ConsolePort_2:ClockTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \ConsolePort_2:ClockTimer:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => \ConsolePort_2:Net_288\ ,
        clock => \ConsolePort_2:Net_22\ ,
        status_3 => \ConsolePort_2:ClockTimer:TimerUDB:status_3\ ,
        status_2 => \ConsolePort_2:ClockTimer:TimerUDB:status_2\ ,
        status_0 => \ConsolePort_2:ClockTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        control_7 => \ConsolePort_2:ClockTimer:TimerUDB:control_7\ ,
        control_6 => \ConsolePort_2:ClockTimer:TimerUDB:control_6\ ,
        control_5 => \ConsolePort_2:ClockTimer:TimerUDB:control_5\ ,
        control_4 => \ConsolePort_2:ClockTimer:TimerUDB:control_4\ ,
        control_3 => \ConsolePort_2:ClockTimer:TimerUDB:control_3\ ,
        control_2 => \ConsolePort_2:ClockTimer:TimerUDB:control_2\ ,
        control_1 => \ConsolePort_2:ClockTimer:TimerUDB:control_1\ ,
        control_0 => \ConsolePort_2:ClockTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data1_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_3 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_3\
            + Net_4072_3 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_3\
        );
        Output = \visualization_1:latched_data1_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data1_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_0 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_0\
            + Net_4072_0 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_0\
        );
        Output = \visualization_1:latched_data1_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data1_4\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_4 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_4\
            + Net_4072_4 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_4\
        );
        Output = \visualization_1:latched_data1_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data1_5\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_5 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_5\
            + Net_4072_5 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_5\
        );
        Output = \visualization_1:latched_data1_5\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data1_6\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_6 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_6\
            + Net_4072_6 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_6\
        );
        Output = \visualization_1:latched_data1_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data1_7\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_7 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_7\
            + Net_4072_7 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_7\
        );
        Output = \visualization_1:latched_data1_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data1_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_2 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_2\
            + Net_4072_2 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_2\
        );
        Output = \visualization_1:latched_data1_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data1_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !Net_4072_1 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              \visualization_1:latched_data1_1\
            + Net_4072_1 * !\visualization_1:state_2\ * 
              !\visualization_1:state_1\ * !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_1\
        );
        Output = \visualization_1:latched_data1_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        cs_addr_2 => \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ ,
        so_comb => \ConsolePort_1:Net_191\ ,
        f0_bus_stat_comb => \ConsolePort_1:RegD2:bSR:status_4\ ,
        f0_blk_stat_comb => \ConsolePort_1:RegD2:bSR:status_3\ ,
        f1_bus_stat_comb => \ConsolePort_1:RegD2:bSR:status_6\ ,
        f1_blk_stat_comb => \ConsolePort_1:RegD2:bSR:status_5\ ,
        chain_in => \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_1:Net_68\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_68\)
    Previous in chain : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\

controlcell: Name =\Vis_L_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4072_7 ,
        control_6 => Net_4072_6 ,
        control_5 => Net_4072_5 ,
        control_4 => Net_4072_4 ,
        control_3 => Net_4072_3 ,
        control_2 => Net_4072_2 ,
        control_1 => Net_4072_1 ,
        control_0 => Net_4072_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3894_split_1, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_0\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_1\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_2\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_3\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_4\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_5\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_6\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_7\
        );
        Output = Net_3894_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3785_split, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_8\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_9\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_10\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_11\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_12\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_13\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_14\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_15\
        );
        Output = Net_3785_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        cs_addr_2 => \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ ,
        chain_out => \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_2:Net_68\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_68\)
    Next in chain : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\

statusicell: Name =\ConsolePort_2:RegD1:bSR:StsReg\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        status_6 => \ConsolePort_2:RegD1:bSR:status_6\ ,
        status_5 => \ConsolePort_2:RegD1:bSR:status_5\ ,
        status_4 => \ConsolePort_2:RegD1:bSR:status_4\ ,
        status_3 => \ConsolePort_2:RegD1:bSR:status_3\ ,
        clk_en => \ConsolePort_2:Net_68\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_68\)

controlcell: Name =\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        control_7 => \ConsolePort_2:RegD2:bSR:control_7\ ,
        control_6 => \ConsolePort_2:RegD2:bSR:control_6\ ,
        control_5 => \ConsolePort_2:RegD2:bSR:control_5\ ,
        control_4 => \ConsolePort_2:RegD2:bSR:control_4\ ,
        control_3 => \ConsolePort_2:RegD2:bSR:control_3\ ,
        control_2 => \ConsolePort_2:RegD2:bSR:control_2\ ,
        control_1 => \ConsolePort_2:RegD2:bSR:control_1\ ,
        control_0 => \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ ,
        clk_en => \ConsolePort_2:Net_68\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_68\)

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3785_split_1, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_0\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_1\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_2\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_3\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_4\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_5\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data3_6\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data3_7\
        );
        Output = Net_3785_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_3785, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3785_split * !Net_3785_split_1
        );
        Output = Net_3785 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3893, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3893_split * !Net_3893_split_1
        );
        Output = Net_3893 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        cs_addr_2 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ ,
        so_comb => \ConsolePort_2:Net_213\ ,
        f0_bus_stat_comb => \ConsolePort_2:RegD1:bSR:status_4\ ,
        f0_blk_stat_comb => \ConsolePort_2:RegD1:bSR:status_3\ ,
        f1_bus_stat_comb => \ConsolePort_2:RegD1:bSR:status_6\ ,
        f1_blk_stat_comb => \ConsolePort_2:RegD1:bSR:status_5\ ,
        chain_in => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_2:Net_68\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_2:Net_68\)
    Previous in chain : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ConsolePort_1:RegD2:bSR:StsReg\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        status_6 => \ConsolePort_1:RegD2:bSR:status_6\ ,
        status_5 => \ConsolePort_1:RegD2:bSR:status_5\ ,
        status_4 => \ConsolePort_1:RegD2:bSR:status_4\ ,
        status_3 => \ConsolePort_1:RegD2:bSR:status_3\ ,
        clk_en => \ConsolePort_1:Net_68\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_68\)

controlcell: Name =\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        control_7 => \ConsolePort_1:RegD2:bSR:control_7\ ,
        control_6 => \ConsolePort_1:RegD2:bSR:control_6\ ,
        control_5 => \ConsolePort_1:RegD2:bSR:control_5\ ,
        control_4 => \ConsolePort_1:RegD2:bSR:control_4\ ,
        control_3 => \ConsolePort_1:RegD2:bSR:control_3\ ,
        control_2 => \ConsolePort_1:RegD2:bSR:control_2\ ,
        control_1 => \ConsolePort_1:RegD2:bSR:control_1\ ,
        control_0 => \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ ,
        clk_en => \ConsolePort_1:Net_68\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_68\)

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data1_12\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_12\ * Net_4071_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_12\ * 
              !Net_4071_4
        );
        Output = \visualization_1:latched_data1_12\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data1_10\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_10\ * Net_4071_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_10\ * 
              !Net_4071_2
        );
        Output = \visualization_1:latched_data1_10\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data1_8\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data1_8\ * 
              Net_4071_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_8\ * 
              !Net_4071_0
        );
        Output = \visualization_1:latched_data1_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data1_9\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data1_9\ * 
              Net_4071_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_9\ * 
              !Net_4071_1
        );
        Output = \visualization_1:latched_data1_9\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3894_split, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_8\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_9\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_10\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_11\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_12\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_13\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data1_14\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data1_15\
        );
        Output = Net_3894_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        cs_addr_2 => \ConsolePort_1:Net_340\ ,
        cs_addr_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
        chain_out => \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\ConsolePort_1:Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        control_7 => \ConsolePort_1:Control_Reg_1:control_7\ ,
        control_6 => \ConsolePort_1:Control_Reg_1:control_6\ ,
        control_5 => \ConsolePort_1:Control_Reg_1:control_5\ ,
        control_4 => \ConsolePort_1:Control_Reg_1:control_4\ ,
        control_3 => \ConsolePort_1:Control_Reg_1:control_3\ ,
        control_2 => \ConsolePort_1:Control_Reg_1:control_2\ ,
        control_1 => \ConsolePort_1:Control_Reg_1:control_1\ ,
        control_0 => \ConsolePort_1:Net_340\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ClockCounter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4275) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4189
        );
        Output = \ClockCounter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ClockCounter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ClockCounter:CounterUDB:control_7\ * 
              !\ClockCounter:CounterUDB:count_stored_i\ * Net_4189
        );
        Output = \ClockCounter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3893_split, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_8\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_9\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_10\
            + \visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_11\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_12\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_13\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_14\
            + \visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_15\
        );
        Output = Net_3893_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        cs_addr_2 => \ConsolePort_2:Net_340\ ,
        cs_addr_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\ ,
        chain_out => \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ConsolePort_2:WinTimer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_4275 ,
        control_7 => \ClockCounter:CounterUDB:control_7\ ,
        control_6 => \ClockCounter:CounterUDB:control_6\ ,
        control_5 => \ClockCounter:CounterUDB:control_5\ ,
        control_4 => \ClockCounter:CounterUDB:control_4\ ,
        control_3 => \ClockCounter:CounterUDB:control_3\ ,
        control_2 => \ClockCounter:CounterUDB:control_2\ ,
        control_1 => \ClockCounter:CounterUDB:control_1\ ,
        control_0 => \ClockCounter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3780, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * \visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !Net_3780
            + !\visualization_1:state_2\ * \visualization_1:state_1\ * 
              \visualization_1:state_0\ * Net_3780
        );
        Output = Net_3780 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\visualization_1:pos_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 1 pterm
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              \visualization_1:state_0\
        );
        Output = \visualization_1:pos_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \visualization_1:state_2\ (fanout=72)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_3895, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3895_split * !Net_3895_split_1
        );
        Output = Net_3895 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ConsolePort_1:Net_68\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ConsolePort_1:Net_288\ * \ConsolePort_1:Net_61\
        );
        Output = \ConsolePort_1:Net_68\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ClockCounter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_4275 ,
        cs_addr_1 => \ClockCounter:CounterUDB:count_enable\ ,
        cs_addr_0 => \ClockCounter:CounterUDB:reload\ ,
        z0_comb => \ClockCounter:CounterUDB:reload\ ,
        ce1_comb => \ClockCounter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \ClockCounter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \ClockCounter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ClockCounter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_4275 ,
        status_6 => \ClockCounter:CounterUDB:status_6\ ,
        status_5 => \ClockCounter:CounterUDB:status_5\ ,
        status_3 => \ClockCounter:CounterUDB:status_3\ ,
        status_1 => \ClockCounter:CounterUDB:reload\ ,
        status_0 => \ClockCounter:CounterUDB:status_0\ ,
        interrupt => Net_4107 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * \visualization_1:state_1\ * 
              \visualization_1:state_0\
            + !\visualization_1:state_2\ * \visualization_1:state_0\ * 
              !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\
        );
        Output = \visualization_1:state_1\ (fanout=72)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:pos_3\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 1 pterm
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              \visualization_1:state_0\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\
        );
        Output = \visualization_1:pos_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:state_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 3 pterms
        !(
              !\visualization_1:state_2\ * \visualization_1:state_1\ * 
              \visualization_1:state_0\
            + !\visualization_1:state_2\ * \visualization_1:state_0\ * 
              !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\
            + \visualization_1:state_2\ * !\visualization_1:state_0\
        );
        Output = \visualization_1:state_0\ (fanout=72)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3420, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_213\
        );
        Output = Net_3420 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        cs_addr_2 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ ,
        so_comb => \ConsolePort_1:Net_213\ ,
        f0_bus_stat_comb => \ConsolePort_1:RegD1:bSR:status_4\ ,
        f0_blk_stat_comb => \ConsolePort_1:RegD1:bSR:status_3\ ,
        f1_bus_stat_comb => \ConsolePort_1:RegD1:bSR:status_6\ ,
        f1_blk_stat_comb => \ConsolePort_1:RegD1:bSR:status_5\ ,
        chain_in => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_1:Net_68\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_68\)
    Previous in chain : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\

controlcell: Name =\ConsolePort_2:Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        clock => \ConsolePort_2:Net_22\ ,
        control_7 => \ConsolePort_2:Control_Reg_1:control_7\ ,
        control_6 => \ConsolePort_2:Control_Reg_1:control_6\ ,
        control_5 => \ConsolePort_2:Control_Reg_1:control_5\ ,
        control_4 => \ConsolePort_2:Control_Reg_1:control_4\ ,
        control_3 => \ConsolePort_2:Control_Reg_1:control_3\ ,
        control_2 => \ConsolePort_2:Control_Reg_1:control_2\ ,
        control_1 => \ConsolePort_2:Control_Reg_1:control_1\ ,
        control_0 => \ConsolePort_2:Net_340\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data3_15\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data3_15\ * Net_4069_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_15\ * 
              !Net_4069_7
        );
        Output = \visualization_1:latched_data3_15\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data3_14\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data3_14\ * Net_4069_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_14\ * 
              !Net_4069_6
        );
        Output = \visualization_1:latched_data3_14\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data3_10\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data3_10\ * Net_4069_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_10\ * 
              !Net_4069_2
        );
        Output = \visualization_1:latched_data3_10\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data3_12\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data3_12\ * Net_4069_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_12\ * 
              !Net_4069_4
        );
        Output = \visualization_1:latched_data3_12\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data3_11\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data3_11\ * Net_4069_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_11\ * 
              !Net_4069_3
        );
        Output = \visualization_1:latched_data3_11\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data3_9\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_9\ * 
              Net_4069_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_9\ * 
              !Net_4069_1
        );
        Output = \visualization_1:latched_data3_9\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data3_8\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_8\ * 
              Net_4069_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_8\ * 
              !Net_4069_0
        );
        Output = \visualization_1:latched_data3_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data3_13\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data3_13\ * Net_4069_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_13\ * 
              !Net_4069_5
        );
        Output = \visualization_1:latched_data3_13\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        cs_addr_2 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ ,
        chain_out => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_1:Net_68\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_68\)
    Next in chain : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\Vis_H_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4069_7 ,
        control_6 => Net_4069_6 ,
        control_5 => Net_4069_5 ,
        control_4 => Net_4069_4 ,
        control_3 => Net_4069_3 ,
        control_2 => Net_4069_2 ,
        control_1 => Net_4069_1 ,
        control_0 => Net_4069_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data3_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_2\ * 
              Net_4067_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_2\ * 
              !Net_4067_2
        );
        Output = \visualization_1:latched_data3_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data3_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_3\ * 
              Net_4067_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_3\ * 
              !Net_4067_3
        );
        Output = \visualization_1:latched_data3_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data3_5\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_5\ * 
              Net_4067_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_5\ * 
              !Net_4067_5
        );
        Output = \visualization_1:latched_data3_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data3_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_0\ * 
              Net_4067_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_0\ * 
              !Net_4067_0
        );
        Output = \visualization_1:latched_data3_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data3_7\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_7\ * 
              Net_4067_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_7\ * 
              !Net_4067_7
        );
        Output = \visualization_1:latched_data3_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data3_4\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_4\ * 
              Net_4067_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_4\ * 
              !Net_4067_4
        );
        Output = \visualization_1:latched_data3_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data3_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_1\ * 
              Net_4067_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_1\ * 
              !Net_4067_1
        );
        Output = \visualization_1:latched_data3_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data3_6\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data3_6\ * 
              Net_4067_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data3_6\ * 
              !Net_4067_6
        );
        Output = \visualization_1:latched_data3_6\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        cs_addr_2 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ ,
        chain_out => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_1:Net_68\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_68\)
    Next in chain : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\Vis_L_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4067_7 ,
        control_6 => Net_4067_6 ,
        control_5 => Net_4067_5 ,
        control_4 => Net_4067_4 ,
        control_3 => Net_4067_3 ,
        control_2 => Net_4067_2 ,
        control_1 => Net_4067_1 ,
        control_0 => Net_4067_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2981, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ConsolePort_1:Net_201\
        );
        Output = Net_2981 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data1_15\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_15\ * Net_4071_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_15\ * 
              !Net_4071_7
        );
        Output = \visualization_1:latched_data1_15\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data1_11\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_11\ * Net_4071_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_11\ * 
              !Net_4071_3
        );
        Output = \visualization_1:latched_data1_11\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data1_13\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_13\ * Net_4071_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_13\ * 
              !Net_4071_5
        );
        Output = \visualization_1:latched_data1_13\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data1_14\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data1_14\ * Net_4071_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data1_14\ * 
              !Net_4071_6
        );
        Output = \visualization_1:latched_data1_14\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        cs_addr_2 => \ConsolePort_1:Net_340\ ,
        cs_addr_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
        chain_in => \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => \ConsolePort_1:Net_340\ ,
        clock => \ConsolePort_1:Net_22\ ,
        status_3 => \ConsolePort_1:WinTimer:TimerUDB:status_3\ ,
        status_2 => \ConsolePort_1:WinTimer:TimerUDB:status_2\ ,
        status_0 => \ConsolePort_1:WinTimer:TimerUDB:status_tc\ ,
        interrupt => Net_3419 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Vis_H_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4071_7 ,
        control_6 => Net_4071_6 ,
        control_5 => Net_4071_5 ,
        control_4 => Net_4071_4 ,
        control_3 => Net_4071_3 ,
        control_2 => Net_4071_2 ,
        control_1 => Net_4071_1 ,
        control_0 => Net_4071_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data2_8\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_8\ * 
              Net_4068_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_8\ * 
              !Net_4068_0
        );
        Output = \visualization_1:latched_data2_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data2_14\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data2_14\ * Net_4068_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_14\ * 
              !Net_4068_6
        );
        Output = \visualization_1:latched_data2_14\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data2_10\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data2_10\ * Net_4068_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_10\ * 
              !Net_4068_2
        );
        Output = \visualization_1:latched_data2_10\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data2_12\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data2_12\ * Net_4068_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_12\ * 
              !Net_4068_4
        );
        Output = \visualization_1:latched_data2_12\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data2_15\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data2_15\ * Net_4068_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_15\ * 
              !Net_4068_7
        );
        Output = \visualization_1:latched_data2_15\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data2_9\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_9\ * 
              Net_4068_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_9\ * 
              !Net_4068_1
        );
        Output = \visualization_1:latched_data2_9\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data2_11\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data2_11\ * Net_4068_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_11\ * 
              !Net_4068_3
        );
        Output = \visualization_1:latched_data2_11\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data2_13\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * 
              !\visualization_1:latched_data2_13\ * Net_4068_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_13\ * 
              !Net_4068_5
        );
        Output = \visualization_1:latched_data2_13\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        cs_addr_2 => \ConsolePort_1:Net_340\ ,
        cs_addr_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
        z0_comb => \ConsolePort_1:WinTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \ConsolePort_1:WinTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \ConsolePort_1:WinTimer:TimerUDB:status_2\ ,
        chain_in => \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ConsolePort_1:WinTimer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Vis_H_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4068_7 ,
        control_6 => Net_4068_6 ,
        control_5 => Net_4068_5 ,
        control_4 => Net_4068_4 ,
        control_3 => Net_4068_3 ,
        control_2 => Net_4068_2 ,
        control_1 => Net_4068_1 ,
        control_0 => Net_4068_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data0_7\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_7\ * 
              Net_3914_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_7\ * 
              !Net_3914_7
        );
        Output = \visualization_1:latched_data0_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data0_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_2\ * 
              Net_3914_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_2\ * 
              !Net_3914_2
        );
        Output = \visualization_1:latched_data0_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data0_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_0\ * 
              Net_3914_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_0\ * 
              !Net_3914_0
        );
        Output = \visualization_1:latched_data0_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data0_6\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_6\ * 
              Net_3914_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_6\ * 
              !Net_3914_6
        );
        Output = \visualization_1:latched_data0_6\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data0_4\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_4\ * 
              Net_3914_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_4\ * 
              !Net_3914_4
        );
        Output = \visualization_1:latched_data0_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data0_5\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_5\ * 
              Net_3914_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_5\ * 
              !Net_3914_5
        );
        Output = \visualization_1:latched_data0_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data0_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_3\ * 
              Net_3914_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_3\ * 
              !Net_3914_3
        );
        Output = \visualization_1:latched_data0_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data0_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data0_1\ * 
              Net_3914_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data0_1\ * 
              !Net_3914_1
        );
        Output = \visualization_1:latched_data0_1\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\Vis_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_3914_7 ,
        control_6 => Net_3914_6 ,
        control_5 => Net_3914_5 ,
        control_4 => Net_3914_4 ,
        control_3 => Net_3914_3 ,
        control_2 => Net_3914_2 ,
        control_1 => Net_3914_1 ,
        control_0 => Net_3914_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\VisClockSync:genblk1[0]:INST\
    PORT MAP (
        clock => Net_4184 ,
        in => Net_4116_local ,
        out => Net_3903 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data2_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_2\ * 
              Net_4045_2
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_2\ * 
              !Net_4045_2
        );
        Output = \visualization_1:latched_data2_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data2_7\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_7\ * 
              Net_4045_7
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_7\ * 
              !Net_4045_7
        );
        Output = \visualization_1:latched_data2_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data2_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_1\ * 
              Net_4045_1
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_1\ * 
              !Net_4045_1
        );
        Output = \visualization_1:latched_data2_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data2_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_3\ * 
              Net_4045_3
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_3\ * 
              !Net_4045_3
        );
        Output = \visualization_1:latched_data2_3\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\visualization_1:latched_data2_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_0\ * 
              Net_4045_0
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_0\ * 
              !Net_4045_0
        );
        Output = \visualization_1:latched_data2_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\visualization_1:latched_data2_5\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_5\ * 
              Net_4045_5
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_5\ * 
              !Net_4045_5
        );
        Output = \visualization_1:latched_data2_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\visualization_1:latched_data2_6\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_6\ * 
              Net_4045_6
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_6\ * 
              !Net_4045_6
        );
        Output = \visualization_1:latched_data2_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:latched_data2_4\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 2 pterms
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * !\visualization_1:latched_data2_4\ * 
              Net_4045_4
            + !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              !\visualization_1:state_0\ * \visualization_1:latched_data2_4\ * 
              !Net_4045_4
        );
        Output = \visualization_1:latched_data2_4\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\ConsolePort_1:RegD1:bSR:StsReg\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        status_6 => \ConsolePort_1:RegD1:bSR:status_6\ ,
        status_5 => \ConsolePort_1:RegD1:bSR:status_5\ ,
        status_4 => \ConsolePort_1:RegD1:bSR:status_4\ ,
        status_3 => \ConsolePort_1:RegD1:bSR:status_3\ ,
        clk_en => \ConsolePort_1:Net_68\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_68\)

controlcell: Name =\Vis_L_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4045_7 ,
        control_6 => Net_4045_6 ,
        control_5 => Net_4045_5 ,
        control_4 => Net_4045_4 ,
        control_3 => Net_4045_3 ,
        control_2 => Net_4045_2 ,
        control_1 => Net_4045_1 ,
        control_0 => Net_4045_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3895_split_1, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_0\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_1\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_2\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_3\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_4\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_5\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data0_6\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data0_7\
        );
        Output = Net_3895_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3893_split_1, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_0\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_1\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_2\
            + !\visualization_1:pos_3\ * !\visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_3\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_4\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              !\visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_5\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * !\visualization_1:pos_0\ * 
              \visualization_1:latched_data2_6\
            + !\visualization_1:pos_3\ * \visualization_1:pos_2\ * 
              \visualization_1:pos_1\ * \visualization_1:pos_0\ * 
              \visualization_1:latched_data2_7\
        );
        Output = Net_3893_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        control_7 => \ConsolePort_1:RegD1:bSR:control_7\ ,
        control_6 => \ConsolePort_1:RegD1:bSR:control_6\ ,
        control_5 => \ConsolePort_1:RegD1:bSR:control_5\ ,
        control_4 => \ConsolePort_1:RegD1:bSR:control_4\ ,
        control_3 => \ConsolePort_1:RegD1:bSR:control_3\ ,
        control_2 => \ConsolePort_1:RegD1:bSR:control_2\ ,
        control_1 => \ConsolePort_1:RegD1:bSR:control_1\ ,
        control_0 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ ,
        clk_en => \ConsolePort_1:Net_68\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_68\)

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\visualization_1:pos_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 1 pterm
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              \visualization_1:state_0\ * !\visualization_1:pos_0\
        );
        Output = \visualization_1:pos_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\visualization_1:pos_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4184) => Global
            Clock Enable: PosEdge(Net_3903)
        Main Equation            : 1 pterm
        (
              !\visualization_1:state_2\ * !\visualization_1:state_1\ * 
              \visualization_1:state_0\ * !\visualization_1:pos_1\ * 
              !\visualization_1:pos_0\
        );
        Output = \visualization_1:pos_2\ (fanout=11)
        Properties               : 
        {
        }
}

datapathcell: Name =\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        cs_addr_2 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ ,
        so_comb => \ConsolePort_1:Net_201\ ,
        f0_bus_stat_comb => \ConsolePort_1:RegD0:bSR:status_4\ ,
        f0_blk_stat_comb => \ConsolePort_1:RegD0:bSR:status_3\ ,
        f1_bus_stat_comb => \ConsolePort_1:RegD0:bSR:status_6\ ,
        f1_blk_stat_comb => \ConsolePort_1:RegD0:bSR:status_5\ ,
        chain_in => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => \ConsolePort_1:Net_68\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_68\)
    Previous in chain : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ConsolePort_1:RegD0:bSR:StsReg\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        status_6 => \ConsolePort_1:RegD0:bSR:status_6\ ,
        status_5 => \ConsolePort_1:RegD0:bSR:status_5\ ,
        status_4 => \ConsolePort_1:RegD0:bSR:status_4\ ,
        status_3 => \ConsolePort_1:RegD0:bSR:status_3\ ,
        clk_en => \ConsolePort_1:Net_68\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_68\)

controlcell: Name =\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ConsolePort_1:Net_22\ ,
        control_7 => \ConsolePort_1:RegD0:bSR:control_7\ ,
        control_6 => \ConsolePort_1:RegD0:bSR:control_6\ ,
        control_5 => \ConsolePort_1:RegD0:bSR:control_5\ ,
        control_4 => \ConsolePort_1:RegD0:bSR:control_4\ ,
        control_3 => \ConsolePort_1:RegD0:bSR:control_3\ ,
        control_2 => \ConsolePort_1:RegD0:bSR:control_2\ ,
        control_1 => \ConsolePort_1:RegD0:bSR:control_1\ ,
        control_0 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ ,
        clk_en => \ConsolePort_1:Net_68\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ConsolePort_1:Net_68\)

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ClockCounter_IRQ
        PORT MAP (
            interrupt => Net_4107 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =P1_IRQ
        PORT MAP (
            interrupt => Net_3417 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =P1_TimerIRQ
        PORT MAP (
            interrupt => Net_3419 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =P2_IRQ
        PORT MAP (
            interrupt => Net_3493 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =P2_TimerIRQ
        PORT MAP (
            interrupt => Net_3494 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_3521 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Vis_Clock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vis_Clock(0)__PA ,
        pin_input => Net_3905 ,
        pad => Vis_Clock(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Vis_D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vis_D0(0)__PA ,
        pin_input => Net_3895 ,
        pad => Vis_D0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Vis_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vis_D1(0)__PA ,
        pin_input => Net_3894 ,
        pad => Vis_D1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Vis_D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vis_D2(0)__PA ,
        pin_input => Net_3893 ,
        pad => Vis_D2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_Clock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_Clock(0)__PA ,
        fb => Net_4201 ,
        pad => P1_Clock(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_Latch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_Latch(0)__PA ,
        fb => Net_4170 ,
        pad => P1_Latch(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P2_Clock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_Clock(0)__PA ,
        fb => Net_4260 ,
        pad => P2_Clock(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P2_Latch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_Latch(0)__PA ,
        fb => Net_4200 ,
        pad => P2_Latch(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P2_D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_D2(0)__PA ,
        pin_input => Net_3488 ,
        pad => P2_D2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P2_D2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_D2(1)__PA ,
        pin_input => Net_3488 ,
        pad => P2_D2(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P2_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_D1(0)__PA ,
        pin_input => Net_3487 ,
        pad => P2_D1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P2_D1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_D1(1)__PA ,
        pin_input => Net_3487 ,
        pad => P2_D1(1)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Vis_D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vis_D3(0)__PA ,
        pin_input => Net_3785 ,
        pad => Vis_D3(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_D0(0)__PA ,
        pin_input => Net_2981 ,
        pad => P1_D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_D0(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_D0(1)__PA ,
        pin_input => Net_2981 ,
        pad => P1_D0(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_D1(0)__PA ,
        pin_input => Net_3420 ,
        pad => P1_D1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_D1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_D1(1)__PA ,
        pin_input => Net_3420 ,
        pad => P1_D1(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1_D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_D2(0)__PA ,
        pin_input => Net_3479 ,
        pad => P1_D2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_D2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_D2(1)__PA ,
        pin_input => Net_3479 ,
        pad => P1_D2(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P2_D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_D0(0)__PA ,
        pin_input => Net_3489 ,
        pad => P2_D0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P2_D0(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_D0(1)__PA ,
        pin_input => Net_3489 ,
        pad => P2_D0(1)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__P1_D1_net_1 ,
            in_reset => zero ,
            out_clock_en => tmpOE__P1_D1_net_1 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = Vis_Latch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vis_Latch(0)__PA ,
        pin_input => Net_3780 ,
        pad => Vis_Latch(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ConsolePort_2:Net_22\ ,
            dclk_0 => \ConsolePort_2:Net_22_local\ ,
            dclk_glb_1 => Net_4275 ,
            dclk_1 => Net_4275_local ,
            dclk_glb_2 => Net_4184 ,
            dclk_2 => Net_4184_local ,
            dclk_glb_3 => \ConsolePort_1:Net_22\ ,
            dclk_3 => \ConsolePort_1:Net_22_local\ ,
            dclk_glb_4 => Net_4116 ,
            dclk_4 => Net_4116_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_3521 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |    Vis_Clock(0) | In(Net_3905)
     |   5 |     * |      NONE |         CMOS_OUT |       Vis_D0(0) | In(Net_3895)
     |   6 |     * |      NONE |         CMOS_OUT |       Vis_D1(0) | In(Net_3894)
     |   7 |     * |      NONE |         CMOS_OUT |       Vis_D2(0) | In(Net_3893)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |     P1_Clock(0) | FB(Net_4201)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     P1_Latch(0) | FB(Net_4170)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     P2_Clock(0) | FB(Net_4260)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     P2_Latch(0) | FB(Net_4200)
     |   4 |     * |      NONE |         CMOS_OUT |        P2_D2(0) | In(Net_3488)
     |   5 |     * |      NONE |         CMOS_OUT |        P2_D2(1) | In(Net_3488)
     |   6 |     * |      NONE |         CMOS_OUT |        P2_D1(0) | In(Net_3487)
     |   7 |     * |      NONE |         CMOS_OUT |        P2_D1(1) | In(Net_3487)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |       Vis_D3(0) | In(Net_3785)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |        P1_D0(0) | In(Net_2981)
     |   1 |     * |      NONE |         CMOS_OUT |        P1_D0(1) | In(Net_2981)
     |   2 |     * |      NONE |         CMOS_OUT |        P1_D1(0) | In(Net_3420)
     |   3 |     * |      NONE |         CMOS_OUT |        P1_D1(1) | In(Net_3420)
     |   4 |     * |      NONE |         CMOS_OUT |        P1_D2(0) | In(Net_3479)
     |   5 |     * |      NONE |         CMOS_OUT |        P1_D2(1) | In(Net_3479)
     |   6 |     * |      NONE |         CMOS_OUT |        P2_D0(0) | In(Net_3489)
     |   7 |     * |      NONE |         CMOS_OUT |        P2_D0(1) | In(Net_3489)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT |    Vis_Latch(0) | In(Net_3780)
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.125ms
Digital Placement phase: Elapsed time ==> 3s.333ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "TASBot_r.vh2" --pcf-path "TASBot.pco" --des-name "TASBot" --dsf-path "TASBot.dsf" --sdc-path "TASBot.sdc" --lib-path "TASBot_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.542ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.153ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in TASBot_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.628ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.425ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.426ms
API generation phase: Elapsed time ==> 2s.621ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.000ms
