

================================================================
== Vitis HLS Report for 'TOP_Pipeline_VITIS_LOOP_433_1'
================================================================
* Date:           Wed May 25 23:55:32 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  2.018 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.600 us|  0.600 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_433_1  |       18|       18|        12|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1245_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_6"   --->   Operation 16 'read' 'sext_ln1245_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1245_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_5"   --->   Operation 17 'read' 'sext_ln1245_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1245_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_4"   --->   Operation 18 'read' 'sext_ln1245_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1245_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_3"   --->   Operation 19 'read' 'sext_ln1245_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1245_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_2"   --->   Operation 20 'read' 'sext_ln1245_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1245_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_1"   --->   Operation 21 'read' 'sext_ln1245_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1245_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245"   --->   Operation 22 'read' 'sext_ln1245_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln717_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln717"   --->   Operation 23 'read' 'sext_ln717_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1245_6_cast = sext i16 %sext_ln1245_6_read"   --->   Operation 24 'sext' 'sext_ln1245_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1245_5_cast = sext i16 %sext_ln1245_5_read"   --->   Operation 25 'sext' 'sext_ln1245_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1245_4_cast = sext i16 %sext_ln1245_4_read"   --->   Operation 26 'sext' 'sext_ln1245_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1245_3_cast = sext i16 %sext_ln1245_3_read"   --->   Operation 27 'sext' 'sext_ln1245_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1245_2_cast = sext i16 %sext_ln1245_2_read"   --->   Operation 28 'sext' 'sext_ln1245_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1245_1_cast = sext i16 %sext_ln1245_1_read"   --->   Operation 29 'sext' 'sext_ln1245_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1245_cast = sext i16 %sext_ln1245_read"   --->   Operation 30 'sext' 'sext_ln1245_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln717_cast = sext i16 %sext_ln717_read"   --->   Operation 31 'sext' 'sext_ln717_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [src/QRD.cpp:433]   --->   Operation 34 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%icmp_ln433 = icmp_eq  i4 %j_1, i4 8" [src/QRD.cpp:433]   --->   Operation 36 'icmp' 'icmp_ln433' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%add_ln433 = add i4 %j_1, i4 1" [src/QRD.cpp:433]   --->   Operation 38 'add' 'add_ln433' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln433 = br i1 %icmp_ln433, void %.split, void %_Z11matrix_multPA8_8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S5_.exit.exitStub" [src/QRD.cpp:433]   --->   Operation 39 'br' 'br_ln433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %j_1" [src/QRD.cpp:433]   --->   Operation 40 'zext' 'j_1_cast' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i4 %j_1"   --->   Operation 41 'zext' 'zext_ln1169' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i16 %Q, i64 0, i64 %j_1_cast"   --->   Operation 42 'getelementptr' 'Q_addr' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.35ns)   --->   "%xor_ln1169 = xor i4 %j_1, i4 8"   --->   Operation 43 'xor' 'xor_ln1169' <Predicate = (!icmp_ln433)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1169_1 = zext i4 %xor_ln1169"   --->   Operation 44 'zext' 'zext_ln1169_1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Q_addr_1 = getelementptr i16 %Q, i64 0, i64 %zext_ln1169_1"   --->   Operation 45 'getelementptr' 'Q_addr_1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 1, i4 %j_1"   --->   Operation 46 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Q_addr_2 = getelementptr i16 %Q, i64 0, i64 %tmp_3"   --->   Operation 47 'getelementptr' 'Q_addr_2' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1169 = sext i4 %xor_ln1169"   --->   Operation 48 'sext' 'sext_ln1169' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1169_2 = zext i5 %sext_ln1169"   --->   Operation 49 'zext' 'zext_ln1169_2' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Q_addr_3 = getelementptr i16 %Q, i64 0, i64 %zext_ln1169_2"   --->   Operation 50 'getelementptr' 'Q_addr_3' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 2, i4 %j_1"   --->   Operation 51 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Q_addr_4 = getelementptr i16 %Q, i64 0, i64 %tmp_4"   --->   Operation 52 'getelementptr' 'Q_addr_4' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.78ns)   --->   "%add_ln1169 = add i6 %zext_ln1169, i6 40"   --->   Operation 53 'add' 'add_ln1169' <Predicate = (!icmp_ln433)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1169_3 = zext i6 %add_ln1169"   --->   Operation 54 'zext' 'zext_ln1169_3' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%Q_addr_5 = getelementptr i16 %Q, i64 0, i64 %zext_ln1169_3"   --->   Operation 55 'getelementptr' 'Q_addr_5' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 3, i4 %j_1"   --->   Operation 56 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%Q_addr_6 = getelementptr i16 %Q, i64 0, i64 %tmp_5"   --->   Operation 57 'getelementptr' 'Q_addr_6' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1169_1 = sext i4 %xor_ln1169"   --->   Operation 58 'sext' 'sext_ln1169_1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1169_4 = zext i6 %sext_ln1169_1"   --->   Operation 59 'zext' 'zext_ln1169_4' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%Q_addr_7 = getelementptr i16 %Q, i64 0, i64 %zext_ln1169_4"   --->   Operation 60 'getelementptr' 'Q_addr_7' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%Q_load = load i6 %Q_addr"   --->   Operation 61 'load' 'Q_load' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%Q_load_1 = load i6 %Q_addr_1"   --->   Operation 62 'load' 'Q_load_1' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%Q_load_2 = load i6 %Q_addr_2"   --->   Operation 63 'load' 'Q_load_2' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%Q_load_3 = load i6 %Q_addr_3"   --->   Operation 64 'load' 'Q_load_3' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%Q_load_4 = load i6 %Q_addr_4"   --->   Operation 65 'load' 'Q_load_4' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%Q_load_5 = load i6 %Q_addr_5"   --->   Operation 66 'load' 'Q_load_5' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%Q_load_6 = load i6 %Q_addr_6"   --->   Operation 67 'load' 'Q_load_6' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%Q_load_7 = load i6 %Q_addr_7"   --->   Operation 68 'load' 'Q_load_7' <Predicate = (!icmp_ln433)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln433 = store i4 %add_ln433, i4 %j" [src/QRD.cpp:433]   --->   Operation 69 'store' 'store_ln433' <Predicate = (!icmp_ln433)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%Q_load = load i6 %Q_addr"   --->   Operation 70 'load' 'Q_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln717_1 = sext i16 %Q_load"   --->   Operation 71 'sext' 'sext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln717_cast, i24 %sext_ln717_1"   --->   Operation 72 'mul' 'mul_ln717' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/2] (1.23ns)   --->   "%Q_load_1 = load i6 %Q_addr_1"   --->   Operation 73 'load' 'Q_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%Q_load_2 = load i6 %Q_addr_2"   --->   Operation 74 'load' 'Q_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%Q_load_3 = load i6 %Q_addr_3"   --->   Operation 75 'load' 'Q_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%Q_load_4 = load i6 %Q_addr_4"   --->   Operation 76 'load' 'Q_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%Q_load_5 = load i6 %Q_addr_5"   --->   Operation 77 'load' 'Q_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%Q_load_6 = load i6 %Q_addr_6"   --->   Operation 78 'load' 'Q_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%Q_load_7 = load i6 %Q_addr_7"   --->   Operation 79 'load' 'Q_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 80 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln717_cast, i24 %sext_ln717_1"   --->   Operation 80 'mul' 'mul_ln717' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1245_7 = sext i16 %Q_load_1"   --->   Operation 81 'sext' 'sext_ln1245_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_cast, i24 %sext_ln1245_7"   --->   Operation 82 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 83 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln717_cast, i24 %sext_ln717_1"   --->   Operation 83 'mul' 'mul_ln717' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_cast, i24 %sext_ln1245_7"   --->   Operation 84 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1245_8 = sext i16 %Q_load_2"   --->   Operation 85 'sext' 'sext_ln1245_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_1)   --->   "%mul_ln1245_1 = mul i24 %sext_ln1245_1_cast, i24 %sext_ln1245_8"   --->   Operation 86 'mul' 'mul_ln1245_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 87 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln717 = mul i24 %sext_ln717_cast, i24 %sext_ln717_1"   --->   Operation 87 'mul' 'mul_ln717' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_cast, i24 %sext_ln1245_7"   --->   Operation 88 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717, i32 8, i32 23"   --->   Operation 89 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0"   --->   Operation 90 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245 = add i24 %shl_ln, i24 %mul_ln1245"   --->   Operation 91 'add' 'add_ln1245' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_1)   --->   "%mul_ln1245_1 = mul i24 %sext_ln1245_1_cast, i24 %sext_ln1245_8"   --->   Operation 92 'mul' 'mul_ln1245_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1245_9 = sext i16 %Q_load_3"   --->   Operation 93 'sext' 'sext_ln1245_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_2)   --->   "%mul_ln1245_2 = mul i24 %sext_ln1245_2_cast, i24 %sext_ln1245_9"   --->   Operation 94 'mul' 'mul_ln1245_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 95 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245 = add i24 %shl_ln, i24 %mul_ln1245"   --->   Operation 95 'add' 'add_ln1245' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_1)   --->   "%mul_ln1245_1 = mul i24 %sext_ln1245_1_cast, i24 %sext_ln1245_8"   --->   Operation 96 'mul' 'mul_ln1245_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245, i32 8, i32 23"   --->   Operation 97 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln737_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0"   --->   Operation 98 'bitconcatenate' 'shl_ln737_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_1 = add i24 %shl_ln737_1, i24 %mul_ln1245_1"   --->   Operation 99 'add' 'add_ln1245_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 100 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_2)   --->   "%mul_ln1245_2 = mul i24 %sext_ln1245_2_cast, i24 %sext_ln1245_9"   --->   Operation 100 'mul' 'mul_ln1245_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1245_10 = sext i16 %Q_load_4"   --->   Operation 101 'sext' 'sext_ln1245_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_3)   --->   "%mul_ln1245_3 = mul i24 %sext_ln1245_3_cast, i24 %sext_ln1245_10"   --->   Operation 102 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 103 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_1 = add i24 %shl_ln737_1, i24 %mul_ln1245_1"   --->   Operation 103 'add' 'add_ln1245_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_2)   --->   "%mul_ln1245_2 = mul i24 %sext_ln1245_2_cast, i24 %sext_ln1245_9"   --->   Operation 104 'mul' 'mul_ln1245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_1, i32 8, i32 23"   --->   Operation 105 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln737_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0"   --->   Operation 106 'bitconcatenate' 'shl_ln737_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_2 = add i24 %shl_ln737_2, i24 %mul_ln1245_2"   --->   Operation 107 'add' 'add_ln1245_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_3)   --->   "%mul_ln1245_3 = mul i24 %sext_ln1245_3_cast, i24 %sext_ln1245_10"   --->   Operation 108 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1245_11 = sext i16 %Q_load_5"   --->   Operation 109 'sext' 'sext_ln1245_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_4)   --->   "%mul_ln1245_4 = mul i24 %sext_ln1245_4_cast, i24 %sext_ln1245_11"   --->   Operation 110 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_2 = add i24 %shl_ln737_2, i24 %mul_ln1245_2"   --->   Operation 111 'add' 'add_ln1245_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_3)   --->   "%mul_ln1245_3 = mul i24 %sext_ln1245_3_cast, i24 %sext_ln1245_10"   --->   Operation 112 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_2, i32 8, i32 23"   --->   Operation 113 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln737_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0"   --->   Operation 114 'bitconcatenate' 'shl_ln737_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_3 = add i24 %shl_ln737_3, i24 %mul_ln1245_3"   --->   Operation 115 'add' 'add_ln1245_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 116 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_4)   --->   "%mul_ln1245_4 = mul i24 %sext_ln1245_4_cast, i24 %sext_ln1245_11"   --->   Operation 116 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1245_12 = sext i16 %Q_load_6"   --->   Operation 117 'sext' 'sext_ln1245_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_5)   --->   "%mul_ln1245_5 = mul i24 %sext_ln1245_5_cast, i24 %sext_ln1245_12"   --->   Operation 118 'mul' 'mul_ln1245_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 119 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_3 = add i24 %shl_ln737_3, i24 %mul_ln1245_3"   --->   Operation 119 'add' 'add_ln1245_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_4)   --->   "%mul_ln1245_4 = mul i24 %sext_ln1245_4_cast, i24 %sext_ln1245_11"   --->   Operation 120 'mul' 'mul_ln1245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_3, i32 8, i32 23"   --->   Operation 121 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln737_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0"   --->   Operation 122 'bitconcatenate' 'shl_ln737_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_4 = add i24 %shl_ln737_4, i24 %mul_ln1245_4"   --->   Operation 123 'add' 'add_ln1245_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 124 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_5)   --->   "%mul_ln1245_5 = mul i24 %sext_ln1245_5_cast, i24 %sext_ln1245_12"   --->   Operation 124 'mul' 'mul_ln1245_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1245_13 = sext i16 %Q_load_7"   --->   Operation 125 'sext' 'sext_ln1245_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [3/3] (0.99ns) (grouped into DSP with root node add_ln1245_6)   --->   "%mul_ln1245_6 = mul i24 %sext_ln1245_6_cast, i24 %sext_ln1245_13"   --->   Operation 126 'mul' 'mul_ln1245_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 127 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_4 = add i24 %shl_ln737_4, i24 %mul_ln1245_4"   --->   Operation 127 'add' 'add_ln1245_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 128 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_5)   --->   "%mul_ln1245_5 = mul i24 %sext_ln1245_5_cast, i24 %sext_ln1245_12"   --->   Operation 128 'mul' 'mul_ln1245_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_4, i32 8, i32 23"   --->   Operation 129 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln737_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0"   --->   Operation 130 'bitconcatenate' 'shl_ln737_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_5 = add i24 %shl_ln737_5, i24 %mul_ln1245_5"   --->   Operation 131 'add' 'add_ln1245_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 132 [2/3] (0.99ns) (grouped into DSP with root node add_ln1245_6)   --->   "%mul_ln1245_6 = mul i24 %sext_ln1245_6_cast, i24 %sext_ln1245_13"   --->   Operation 132 'mul' 'mul_ln1245_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 133 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_5 = add i24 %shl_ln737_5, i24 %mul_ln1245_5"   --->   Operation 133 'add' 'add_ln1245_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 134 [1/3] (0.00ns) (grouped into DSP with root node add_ln1245_6)   --->   "%mul_ln1245_6 = mul i24 %sext_ln1245_6_cast, i24 %sext_ln1245_13"   --->   Operation 134 'mul' 'mul_ln1245_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_5, i32 8, i32 23"   --->   Operation 135 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln737_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0"   --->   Operation 136 'bitconcatenate' 'shl_ln737_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_6 = add i24 %shl_ln737_6, i24 %mul_ln1245_6"   --->   Operation 137 'add' 'add_ln1245_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 144 'ret' 'ret_ln0' <Predicate = (icmp_ln433)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.32>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln430 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/QRD.cpp:430]   --->   Operation 138 'specloopname' 'specloopname_ln430' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1245_6 = add i24 %shl_ln737_6, i24 %mul_ln1245_6"   --->   Operation 139 'add' 'add_ln1245_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_6, i32 8, i32 23"   --->   Operation 140 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%y_hat_V_addr = getelementptr i16 %y_hat_V, i64 0, i64 %j_1_cast" [src/QRD.cpp:438]   --->   Operation 141 'getelementptr' 'y_hat_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln438 = store i16 %trunc_ln717_7, i3 %y_hat_V_addr" [src/QRD.cpp:438]   --->   Operation 142 'store' 'store_ln438' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 143 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	'alloca' operation ('j') [11]  (0 ns)
	'load' operation ('j', src/QRD.cpp:433) on local variable 'j' [31]  (0 ns)
	'add' operation ('add_ln1169') [51]  (0.781 ns)
	'getelementptr' operation ('Q_addr_5') [53]  (0 ns)
	'load' operation ('Q_load_5') on array 'Q' [87]  (1.24 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'load' operation ('Q_load') on array 'Q' [60]  (1.24 ns)
	'mul' operation of DSP[62] ('mul_ln717') [62]  (0.535 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('mul_ln1245') [65]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('mul_ln1245') [65]  (0.996 ns)

 <State 5>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[74] ('mul_ln1245_1') [71]  (0.996 ns)

 <State 6>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[68] ('add_ln1245') [68]  (0.645 ns)
	'add' operation of DSP[74] ('add_ln1245_1') [74]  (0.645 ns)

 <State 7>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[74] ('add_ln1245_1') [74]  (0.645 ns)
	'add' operation of DSP[80] ('add_ln1245_2') [80]  (0.645 ns)

 <State 8>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[80] ('add_ln1245_2') [80]  (0.645 ns)
	'add' operation of DSP[86] ('add_ln1245_3') [86]  (0.645 ns)

 <State 9>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[86] ('add_ln1245_3') [86]  (0.645 ns)
	'add' operation of DSP[92] ('add_ln1245_4') [92]  (0.645 ns)

 <State 10>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[92] ('add_ln1245_4') [92]  (0.645 ns)
	'add' operation of DSP[98] ('add_ln1245_5') [98]  (0.645 ns)

 <State 11>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[98] ('add_ln1245_5') [98]  (0.645 ns)
	'add' operation of DSP[104] ('add_ln1245_6') [104]  (0.645 ns)

 <State 12>: 1.32ns
The critical path consists of the following:
	'add' operation of DSP[104] ('add_ln1245_6') [104]  (0.645 ns)
	'store' operation ('store_ln438', src/QRD.cpp:438) of variable 'trunc_ln717_7' on array 'y_hat_V' [107]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
