#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 13 16:44:23 2019
# Process ID: 2516
# Current directory: C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13800 C:\Users\celia\Desktop\Archivo_Celia\ETSIDI\19-20\1cuatri\SED\TRABAJOS\VHDL\CLAVE_SECRETA_v2\CLAVE_SECRETA_v2.xpr
# Log file: C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/vivado.log
# Journal file: C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 755.375 ; gain = 116.578
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 13 16:46:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Dec 13 16:47:34 2019] Launched synth_1...
Run output will be captured here: C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Dec 13 16:48:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Clave_secret_v2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1320.625 ; gain = 168.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Clave_secret_v2' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:49]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_pulsador_0' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:112]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "false" *) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:38]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_pulsador_1' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:118]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_pulsador_2' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:124]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_pulsador_3' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:130]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_pulsador_4' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:136]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_switch_0' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:142]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_switch_1' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:148]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_switch_2' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:154]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_switch_3' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:160]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_switch_4' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:166]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_reset' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:172]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_mode' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:178]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_start' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:184]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_pulsador_0' of component 'Debouncer' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:191]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:42]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_pulsador_1' of component 'Debouncer' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:198]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_pulsador_2' of component 'Debouncer' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:205]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_pulsador_3' of component 'Debouncer' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_pulsador_4' of component 'Debouncer' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:219]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Counter.vhd:35' bound to instance 'counter_pulsadores' of component 'Counter' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Counter.vhd:43]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (3#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Counter.vhd:43]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Counter.vhd:35' bound to instance 'counter_switches' of component 'Counter' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:235]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'maquina_estados' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/MQ.vhd:34' bound to instance 'inst_maq_estados' of component 'Maquina_estados' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:244]
INFO: [Synth 8-638] synthesizing module 'maquina_estados' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/MQ.vhd:48]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'maquina_estados' (4#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/MQ.vhd:48]
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Display.vhd:35' bound to instance 'inst_display' of component 'Display' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:267]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Display.vhd:47]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Decoder.vhd:34' bound to instance 'Decod' of component 'Decoder' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Display.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (5#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Decoder.vhd:39]
	Parameter N bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'div_frec' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Div_frecuencia.vhd:33' bound to instance 'Div_freq' of component 'div_frec' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Display.vhd:103]
INFO: [Synth 8-638] synthesizing module 'div_frec' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Div_frecuencia.vhd:40]
	Parameter N bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_frec' (6#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Div_frecuencia.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Display' (7#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Display.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Clave_secret_v2' (8#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.742 ; gain = 209.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.742 ; gain = 209.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.742 ; gain = 209.918
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1497.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1505.949 ; gain = 354.125
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1505.949 ; gain = 378.027
write_schematic -format pdf -orientation portrait C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/schematic_v2_good.pdf
C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/schematic_v2_good.pdf
set_property is_loc_fixed false [get_ports [list  clk reset start led_NOK mode {led[5]} {digsel[0]} {digsel[7]} {led[4]} {digsel[6]} {digsel[5]} {digsel[4]} {led[9]} {led[8]} {digsel[3]} {led[3]} {led[7]} {digsel[2]} {led[1]} {segment[6]} {pulsador[3]} {pulsador[4]} {segment[4]} {switch[2]} {switch[3]} {switch[4]} {segment[2]} {segment[0]} {segment[5]} {segment[1]} {pulsador[0]} {segment[3]} {switch[1]} {pulsador[2]} {switch[0]} {pulsador[1]} {digsel[1]} {led[0]} {led[2]} {led[6]} led_OK]]
INFO: [Vivado 12-1808] Property 'is_loc_fixed' is not supported for elaborated designs for objects of type 'port'.
reset_run impl_1
launch_runs impl_1 -jobs 2
[Fri Dec 13 16:53:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {digsel[7]} {digsel[6]} {digsel[5]} {digsel[4]} {digsel[3]} {digsel[2]} {digsel[1]} {digsel[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 2
[Fri Dec 13 16:56:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 13 16:58:35 2019] Launched impl_1...
Run output will be captured here: C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2055.391 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2055.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2055.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2122.484 ; gain = 493.434
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.867 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B470A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3404.426 ; gain = 1099.559
set_property PROGRAM.FILE {C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.runs/impl_1/Clave_secret_v2.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B470A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B470A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.runs/impl_1/Clave_secret_v2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 17:04:23 2019...
