Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun  1 21:08:35 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: UDISP/UDisp/U0/clk_out_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/is_dead_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/is_start_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/UCTRL/score_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 399 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.228        0.000                      0                  226        0.190        0.000                      0                  226        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.228        0.000                      0                  204        0.190        0.000                      0                  204        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.134        0.000                      0                   22        1.130        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 4.791ns (52.777%)  route 4.287ns (47.223%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.665     6.210    UGAME/UPIPE/UMEMGEN/addr_v_cnt[2]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.149     6.359 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.947     7.306    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.638 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.638    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.284 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.284    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.618 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.326     8.944    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     9.853 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[3]
                         net (fo=1, routed)           0.599    10.453    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_4
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.306    10.759 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19/O
                         net (fo=1, routed)           0.000    10.759    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.160 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.160    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.382 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23/O[0]
                         net (fo=1, routed)           0.672    12.053    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23_n_7
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.299    12.352 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18/O
                         net (fo=1, routed)           0.000    12.352    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    12.716 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.336    13.053    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.373    13.426 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.740    14.166    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y11         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.475    14.816    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.961    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.395    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -14.166    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 4.791ns (53.085%)  route 4.234ns (46.915%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.665     6.210    UGAME/UPIPE/UMEMGEN/addr_v_cnt[2]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.149     6.359 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.947     7.306    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.638 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.638    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.284 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.284    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.618 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.326     8.944    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     9.853 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[3]
                         net (fo=1, routed)           0.599    10.453    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_4
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.306    10.759 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19/O
                         net (fo=1, routed)           0.000    10.759    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.160 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.160    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.382 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23/O[0]
                         net (fo=1, routed)           0.672    12.053    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23_n_7
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.299    12.352 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18/O
                         net (fo=1, routed)           0.000    12.352    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    12.716 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.367    13.083    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.373    13.456 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.657    14.113    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y11         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.475    14.816    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.961    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.395    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 4.791ns (53.227%)  route 4.210ns (46.773%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.665     6.210    UGAME/UPIPE/UMEMGEN/addr_v_cnt[2]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.149     6.359 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.947     7.306    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.638 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.638    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.284 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.284    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.618 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.326     8.944    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     9.853 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[3]
                         net (fo=1, routed)           0.599    10.453    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_4
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.306    10.759 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19/O
                         net (fo=1, routed)           0.000    10.759    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.160 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.160    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.382 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23/O[0]
                         net (fo=1, routed)           0.672    12.053    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23_n_7
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.299    12.352 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18/O
                         net (fo=1, routed)           0.000    12.352    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    12.716 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.332    13.049    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.373    13.422 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.668    14.089    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.475    14.816    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.961    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.395    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 4.791ns (53.424%)  route 4.177ns (46.576%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.665     6.210    UGAME/UPIPE/UMEMGEN/addr_v_cnt[2]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.149     6.359 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.947     7.306    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.638 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.638    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.284 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.284    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.618 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.326     8.944    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     9.853 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[3]
                         net (fo=1, routed)           0.599    10.453    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_4
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.306    10.759 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19/O
                         net (fo=1, routed)           0.000    10.759    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.160 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.160    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.382 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23/O[0]
                         net (fo=1, routed)           0.672    12.053    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23_n_7
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.299    12.352 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18/O
                         net (fo=1, routed)           0.000    12.352    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    12.716 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.367    13.083    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.373    13.456 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.600    14.056    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -14.056    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 4.791ns (53.536%)  route 4.158ns (46.464%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.665     6.210    UGAME/UPIPE/UMEMGEN/addr_v_cnt[2]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.149     6.359 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.947     7.306    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.638 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.638    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.284 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.284    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.618 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.326     8.944    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     9.853 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[3]
                         net (fo=1, routed)           0.599    10.453    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_4
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.306    10.759 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19/O
                         net (fo=1, routed)           0.000    10.759    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.160 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.160    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.382 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23/O[0]
                         net (fo=1, routed)           0.672    12.053    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23_n_7
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.299    12.352 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18/O
                         net (fo=1, routed)           0.000    12.352    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    12.716 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.339    13.056    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.373    13.429 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.609    14.037    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y11         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.475    14.816    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.961    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.395    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 4.791ns (53.571%)  route 4.152ns (46.429%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.665     6.210    UGAME/UPIPE/UMEMGEN/addr_v_cnt[2]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.149     6.359 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.947     7.306    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.638 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.638    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.284 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.284    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.618 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.326     8.944    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     9.853 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[3]
                         net (fo=1, routed)           0.599    10.453    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_4
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.306    10.759 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19/O
                         net (fo=1, routed)           0.000    10.759    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.160 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.160    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.382 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23/O[0]
                         net (fo=1, routed)           0.672    12.053    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23_n_7
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.299    12.352 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18/O
                         net (fo=1, routed)           0.000    12.352    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    12.716 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.332    13.049    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.373    13.422 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.610    14.031    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -14.031    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 4.791ns (53.631%)  route 4.142ns (46.369%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.665     6.210    UGAME/UPIPE/UMEMGEN/addr_v_cnt[2]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.149     6.359 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.947     7.306    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.638 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.638    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.284 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.284    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.618 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.326     8.944    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     9.853 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[3]
                         net (fo=1, routed)           0.599    10.453    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_4
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.306    10.759 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19/O
                         net (fo=1, routed)           0.000    10.759    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.160 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.160    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.382 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23/O[0]
                         net (fo=1, routed)           0.672    12.053    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23_n_7
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.299    12.352 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18/O
                         net (fo=1, routed)           0.000    12.352    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    12.716 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.336    13.053    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.373    13.426 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.596    14.022    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -14.022    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 4.791ns (53.649%)  route 4.139ns (46.351%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.665     6.210    UGAME/UPIPE/UMEMGEN/addr_v_cnt[2]
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.149     6.359 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.947     7.306    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.638 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.638    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.170 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.170    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.284 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.284    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.618 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.326     8.944    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     9.853 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[3]
                         net (fo=1, routed)           0.599    10.453    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_4
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.306    10.759 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19/O
                         net (fo=1, routed)           0.000    10.759    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_19_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.160 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.160    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.382 f  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23/O[0]
                         net (fo=1, routed)           0.672    12.053    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_23_n_7
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.299    12.352 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18/O
                         net (fo=1, routed)           0.000    12.352    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_18_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    12.716 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.339    13.056    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.373    13.429 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.590    14.018    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.752ns (29.499%)  route 4.187ns (70.501%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.561     5.082    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/Q
                         net (fo=6, routed)           0.472     6.010    vga_inst/addr_h_cnt4_carry__0[1]
    SLICE_X39Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.134 r  vga_inst/_carry__0_i_3/O
                         net (fo=1, routed)           0.496     6.630    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__1_0[1]
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.137 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.137    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.365 f  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__1/CO[2]
                         net (fo=5, routed)           1.334     8.699    vga_inst/CO[0]
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.313     9.012 r  vga_inst/blk_mem_gen_font_inst_i_10/O
                         net (fo=3, routed)           0.325     9.337    vga_inst/px_valid_0
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.124     9.461 r  vga_inst/blk_mem_gen_font_inst_i_5/O
                         net (fo=2, routed)           1.560    11.022    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y14         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.485    14.826    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.412    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.752ns (29.520%)  route 4.183ns (70.480%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.561     5.082    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/Q
                         net (fo=6, routed)           0.472     6.010    vga_inst/addr_h_cnt4_carry__0[1]
    SLICE_X39Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.134 r  vga_inst/_carry__0_i_3/O
                         net (fo=1, routed)           0.496     6.630    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__1_0[1]
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.137 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.137    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.365 f  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/_carry__1/CO[2]
                         net (fo=5, routed)           1.334     8.699    vga_inst/CO[0]
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.313     9.012 r  vga_inst/blk_mem_gen_font_inst_i_10/O
                         net (fo=3, routed)           0.325     9.337    vga_inst/px_valid_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.461 r  vga_inst/blk_mem_gen_font_inst_i_4/O
                         net (fo=2, routed)           1.556    11.017    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y14         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.485    14.826    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.412    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  3.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UOPU/U0/push_window_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOPU/U0/push_debounced_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UOPU/U0/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  UOPU/U0/push_window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  UOPU/U0/push_window_reg[0]/Q
                         net (fo=1, routed)           0.054     1.629    UOPU/U0/push_window[0]
    SLICE_X15Y37         LUT4 (Prop_lut4_I2_O)        0.099     1.728 r  UOPU/U0/push_debounced/O
                         net (fo=1, routed)           0.000     1.728    UOPU/U0/push_debounced_n_0
    SLICE_X15Y37         FDCE                                         r  UOPU/U0/push_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    UOPU/U0/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  UOPU/U0/push_debounced_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X15Y37         FDCE (Hold_fdce_C_D)         0.091     1.537    UOPU/U0/push_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UOPD/U0/push_window_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOPD/U0/push_debounced_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.560     1.443    UOPD/U0/clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  UOPD/U0/push_window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  UOPD/U0/push_window_reg[0]/Q
                         net (fo=1, routed)           0.062     1.633    UOPD/U0/push_window[0]
    SLICE_X40Y58         LUT4 (Prop_lut4_I2_O)        0.099     1.732 r  UOPD/U0/push_debounced/O
                         net (fo=1, routed)           0.000     1.732    UOPD/U0/push_debounced_n_0
    SLICE_X40Y58         FDCE                                         r  UOPD/U0/push_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    UOPD/U0/clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  UOPD/U0/push_debounced_reg/C
                         clock pessimism             -0.514     1.443    
    SLICE_X40Y58         FDCE (Hold_fdce_C_D)         0.091     1.534    UOPD/U0/push_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UCTRL/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  UGAME/UCTRL/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.082     1.656    UGAME/UCTRL/state[2]
    SLICE_X39Y43         LUT5 (Prop_lut5_I1_O)        0.099     1.755 r  UGAME/UCTRL/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.755    UGAME/UCTRL/FSM_onehot_state[0]_i_1_n_0
    SLICE_X39Y43         FDPE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDPE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDPE (Hold_fdpe_C_D)         0.092     1.538    UGAME/UCTRL/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 UOPD/U0/push_debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOPD/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.270ns (70.138%)  route 0.115ns (29.862%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.560     1.443    UOPD/U0/clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  UOPD/U0/push_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  UOPD/U0/push_debounced_reg/Q
                         net (fo=32, routed)          0.115     1.699    UOPD/U0/push_debounced_reg_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.828 r  UOPD/U0/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.828    UOPD/U0_n_3
    SLICE_X42Y57         FDCE                                         r  UOPD/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    UOPD/clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  UOPD/counter_reg[1]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X42Y57         FDCE (Hold_fdce_C_D)         0.134     1.593    UOPD/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 UOPD/U0/push_window_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOPD/U0/push_window_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.606%)  route 0.180ns (52.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.560     1.443    UOPD/U0/clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  UOPD/U0/push_window_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  UOPD/U0/push_window_reg[3]/Q
                         net (fo=2, routed)           0.180     1.788    UOPD/U0/push_window[3]
    SLICE_X40Y58         FDCE                                         r  UOPD/U0/push_window_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    UOPD/U0/clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  UOPD/U0/push_window_reg[2]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X40Y58         FDCE (Hold_fdce_C_D)         0.070     1.549    UOPD/U0/push_window_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UCTRL/is_start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.192ns (55.123%)  route 0.156ns (44.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  UGAME/UCTRL/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.156     1.743    UGAME/UCTRL/FSM_onehot_state_reg_n_0_[1]
    SLICE_X39Y43         LUT4 (Prop_lut4_I0_O)        0.051     1.794 r  UGAME/UCTRL/is_start_i_1/O
                         net (fo=1, routed)           0.000     1.794    UGAME/UCTRL/is_start_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDCE (Hold_fdce_C_D)         0.107     1.553    UGAME/UCTRL/is_start_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UCTRL/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.483%)  route 0.164ns (46.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDPE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  UGAME/UCTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.164     1.752    UGAME/UCTRL/state[0]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.048     1.800 r  UGAME/UCTRL/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    UGAME/UCTRL/FSM_onehot_state[2]_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDCE (Hold_fdce_C_D)         0.107     1.553    UGAME/UCTRL/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UCTRL/is_dead_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  UGAME/UCTRL/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.156     1.743    UGAME/UCTRL/FSM_onehot_state_reg_n_0_[1]
    SLICE_X39Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.788 r  UGAME/UCTRL/is_dead_i_1/O
                         net (fo=1, routed)           0.000     1.788    UGAME/UCTRL/is_dead_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_dead_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDCE (Hold_fdce_C_D)         0.092     1.538    UGAME/UCTRL/is_dead_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.557     1.440    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_wiz_0_inst/num_reg[11]/Q
                         net (fo=1, routed)           0.108     1.689    clk_wiz_0_inst/num_reg_n_0_[11]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  clk_wiz_0_inst/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    clk_wiz_0_inst/num_reg[8]_i_1_n_4
    SLICE_X35Y33         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.824     1.951    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_wiz_0_inst/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.558     1.441    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk_wiz_0_inst/num_reg[19]/Q
                         net (fo=1, routed)           0.108     1.690    clk_wiz_0_inst/num_reg_n_0_[19]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    clk_wiz_0_inst/num_reg[16]_i_1_n_4
    SLICE_X35Y35         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.826     1.953    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.105     1.546    clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y37  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X13Y37  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X13Y37  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y37  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y38  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y38  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y59  UDISP/UDisp/U0/counter_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y59  UDISP/UDisp/U0/counter_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y59  UDISP/UDisp/U0/counter_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y59  UDISP/UDisp/U0/counter_out_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y49  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y49  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y49  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y35  UGAME/USCENCE/UTEXT/alphabet_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y35  UGAME/USCENCE/UTEXT/text_h_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y35  UGAME/USCENCE/UTEXT/text_h_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.608ns (14.781%)  route 3.506ns (85.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.565     5.086    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=38, routed)          1.373     6.915    UGAME/UCTRL/is_dead_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.152     7.067 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.133     9.200    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X13Y38         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X13Y38         FDCE (Recov_fdce_C_CLR)     -0.607    14.334    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[8]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.608ns (14.781%)  route 3.506ns (85.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.565     5.086    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=38, routed)          1.373     6.915    UGAME/UCTRL/is_dead_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.152     7.067 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.133     9.200    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X13Y38         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X13Y38         FDCE (Recov_fdce_C_CLR)     -0.607    14.334    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[9]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.608ns (14.781%)  route 3.506ns (85.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.565     5.086    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=38, routed)          1.373     6.915    UGAME/UCTRL/is_dead_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.152     7.067 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.133     9.200    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y38         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.563    14.378    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.608ns (14.781%)  route 3.506ns (85.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.565     5.086    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=38, routed)          1.373     6.915    UGAME/UCTRL/is_dead_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.152     7.067 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.133     9.200    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y38         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[7]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.563    14.378    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[7]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.608ns (14.781%)  route 3.506ns (85.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.565     5.086    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=38, routed)          1.373     6.915    UGAME/UCTRL/is_dead_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.152     7.067 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.133     9.200    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y38         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.521    14.420    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.608ns (14.781%)  route 3.506ns (85.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.565     5.086    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=38, routed)          1.373     6.915    UGAME/UCTRL/is_dead_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.152     7.067 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.133     9.200    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y38         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[6]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.521    14.420    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[6]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.608ns (14.781%)  route 3.506ns (85.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.565     5.086    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=38, routed)          1.373     6.915    UGAME/UCTRL/is_dead_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.152     7.067 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.133     9.200    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y38         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[8]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.521    14.420    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[8]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.608ns (14.781%)  route 3.506ns (85.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.565     5.086    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=38, routed)          1.373     6.915    UGAME/UCTRL/is_dead_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.152     7.067 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         2.133     9.200    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y38         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[9]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X12Y38         FDCE (Recov_fdce_C_CLR)     -0.521    14.420    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[9]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.608ns (15.866%)  route 3.224ns (84.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.565     5.086    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=38, routed)          1.373     6.915    UGAME/UCTRL/is_dead_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.152     7.067 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.851     8.918    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X15Y38         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.447    14.788    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X15Y38         FDCE (Recov_fdce_C_CLR)     -0.607    14.334    UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 UGAME/UCTRL/is_dead_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.608ns (15.934%)  route 3.208ns (84.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.565     5.086    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  UGAME/UCTRL/is_dead_reg/Q
                         net (fo=38, routed)          1.373     6.915    UGAME/UCTRL/is_dead_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.152     7.067 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         1.835     8.902    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X13Y37         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446    14.787    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X13Y37         FDCE (Recov_fdce_C_CLR)     -0.607    14.333    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  5.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.229ns (18.122%)  route 1.035ns (81.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=34, routed)          0.377     1.951    UGAME/UCTRL/is_start_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.101     2.052 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.658     2.710    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X14Y35         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.129     1.580    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.229ns (18.122%)  route 1.035ns (81.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=34, routed)          0.377     1.951    UGAME/UCTRL/is_start_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.101     2.052 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.658     2.710    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X14Y35         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.129     1.580    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.229ns (16.709%)  route 1.142ns (83.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=34, routed)          0.377     1.951    UGAME/UCTRL/is_start_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.101     2.052 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.764     2.817    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y35         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.129     1.580    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.229ns (16.709%)  route 1.142ns (83.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=34, routed)          0.377     1.951    UGAME/UCTRL/is_start_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.101     2.052 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.764     2.817    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y35         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.129     1.580    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.229ns (16.709%)  route 1.142ns (83.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=34, routed)          0.377     1.951    UGAME/UCTRL/is_start_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.101     2.052 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.764     2.817    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X12Y35         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.129     1.580    UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.229ns (16.748%)  route 1.138ns (83.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=34, routed)          0.377     1.951    UGAME/UCTRL/is_start_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.101     2.052 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.761     2.813    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X13Y36         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X13Y36         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X13Y36         FDCE (Remov_fdce_C_CLR)     -0.154     1.555    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.229ns (16.748%)  route 1.138ns (83.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=34, routed)          0.377     1.951    UGAME/UCTRL/is_start_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.101     2.052 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.761     2.813    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X13Y36         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X13Y36         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X13Y36         FDPE (Remov_fdpe_C_PRE)     -0.157     1.552    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.229ns (16.748%)  route 1.138ns (83.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=34, routed)          0.377     1.951    UGAME/UCTRL/is_start_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.101     2.052 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.761     2.813    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X13Y36         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X13Y36         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X13Y36         FDPE (Remov_fdpe_C_PRE)     -0.157     1.552    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.229ns (16.748%)  route 1.138ns (83.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=34, routed)          0.377     1.951    UGAME/UCTRL/is_start_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.101     2.052 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.761     2.813    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X13Y36         FDPE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X13Y36         FDPE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X13Y36         FDPE (Remov_fdpe_C_PRE)     -0.157     1.552    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 UGAME/UCTRL/is_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.229ns (15.870%)  route 1.214ns (84.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    UGAME/UCTRL/clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  UGAME/UCTRL/is_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  UGAME/UCTRL/is_start_reg/Q
                         net (fo=34, routed)          0.377     1.951    UGAME/UCTRL/is_start_reg_0
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.101     2.052 f  UGAME/UCTRL/pipe_gaps[5][4]_i_2/O
                         net (fo=102, routed)         0.837     2.889    UGAME/UBIRD/UBIRDCTRL/AR[0]
    SLICE_X13Y37         FDCE                                         f  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X13Y37         FDCE (Remov_fdce_C_CLR)     -0.154     1.556    UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  1.333    





