#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb 11 20:04:21 2020
# Process ID: 3360
# Current directory: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21204 C:\wrk\ETH_ToE_Github\ug871-design-files\RTL_Verification\lab2\duc_prj\solution1\sim\verilog\duc.wdb
# Log file: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab2/vivado.log
# Journal file: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_wave_database {C:\wrk\ETH_ToE_Github\ug871-design-files\RTL_Verification\lab2\duc_prj\solution1\sim\verilog\duc.wdb}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 853.090 ; gain = 198.195
open_wave_database: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 866.223 ; gain = 211.328
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 20:05:29 2020...
