
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Jun  2 12:40:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2661666
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1910.387 ; gain = 429.801 ; free physical = 1332 ; free virtual = 8023
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'awvalid_w' is used before its declaration [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi_pmem.v:173]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:469]
INFO: [Synth 8-6157] synthesizing module 'artix7_pll' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/artix7_pll.v:2]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117799]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117799]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2924]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2924]
INFO: [Synth 8-6155] done synthesizing module 'artix7_pll' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/artix7_pll.v:2]
INFO: [Synth 8-6157] synthesizing module 'reset_gen' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/reset_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reset_gen' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/reset_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'mini_uart_axi' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:167]
	Parameter CLK_HZ bound to: 100000000 - type: integer 
	Parameter BAUDRATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:65]
	Parameter CLK_HZ bound to: 100000000 - type: integer 
	Parameter BAUDRATE bound to: 115200 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:102]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:65]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:18]
	Parameter CLK_HZ bound to: 100000000 - type: integer 
	Parameter BAUDRATE bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:18]
INFO: [Synth 8-155] case statement is not full and has no default [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:355]
INFO: [Synth 8-155] case statement is not full and has no default [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:392]
INFO: [Synth 8-155] case statement is not full and has no default [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:450]
INFO: [Synth 8-6155] done synthesizing module 'mini_uart_axi' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:167]
WARNING: [Synth 8-7071] port 'awid_o' of module 'mini_uart_axi' is unconnected for instance 'u_uart' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:540]
WARNING: [Synth 8-7071] port 'arid_o' of module 'mini_uart_axi' is unconnected for instance 'u_uart' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:540]
WARNING: [Synth 8-7023] instance 'u_uart' of module 'mini_uart_axi' has 23 connections declared, but only 21 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:540]
INFO: [Synth 8-6157] synthesizing module 'ddr3_axi' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi.v:26]
	Parameter DDR_MHZ bound to: 100 - type: integer 
	Parameter DDR_WRITE_LATENCY bound to: 4 - type: integer 
	Parameter DDR_READ_LATENCY bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ddr3_axi_retime' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi_retime.v:26]
	Parameter AXI4_RETIME_WR_REQ bound to: 0 - type: integer 
	Parameter AXI4_RETIME_WR_RESP bound to: 0 - type: integer 
	Parameter AXI4_RETIME_RD_REQ bound to: 0 - type: integer 
	Parameter AXI4_RETIME_RD_RESP bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr3_axi_retime' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi_retime.v:26]
INFO: [Synth 8-6157] synthesizing module 'ddr3_axi_pmem' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi_pmem.v:26]
INFO: [Synth 8-6157] synthesizing module 'ddr3_axi_pmem_fifo' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi_pmem.v:504]
	Parameter WIDTH bound to: 193 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr3_axi_pmem_fifo' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi_pmem.v:504]
INFO: [Synth 8-6157] synthesizing module 'ddr3_axi_pmem_fifo__parameterized0' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi_pmem.v:504]
	Parameter WIDTH bound to: 144 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr3_axi_pmem_fifo__parameterized0' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi_pmem.v:504]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_axi_pmem' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi_pmem.v:26]
INFO: [Synth 8-6157] synthesizing module 'ddr3_core' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_core.v:26]
	Parameter DDR_MHZ bound to: 100 - type: integer 
	Parameter DDR_WRITE_LATENCY bound to: 4 - type: integer 
	Parameter DDR_READ_LATENCY bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ddr3_fifo' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_core.v:678]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr3_fifo' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_core.v:678]
INFO: [Synth 8-6157] synthesizing module 'ddr3_dfi_seq' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_dfi_seq.v:26]
	Parameter DDR_MHZ bound to: 100 - type: integer 
	Parameter DDR_WRITE_LATENCY bound to: 4 - type: integer 
	Parameter DDR_READ_LATENCY bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ddr3_dfi_fifo' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_dfi_seq.v:427]
	Parameter WIDTH bound to: 144 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr3_dfi_fifo' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_dfi_seq.v:427]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_dfi_seq' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_dfi_seq.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_core' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_core.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_axi' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi.v:26]
INFO: [Synth 8-6157] synthesizing module 'ddr3_dfi_phy' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:25]
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter DQS_TAP_DELAY_INIT bound to: 30 - type: integer 
	Parameter DQ_TAP_DELAY_INIT bound to: 0 - type: integer 
	Parameter TPHY_RDLAT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
	Parameter IOSTANDARD bound to: DIFF_SSTL135 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80408]
	Parameter IOSTANDARD bound to: DIFF_SSTL135 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80408]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80391]
	Parameter IOSTANDARD bound to: SSTL135 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80391]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 30 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INTERFACE_TYPE bound to: MEMORY - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in0' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1473]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in0' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1473]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in0' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1473]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in0' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1473]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in0' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1473]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in1' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1550]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in1' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1550]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in1' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1550]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in1' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1550]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in1' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1550]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in2' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1627]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in2' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1627]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in2' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1627]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in2' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1627]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in2' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1627]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in3' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1704]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in3' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1704]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in3' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1704]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in3' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1704]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in3' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1704]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in4' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1781]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in4' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1781]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in4' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1781]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in4' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1781]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in4' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1781]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in5' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1858]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in5' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1858]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in5' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1858]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in5' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1858]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in5' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1858]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in6' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1935]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in6' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1935]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in6' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1935]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in6' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1935]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in6' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:1935]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in7' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2012]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in7' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2012]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in7' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2012]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in7' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2012]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in7' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2012]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in8' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2089]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in8' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2089]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in8' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2089]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in8' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2089]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in8' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2089]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in9' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2166]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in9' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2166]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in9' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2166]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in9' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2166]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in9' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2166]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in10' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2243]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in10' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2243]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in10' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2243]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in10' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2243]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in10' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2243]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in11' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2320]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in11' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2320]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in11' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2320]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in11' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2320]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in11' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2320]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in12' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2397]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in12' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2397]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in12' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2397]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in12' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2397]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in12' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2397]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in13' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2474]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in13' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2474]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in13' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2474]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in13' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2474]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in13' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2474]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in14' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2551]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in14' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2551]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in14' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2551]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in14' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2551]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in14' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2551]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in15' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2628]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in15' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2628]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in15' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2628]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in15' [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2628]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in15' of module 'ISERDESE2' has 28 connections declared, but only 24 given [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:2628]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_dfi_phy' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v:469]
WARNING: [Synth 8-6014] Unused sequential element wr_accept_q_reg was removed.  [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_dfi_seq.v:153]
WARNING: [Synth 8-7129] Port cfg_i[31] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[30] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[29] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[28] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[27] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[26] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[25] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[24] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[15] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[14] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[13] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[12] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[11] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[7] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[6] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[5] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[4] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port dfi_address_i[14] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port dfi_rddata_dnv_i[1] in module ddr3_dfi_seq is either unconnected or has no load
WARNING: [Synth 8-7129] Port dfi_rddata_dnv_i[0] in module ddr3_dfi_seq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[31] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[30] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[29] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[28] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[27] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[26] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[25] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[24] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[23] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[31] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[30] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[29] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[3] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[2] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[1] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[0] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awburst_i[1] in module ddr3_axi_pmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awburst_i[0] in module ddr3_axi_pmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arburst_i[1] in module ddr3_axi_pmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arburst_i[0] in module ddr3_axi_pmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_error_i in module ddr3_axi_pmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module ddr3_axi_retime is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_i in module ddr3_axi_retime is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1998.355 ; gain = 517.770 ; free physical = 1251 ; free virtual = 7943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.199 ; gain = 532.613 ; free physical = 1251 ; free virtual = 7942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.199 ; gain = 532.613 ; free physical = 1251 ; free virtual = 7942
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2019.137 ; gain = 0.000 ; free physical = 1247 ; free virtual = 7939
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/constrs_1/imports/arty_a7/arty_revb.xdc]
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/constrs_1/imports/arty_a7/arty_revb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/constrs_1/imports/arty_a7/arty_revb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.949 ; gain = 0.000 ; free physical = 1276 ; free virtual = 7966
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2166.949 ; gain = 0.000 ; free physical = 1276 ; free virtual = 7966
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2166.949 ; gain = 686.363 ; free physical = 1308 ; free virtual = 7998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2174.953 ; gain = 694.367 ; free physical = 1308 ; free virtual = 7998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2174.953 ; gain = 694.367 ; free physical = 1308 ; free virtual = 7998
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'p_state_reg' in module 'mini_uart_axi'
INFO: [Synth 8-802] inferred FSM for state register 'astate_reg' in module 'mini_uart_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mini_uart_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                              001 |                               00
                    R_AR |                              010 |                               01
                  R_DATA |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mini_uart_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                               00 |                               00
                P_GETADR |                               01 |                               01
                P_GETDAT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_state_reg' using encoding 'sequential' in module 'mini_uart_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  A_IDLE |                              001 |                               00
                    A_AW |                              010 |                               01
                     A_B |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'astate_reg' using encoding 'one-hot' in module 'mini_uart_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2174.953 ; gain = 694.367 ; free physical = 1314 ; free virtual = 8005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 10    
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 9     
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 38    
+---RAMs : 
	               1K Bit	(8 X 144 bit)          RAMs := 1     
	              576 Bit	(4 X 144 bit)          RAMs := 1     
	              386 Bit	(2 X 193 bit)          RAMs := 1     
	              128 Bit	(8 X 16 bit)          RAMs := 1     
+---Muxes : 
	   4 Input  128 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 1     
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 21    
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 22    
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 13    
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 14    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 63    
	   4 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 27    
	  10 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port cfg_i[31] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[30] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[29] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[28] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[27] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[26] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[25] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[24] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[15] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[14] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[13] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[12] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[11] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[7] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[6] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[5] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[4] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port dfi_address_i[14] in module ddr3_dfi_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port dfi_rddata_dnv_i[1] in module ddr3_dfi_seq is either unconnected or has no load
WARNING: [Synth 8-7129] Port dfi_rddata_dnv_i[0] in module ddr3_dfi_seq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[31] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[30] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[29] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[28] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[27] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[26] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[25] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[24] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_data_i[23] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[31] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[30] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[29] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[3] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[2] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[1] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port inport_addr_i[0] in module ddr3_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awburst_i[1] in module ddr3_axi_pmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awburst_i[0] in module ddr3_axi_pmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arburst_i[1] in module ddr3_axi_pmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arburst_i[0] in module ddr3_axi_pmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_error_i in module ddr3_axi_pmem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2174.953 ; gain = 694.367 ; free physical = 1318 ; free virtual = 8020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------+----------------------------+-----------+----------------------+--------------+
|Module Name    | RTL Object                 | Inference | Size (Depth x Width) | Primitives   | 
+---------------+----------------------------+-----------+----------------------+--------------+
|\u_ddr/u_axi   | u_request/ram_reg          | Implied   | 2 x 193              | RAM32M x 33  | 
|\u_ddr/u_axi   | u_response/ram_reg         | Implied   | 8 x 144              | RAM32M x 24  | 
|\u_ddr/u_core  | u_seq/u_write_fifo/ram_reg | Implied   | 4 x 144              | RAM32M x 24  | 
|\u_ddr/u_core  | u_id_fifo/ram_reg          | Implied   | 8 x 16               | RAM32M x 3   | 
+---------------+----------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2202.953 ; gain = 722.367 ; free physical = 1257 ; free virtual = 7955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2232.984 ; gain = 752.398 ; free physical = 1227 ; free virtual = 7926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------+----------------------------+-----------+----------------------+--------------+
|Module Name    | RTL Object                 | Inference | Size (Depth x Width) | Primitives   | 
+---------------+----------------------------+-----------+----------------------+--------------+
|\u_ddr/u_axi   | u_request/ram_reg          | Implied   | 2 x 193              | RAM32M x 33  | 
|\u_ddr/u_axi   | u_response/ram_reg         | Implied   | 8 x 144              | RAM32M x 24  | 
|\u_ddr/u_core  | u_seq/u_write_fifo/ram_reg | Implied   | 4 x 144              | RAM32M x 24  | 
|\u_ddr/u_core  | u_id_fifo/ram_reg          | Implied   | 8 x 16               | RAM32M x 3   | 
+---------------+----------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2249.000 ; gain = 768.414 ; free physical = 1212 ; free virtual = 7910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \u_phy/reset_n_q_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2382.812 ; gain = 902.227 ; free physical = 1104 ; free virtual = 7807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2382.812 ; gain = 902.227 ; free physical = 1104 ; free virtual = 7807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2382.812 ; gain = 902.227 ; free physical = 1103 ; free virtual = 7806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2382.812 ; gain = 902.227 ; free physical = 1102 ; free virtual = 7805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2382.812 ; gain = 902.227 ; free physical = 1102 ; free virtual = 7805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2382.812 ; gain = 902.227 ; free physical = 1102 ; free virtual = 7805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | u_ddr/u_core/u_seq/wr_en_q_reg[0] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | u_phy/rd_en_q_reg[0]              | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |BUFH       |     1|
|3     |CARRY4     |    52|
|4     |IDELAYCTRL |     1|
|5     |IDELAYE2   |    18|
|7     |ISERDESE2  |    16|
|8     |LUT1       |    92|
|9     |LUT2       |   130|
|10    |LUT3       |   253|
|11    |LUT4       |    93|
|12    |LUT5       |   108|
|13    |LUT6       |   291|
|14    |MUXF7      |    26|
|15    |MUXF8      |     5|
|16    |OSERDESE2  |    20|
|17    |PLLE2_BASE |     1|
|18    |RAM32M     |    77|
|19    |RAM32X1D   |     2|
|20    |SRL16E     |     2|
|21    |FDRE       |  1082|
|22    |FDSE       |    73|
|23    |IBUF       |     2|
|24    |IOBUF      |    16|
|25    |IOBUFDS    |     2|
|26    |OBUF       |    31|
|27    |OBUFDS     |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2382.812 ; gain = 902.227 ; free physical = 1101 ; free virtual = 7804
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2382.812 ; gain = 748.477 ; free physical = 1098 ; free virtual = 7801
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2382.820 ; gain = 902.227 ; free physical = 1098 ; free virtual = 7801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2382.820 ; gain = 0.000 ; free physical = 1266 ; free virtual = 7969
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.840 ; gain = 0.000 ; free physical = 1267 ; free virtual = 7966
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 77 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: 1d27370b
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2438.840 ; gain = 1060.855 ; free physical = 1267 ; free virtual = 7966
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1803.491; main = 1596.356; forked = 268.223
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3280.156; main = 2438.844; forked = 924.152
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.852 ; gain = 0.000 ; free physical = 1267 ; free virtual = 7966
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 12:40:57 2025...
