
*** Running vivado
    with args -log zedboard_base_kernel_2mm_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zedboard_base_kernel_2mm_wrapper_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zedboard_base_kernel_2mm_wrapper_0_0.tcl -notrace
Command: synth_design -top zedboard_base_kernel_2mm_wrapper_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19805 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.570 ; gain = 93.879 ; free physical = 9283 ; free virtual = 28090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_kernel_2mm_wrapper_0_0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_kernel_2mm_wrapper_0_0/synth/zedboard_base_kernel_2mm_wrapper_0_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper.v:12]
	Parameter C_S_AXI_FOR_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_FOR_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM0_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM0_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM3_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM3_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM3_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM3_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM3_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM4_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM4_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM4_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_FOR_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM0_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM1_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM2_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM3_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM4_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_for_control_s_axi' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_for_control_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_A_AXI_DATA_0 bound to: 6'b010000 
	Parameter ADDR_A_AXI_CTRL bound to: 6'b010100 
	Parameter ADDR_B_AXI_DATA_0 bound to: 6'b011000 
	Parameter ADDR_B_AXI_CTRL bound to: 6'b011100 
	Parameter ADDR_C_AXI_DATA_0 bound to: 6'b100000 
	Parameter ADDR_C_AXI_CTRL bound to: 6'b100100 
	Parameter ADDR_D_INPUT_AXI_DATA_0 bound to: 6'b101000 
	Parameter ADDR_D_INPUT_AXI_CTRL bound to: 6'b101100 
	Parameter ADDR_D_OUTPUT_AXI_DATA_0 bound to: 6'b110000 
	Parameter ADDR_D_OUTPUT_AXI_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_for_control_s_axi.v:224]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_for_control_s_axi' (1#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_for_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_throttl' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_throttl' (2#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_write' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_fifo' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_fifo' (3#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_reg_slice' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_reg_slice' (4#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized0' (4#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_buffer' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_buffer' (5#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized1' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized1' (5#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized2' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized2' (5#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_write' (6#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_read' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0' (6#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0' (6#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi_read' (7#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem0_m_axi' (8#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_throttl' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_throttl' (9#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_write' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_fifo' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_fifo' (10#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_reg_slice' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_reg_slice' (11#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized0' (11#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_buffer' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_buffer' (12#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized1' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized1' (12#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized2' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized2' (12#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_write' (13#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_read' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0' (13#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0' (13#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi_read' (14#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem1_m_axi' (15#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_throttl' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_throttl' (16#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_write' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_fifo' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_fifo' (17#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_reg_slice' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_reg_slice' (18#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized0' (18#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_buffer' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_buffer' (19#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized1' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized1' (19#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized2' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized2' (19#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_write' (20#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_read' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0' (20#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0' (20#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi_read' (21#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem2_m_axi' (22#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_throttl' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_throttl' (23#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_write' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_fifo' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_fifo' (24#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_reg_slice' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_reg_slice' (25#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized0' (25#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_buffer' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_buffer' (26#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized1' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized1' (26#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized2' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized2' (26#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_write' (27#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_read' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0' (27#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0' (27#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi_read' (28#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem3_m_axi' (29#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_throttl' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_throttl' (30#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_write' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_fifo' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_fifo' (31#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_reg_slice' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_reg_slice' (32#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0' (32#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_buffer' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_buffer' (33#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized1' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized1' (33#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized2' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized2' (33#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_write' (34#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_read' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_buffer__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_buffer__parameterized0' (34#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0' (34#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi_read' (35#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrapper_gmem4_m_axi' (36#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappemb6' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappemb6.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 192 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappemb6_memcore' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappemb6_memcore.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappemb6_memcore_ram' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappemb6_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappemb6_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappemb6_memcore_ram' (37#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappemb6_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappemb6_memcore' (38#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappemb6_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappemb6' (39#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappemb6.v:11]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappeocq' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeocq.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 216 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappeocq_memcore' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeocq_memcore.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 432 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappeocq_memcore_ram' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeocq_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 432 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeocq_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappeocq_memcore_ram' (40#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeocq_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappeocq_memcore' (41#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeocq_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappeocq' (42#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeocq.v:11]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappeqcK' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeqcK.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappeqcK_memcore' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeqcK_memcore.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappeqcK_memcore_ram' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeqcK_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeqcK_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappeqcK_memcore_ram' (43#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeqcK_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappeqcK_memcore' (44#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeqcK_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappeqcK' (45#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeqcK.v:11]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappesc4' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappesc4.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappesc4_memcore' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappesc4_memcore.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappesc4_memcore_ram' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappesc4_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappesc4_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappesc4_memcore_ram' (46#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappesc4_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappesc4_memcore' (47#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappesc4_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappesc4' (48#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappesc4.v:11]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappeyd2' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeyd2.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappeyd2_memcore' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeyd2_memcore.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappeyd2_memcore_ram' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeyd2_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeyd2_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappeyd2_memcore_ram' (49#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeyd2_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappeyd2_memcore' (50#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeyd2_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappeyd2' (51#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappeyd2.v:11]
INFO: [Synth 8-6157] synthesizing module 'readData32' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state13 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state26 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state38 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state50 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:2855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:2861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:2863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:2869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:3189]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:3251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:3263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:3273]
INFO: [Synth 8-6155] done synthesizing module 'readData32' (52#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm.v:10]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_D_mid' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_D_mid.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_D_mid_memcore' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_D_mid_memcore.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_D_mid_memcore_ram' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_D_mid_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_D_mid_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_D_mid_memcore_ram' (53#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_D_mid_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_D_mid_memcore' (54#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_D_mid_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_D_mid' (55#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_D_mid.v:11]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_C_mid_0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_0.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_C_mid_0_memcore' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_0_memcore.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_C_mid_0_memcore_ram' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_0_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_0_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_C_mid_0_memcore_ram' (56#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_0_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_C_mid_0_memcore' (57#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_0_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_C_mid_0' (58#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_0.v:11]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_C_mid_2' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_2.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_C_mid_2_memcore' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_2_memcore.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_C_mid_2_memcore_ram' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_2_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_2_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_C_mid_2_memcore_ram' (59#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_2_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_C_mid_2_memcore' (60#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_2_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_C_mid_2' (61#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_C_mid_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_tmp_mig8j' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_tmp_mig8j.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_tmp_mig8j_memcore' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_tmp_mig8j_memcore.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_tmp_mig8j_memcore_ram' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_tmp_mig8j_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_tmp_mig8j_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_tmp_mig8j_memcore_ram' (62#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_tmp_mig8j_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_tmp_mig8j_memcore' (63#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_tmp_mig8j_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_tmp_mig8j' (64#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_tmp_mig8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'func15' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func15.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func15.v:266]
INFO: [Synth 8-6157] synthesizing module 'func1_execute8' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 9'b000100000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state22 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:178]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappebkb' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappebkb_MulnS_0' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappebkb_MulnS_0' (65#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappebkb' (66#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappecud' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_2mm_wrappecud_MulnS_1' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappecud_MulnS_1' (67#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappecud' (68#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:1122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:1180]
INFO: [Synth 8-6155] done synthesizing module 'func1_execute8' (69#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:10]
INFO: [Synth 8-6157] synthesizing module 'buffer_func1_C7' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:175]
INFO: [Synth 8-6155] done synthesizing module 'buffer_func1_C7' (70#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:10]
INFO: [Synth 8-6157] synthesizing module 'buffer_func1_D6' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_D6.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_D6.v:51]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_D6.v:385]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_D6.v:399]
INFO: [Synth 8-6155] done synthesizing module 'buffer_func1_D6' (71#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_D6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'func15' (72#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func15.v:10]
	Parameter ap_ST_fsm_state1 bound to: 29'b00000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 29'b00000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 29'b00000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 29'b00000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 29'b00000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 29'b00000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 29'b00000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 29'b00000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 29'b00000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 29'b00000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 29'b00000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 29'b00000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 29'b00000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 29'b00000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 29'b00000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 29'b00000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 29'b00000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 29'b00000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 29'b00000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 29'b00000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 29'b00000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 29'b00000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 29'b00000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 29'b00000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 29'b00001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 29'b00010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 29'b00100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 29'b01000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 29'b10000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:192]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappedEe_MulnS_2' (73#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappedEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'kernel_2mm_wrappedEe' (74#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappedEe.v:39]
INFO: [Synth 8-6155] done synthesizing module 'func24' (75#1) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state11 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/writeData.v:144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/writeData.v:690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/writeData.v:778]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_ARREADY
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RVALID
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[31]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[30]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[29]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[28]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[27]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[26]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[25]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[24]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[23]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[22]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[21]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[20]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[19]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[18]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[17]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[16]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[15]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[14]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[13]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[12]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[11]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[10]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[9]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[8]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[7]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[6]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[5]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[4]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[3]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[2]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[1]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RDATA[0]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RLAST
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RID[0]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RUSER[0]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RRESP[1]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_RRESP[0]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_BRESP[1]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_BRESP[0]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_BID[0]
WARNING: [Synth 8-3331] design writeData has unconnected port m_axi_D_output_AXI_BUSER[0]
WARNING: [Synth 8-3331] design writeData has unconnected port D_output_AXI_offset_dout[1]
WARNING: [Synth 8-3331] design writeData has unconnected port D_output_AXI_offset_dout[0]
WARNING: [Synth 8-3331] design kernel_2mm_wrappecud has unconnected port reset
WARNING: [Synth 8-3331] design kernel_2mm_wrappedEe has unconnected port reset
WARNING: [Synth 8-3331] design kernel_2mm_wrappebkb has unconnected port reset
WARNING: [Synth 8-3331] design kernel_2mm_tmp_mig8j_memcore has unconnected port reset
WARNING: [Synth 8-3331] design kernel_2mm_C_mid_2_memcore has unconnected port reset
WARNING: [Synth 8-3331] design kernel_2mm_C_mid_0_memcore has unconnected port reset
WARNING: [Synth 8-3331] design kernel_2mm_D_mid_memcore has unconnected port reset
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[31]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[30]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[29]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[28]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[27]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[26]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[25]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[24]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[23]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[22]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[21]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[20]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[19]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[18]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[17]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[16]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[15]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[14]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[13]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[12]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[11]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[10]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[9]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[8]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[7]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[6]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[5]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[4]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[3]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[2]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[1]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_0_q1[0]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[31]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[30]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[29]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[28]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[27]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[26]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[25]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[24]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[23]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[22]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[21]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[20]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[19]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[18]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[17]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port A_1_q1[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1478.195 ; gain = 214.504 ; free physical = 9221 ; free virtual = 28031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1478.195 ; gain = 214.504 ; free physical = 9247 ; free virtual = 28056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1478.195 ; gain = 214.504 ; free physical = 9247 ; free virtual = 28056
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_kernel_2mm_wrapper_0_0/constraints/kernel_2mm_wrapper_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_kernel_2mm_wrapper_0_0/constraints/kernel_2mm_wrapper_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.runs/zedboard_base_kernel_2mm_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.runs/zedboard_base_kernel_2mm_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1858.414 ; gain = 6.000 ; free physical = 8897 ; free virtual = 27708
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1858.414 ; gain = 594.723 ; free physical = 9037 ; free virtual = 27848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1858.414 ; gain = 594.723 ; free physical = 9037 ; free virtual = 27848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.runs/zedboard_base_kernel_2mm_wrapper_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1858.414 ; gain = 594.723 ; free physical = 9038 ; free virtual = 27850
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'kernel_2mm_wrapper_for_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'kernel_2mm_wrapper_for_control_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kernel_2mm_wrapper_gmem0_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kernel_2mm_wrapper_gmem1_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kernel_2mm_wrapper_gmem2_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kernel_2mm_wrapper_gmem3_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kernel_2mm_wrapper_gmem4_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sext8_cast_i_i_reg_1357_reg[31:30]' into 'sext_cast_i_i_reg_1221_reg[31:30]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:3157]
INFO: [Synth 8-4471] merging register 'tmp_27_i_i_reg_1382_reg[2:0]' into 'tmp_11_i_i_reg_1247_reg[2:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:3209]
INFO: [Synth 8-4471] merging register 'sext1_cast_i_i_reg_1430_reg[31:30]' into 'sext_cast_i_i_reg_1221_reg[31:30]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:3149]
INFO: [Synth 8-4471] merging register 'tmp_35_i_i_reg_1454_reg[2:0]' into 'tmp_11_i_i_reg_1247_reg[2:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:3237]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_i_i_reg_1283_reg' and it is trimmed from '9' to '8' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:1702]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_i_i_reg_1413_reg' and it is trimmed from '8' to '7' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:1716]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_i_i_reg_1346_reg' and it is trimmed from '9' to '8' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/readData32.v:1709]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_i_i_fu_571_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_i_s_fu_743_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_i_s_fu_913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_i_s_fu_1095_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4116_i_i_fu_761_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2118_i_i_fu_931_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond120_i_i_fu_1113_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6114_i_i_fu_589_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_mid_execute_1_a_reg_616_reg[5:0]' into 'tmp_mid_execute_0_a_reg_611_reg[5:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:593]
INFO: [Synth 8-4471] merging register 'tmp_mid_execute_3_a_reg_626_reg[4:0]' into 'tmp_mid_execute_2_a_reg_621_reg[4:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:595]
INFO: [Synth 8-4471] merging register 'tmp_mid_execute_4_a_reg_631_reg[4:0]' into 'tmp_mid_execute_2_a_reg_621_reg[4:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:596]
INFO: [Synth 8-4471] merging register 'tmp_mid_execute_5_a_reg_636_reg[4:0]' into 'tmp_mid_execute_2_a_reg_621_reg[4:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:597]
INFO: [Synth 8-4471] merging register 'tmp_mid_execute_6_a_reg_641_reg[4:0]' into 'tmp_mid_execute_2_a_reg_621_reg[4:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:598]
INFO: [Synth 8-4471] merging register 'tmp_mid_execute_7_a_reg_646_reg[4:0]' into 'tmp_mid_execute_2_a_reg_621_reg[4:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:599]
WARNING: [Synth 8-6014] Unused sequential element tmp_mid_execute_1_a_reg_616_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:593]
WARNING: [Synth 8-6014] Unused sequential element tmp_mid_execute_3_a_reg_626_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:595]
WARNING: [Synth 8-6014] Unused sequential element tmp_mid_execute_4_a_reg_631_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:596]
WARNING: [Synth 8-6014] Unused sequential element tmp_mid_execute_5_a_reg_636_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:597]
WARNING: [Synth 8-6014] Unused sequential element tmp_mid_execute_6_a_reg_641_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:598]
WARNING: [Synth 8-6014] Unused sequential element tmp_mid_execute_7_a_reg_646_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:599]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_601_reg' and it is trimmed from '7' to '6' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:590]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_660_reg' and it is trimmed from '9' to '8' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func1_execute8.v:584]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_328_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_460_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_346_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_328_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_460_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_346_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'C_mid_3_addr_reg_464_reg[5:0]' into 'C_mid_2_addr_reg_459_reg[5:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:271]
INFO: [Synth 8-4471] merging register 'C_mid_4_addr_reg_469_reg[5:0]' into 'C_mid_2_addr_reg_459_reg[5:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:272]
INFO: [Synth 8-4471] merging register 'C_mid_5_addr_reg_474_reg[5:0]' into 'C_mid_2_addr_reg_459_reg[5:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:273]
INFO: [Synth 8-4471] merging register 'C_mid_6_addr_reg_479_reg[5:0]' into 'C_mid_2_addr_reg_459_reg[5:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:274]
INFO: [Synth 8-4471] merging register 'C_mid_7_addr_reg_484_reg[5:0]' into 'C_mid_2_addr_reg_459_reg[5:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:275]
WARNING: [Synth 8-6014] Unused sequential element C_mid_3_addr_reg_464_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:271]
WARNING: [Synth 8-6014] Unused sequential element C_mid_4_addr_reg_469_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:272]
WARNING: [Synth 8-6014] Unused sequential element C_mid_5_addr_reg_474_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:273]
WARNING: [Synth 8-6014] Unused sequential element C_mid_6_addr_reg_479_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:274]
WARNING: [Synth 8-6014] Unused sequential element C_mid_7_addr_reg_484_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:275]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_2_fu_361_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_66_cast_reg_217_pp0_iter3_reg_reg' and it is trimmed from '64' to '9' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_D6.v:218]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_103_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_121_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'C_3_addr_reg_713_reg[5:0]' into 'C_2_addr_reg_708_reg[5:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:528]
INFO: [Synth 8-4471] merging register 'C_4_addr_reg_718_reg[5:0]' into 'C_2_addr_reg_708_reg[5:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:529]
INFO: [Synth 8-4471] merging register 'C_5_addr_reg_723_reg[5:0]' into 'C_2_addr_reg_708_reg[5:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:530]
INFO: [Synth 8-4471] merging register 'C_6_addr_reg_728_reg[5:0]' into 'C_2_addr_reg_708_reg[5:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:531]
INFO: [Synth 8-4471] merging register 'C_7_addr_reg_733_reg[5:0]' into 'C_2_addr_reg_708_reg[5:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:532]
INFO: [Synth 8-4471] merging register 'tmp_3_addr_reg_783_reg[4:0]' into 'tmp_2_addr_reg_778_reg[4:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:592]
INFO: [Synth 8-4471] merging register 'tmp_4_addr_reg_788_reg[4:0]' into 'tmp_2_addr_reg_778_reg[4:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:593]
INFO: [Synth 8-4471] merging register 'tmp_5_addr_reg_793_reg[4:0]' into 'tmp_2_addr_reg_778_reg[4:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:594]
INFO: [Synth 8-4471] merging register 'tmp_4_cast5_reg_678_reg[7:5]' into 'tmp_2_17_reg_635_reg[2:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:1056]
WARNING: [Synth 8-6014] Unused sequential element C_3_addr_reg_713_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:528]
WARNING: [Synth 8-6014] Unused sequential element C_4_addr_reg_718_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:529]
WARNING: [Synth 8-6014] Unused sequential element C_5_addr_reg_723_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:530]
WARNING: [Synth 8-6014] Unused sequential element C_6_addr_reg_728_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:531]
WARNING: [Synth 8-6014] Unused sequential element C_7_addr_reg_733_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:532]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_addr_reg_783_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:592]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_addr_reg_788_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:593]
WARNING: [Synth 8-6014] Unused sequential element tmp_5_addr_reg_793_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:594]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_reg_693_reg' and it is trimmed from '7' to '5' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:625]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_12_reg_688_reg' and it is trimmed from '7' to '6' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:624]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_19_reg_640_reg' and it is trimmed from '7' to '6' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:633]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_17_reg_635_reg' and it is trimmed from '7' to '6' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:631]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_reg_683_reg' and it is trimmed from '8' to '7' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/func24.v:623]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_353_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_421_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_2_fu_565_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_i_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_i_fu_174_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'kernel_2mm_wrapper_for_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'kernel_2mm_wrapper_for_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kernel_2mm_wrapper_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kernel_2mm_wrapper_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kernel_2mm_wrapper_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kernel_2mm_wrapper_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kernel_2mm_wrapper_gmem4_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1858.414 ; gain = 594.723 ; free physical = 9030 ; free virtual = 27845
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 36    
	   3 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 14    
	   3 Input     11 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 18    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 41    
	   4 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 11    
	   4 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 27    
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 41    
	   2 Input      2 Bit       Adders := 31    
	   2 Input      1 Bit       Adders := 62    
+---XORs : 
	   2 Input      1 Bit         XORs := 63    
+---Registers : 
	               64 Bit    Registers := 30    
	               36 Bit    Registers := 15    
	               35 Bit    Registers := 15    
	               34 Bit    Registers := 10    
	               32 Bit    Registers := 261   
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 5     
	               29 Bit    Registers := 1     
	               20 Bit    Registers := 10    
	               12 Bit    Registers := 9     
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 59    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 18    
	                5 Bit    Registers := 71    
	                4 Bit    Registers := 37    
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 86    
	                1 Bit    Registers := 557   
+---Multipliers : 
	                 9x32  Multipliers := 2     
	                32x32  Multipliers := 10    
	                11x32  Multipliers := 1     
+---RAMs : 
	              24K Bit         RAMs := 3     
	              13K Bit         RAMs := 2     
	              12K Bit         RAMs := 2     
	               9K Bit         RAMs := 5     
	               8K Bit         RAMs := 5     
	               4K Bit         RAMs := 4     
	               3K Bit         RAMs := 14    
	               2K Bit         RAMs := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     36 Bit        Muxes := 5     
	   2 Input     35 Bit        Muxes := 5     
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 46    
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	  30 Input     29 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 10    
	   4 Input     12 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 20    
	   3 Input      9 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 55    
	   4 Input      8 Bit        Muxes := 10    
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 18    
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 25    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 229   
	   3 Input      2 Bit        Muxes := 45    
	   5 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 497   
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module kernel_2mm_wrapper_for_control_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module kernel_2mm_wrapper_gmem0_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module kernel_2mm_wrapper_gmem0_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem0_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem0_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem0_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem0_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module kernel_2mm_wrapper_gmem1_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module kernel_2mm_wrapper_gmem1_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem1_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem1_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem1_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem1_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module kernel_2mm_wrapper_gmem2_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module kernel_2mm_wrapper_gmem2_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem2_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem2_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem2_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem2_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module kernel_2mm_wrapper_gmem3_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module kernel_2mm_wrapper_gmem3_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem3_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem3_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem3_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem3_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module kernel_2mm_wrapper_gmem4_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module kernel_2mm_wrapper_gmem4_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem4_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem4_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem4_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module kernel_2mm_wrapper_gmem4_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module kernel_2mm_wrapper_gmem4_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module kernel_2mm_wrappemb6_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module kernel_2mm_wrappemb6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module kernel_2mm_wrappeocq_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              13K Bit         RAMs := 1     
Module kernel_2mm_wrappeocq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module kernel_2mm_wrappeqcK_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module kernel_2mm_wrappeqcK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module kernel_2mm_wrappesc4_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module kernel_2mm_wrappesc4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module kernel_2mm_wrappeyd2_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module kernel_2mm_wrappeyd2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module readData32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 12    
+---Registers : 
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 4     
	               12 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 41    
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 110   
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
Module kernel_2mm_D_mid_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module kernel_2mm_D_mid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module kernel_2mm_C_mid_0_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module kernel_2mm_C_mid_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module kernel_2mm_C_mid_2_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module kernel_2mm_C_mid_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module kernel_2mm_tmp_mig8j_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kernel_2mm_tmp_mig8j 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module kernel_2mm_wrappebkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x32  Multipliers := 1     
Module kernel_2mm_wrappecud_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module func1_execute8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 12    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
Module buffer_func1_C7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module buffer_func1_D6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module func15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module kernel_2mm_wrappedEe_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
+---Multipliers : 
	                11x32  Multipliers := 1     
Module func24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 31    
	               29 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	  30 Input     29 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module kernel_2mm 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
+---Registers : 
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module writeData 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_w32_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module kernel_2mm_wrapper 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 27    
+---Registers : 
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem0_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem1_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem2_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem3_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrapper_gmem4_m_axi.v:456]
INFO: [Synth 8-5546] ROM "exitcond_flatten_i_i_fu_571_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_i_s_fu_743_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_i_s_fu_913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_i_s_fu_1095_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/b_reg0_reg[7:0]' into 'grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/b_reg0_reg[7:0]' [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/b_reg0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_buffer_func1_D6_fu_130/tmp_66_cast_reg_217_reg' and it is trimmed from '10' to '9' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_D6.v:236]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_buffer_func1_C7_fu_94/tmp_70_cast_reg_391_reg' and it is trimmed from '8' to '7' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:299]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_buffer_func1_C7_fu_94/tmp_28_reg_386_reg' and it is trimmed from '8' to '7' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_C7.v:293]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_buffer_func1_D6_fu_130/tmp_25_reg_212_reg' and it is trimmed from '10' to '9' bits. [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/buffer_func1_D6.v:230]
INFO: [Synth 8-5546] ROM "grp_func1_execute8_fu_66/exitcond_flatten_fu_328_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_buffer_func1_D6_fu_130/exitcond_flatten_fu_103_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:25]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:25]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:25]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:25]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:25]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:25]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/b_reg0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/a_reg0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/a_reg0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/b_reg0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/a_reg0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/b_reg0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/a_reg0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappebkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U43/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff0_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff1_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappebkb_U42/kernel_2mm_wrappebkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/56da/hdl/verilog/kernel_2mm_wrappecud.v:26]
DSP Report: Generating DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff1_reg.
DSP Report: register kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff1_reg is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff1_reg.
DSP Report: register kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff0_reg is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/tmp_product is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/tmp_product is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg.
DSP Report: register kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff0_reg is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg.
DSP Report: register kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg.
DSP Report: register kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff1_reg is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/tmp_product is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/tmp_product is absorbed into DSP kernel_2mm_wrappedEe_U90/kernel_2mm_wrappedEe_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: register kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: operator kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: register kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: operator kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: register kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff1_reg is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
DSP Report: operator kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/tmp_product is absorbed into DSP kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff2_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten_i_fu_156_p2" won't be mapped to RAM because it is too sparse
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
INFO: [Synth 8-3886] merging instance 'inst/readData32_U0/tmp_3_reg_1256_reg[0]' (FDE) to 'inst/readData32_U0/k_mid2_i_i_reg_1235_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/readData32_U0/tmp_3_reg_1256_reg[1]' (FDE) to 'inst/readData32_U0/k_mid2_i_i_reg_1235_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/readData32_U0/tmp_3_reg_1256_reg[2]' (FDE) to 'inst/readData32_U0/k_mid2_i_i_reg_1235_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/readData32_U0/tmp_3_reg_1256_reg[3]' (FDE) to 'inst/readData32_U0/k_mid2_i_i_reg_1235_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/readData32_U0/tmp_2_reg_1252_reg[0]' (FDE) to 'inst/readData32_U0/k_mid2_i_i_reg_1235_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/readData32_U0/tmp_7_reg_1387_reg[0]' (FDE) to 'inst/readData32_U0/tmp_27_i_i_reg_1382_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_U0/\func15_U0/grp_func1_execute8_fu_66/tmp_cast_reg_606_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_U0/\func15_U0/grp_func1_execute8_fu_66/tmp_cast_reg_606_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_U0/\func15_U0/grp_func1_execute8_fu_66/tmp_cast_reg_606_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_U0/\func15_U0/grp_func1_execute8_fu_66/tmp_16_reg_601_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_U0/\func15_U0/grp_func1_execute8_fu_66/tmp_16_reg_601_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_U0/\func24_U0/tmp_43_cast_reg_645_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_U0/func24_U0/tmp_43_cast_reg_645_reg[1]' (FDE) to 'inst/kernel_2mm_U0/func24_U0/tmp_4_19_reg_640_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/j_mid2_reg_577_reg[3]' (FDE) to 'inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/tmp_10_reg_596_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/j_mid2_reg_577_reg[2]' (FDE) to 'inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/tmp_8_reg_592_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/j_mid2_reg_577_reg[1]' (FDE) to 'inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/tmp_8_reg_592_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/j_mid2_reg_577_reg[0]' (FDE) to 'inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/tmp_8_reg_592_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/j_mid2_reg_577_reg[4]' (FDE) to 'inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/tmp_10_reg_596_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_U0/\func15_U0/grp_buffer_func1_C7_fu_94/tmp_cast_reg_381_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_U0/\func15_U0/grp_buffer_func1_C7_fu_94/tmp_cast_reg_381_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_U0/func24_U0/tmp_4_19_reg_640_reg[0]' (FDE) to 'inst/kernel_2mm_U0/func24_U0/tmp_2_17_reg_635_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/readData32_U0/sext_cast_i_i_reg_1221_reg[31]' (FD) to 'inst/readData32_U0/tmp_11_i_i_reg_1247_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/readData32_U0/sext_cast_i_i_reg_1221_reg[30]' (FD) to 'inst/readData32_U0/tmp_11_i_i_reg_1247_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/readData32_U0/tmp_11_i_i_reg_1247_reg[0]' (FD) to 'inst/readData32_U0/tmp_11_i_i_reg_1247_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/readData32_U0/sext4_cast_i_i_reg_1288_reg[30]' (FD) to 'inst/readData32_U0/tmp_11_i_i_reg_1247_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/readData32_U0/tmp_11_i_i_reg_1247_reg[1]' (FD) to 'inst/readData32_U0/tmp_11_i_i_reg_1247_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/readData32_U0/\tmp_11_i_i_reg_1247_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem4_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/kernel_2mm_wrapper_gmem3_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[31]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[3]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[2]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[1]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[0]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/full_n_reg) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/data_vld_reg) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/empty_n_reg) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/s_ready_t_reg) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[60]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[59]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[58]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[57]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[56]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[55]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[54]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[53]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[52]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[51]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[50]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[49]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[48]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[47]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[46]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[45]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[44]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[43]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[42]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[40]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[39]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[38]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[37]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[36]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[35]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[34]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[28]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[27]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[26]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[25]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[24]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[23]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[22]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[21]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[20]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[19]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[18]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[17]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[16]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[15]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[14]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[13]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[12]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[11]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[10]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[9]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[8]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[7]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[6]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[5]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[4]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[3]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[2]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[1]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[0]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[29]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[2]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[1]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[0]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/empty_n_reg) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[61]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[60]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[59]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[58]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[57]) is unused and will be removed from module kernel_2mm_wrapper_gmem0_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1858.414 ; gain = 594.723 ; free physical = 8968 ; free virtual = 27800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                            | RTL Object                                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0: | mem_reg                                                                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0: | mem_reg                                                                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0: | mem_reg                                                                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0: | mem_reg                                                                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kernel_2mm_wrapper_gmem4_m_axi_buffer:                 | mem_reg                                                                         | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | A_0_U/kernel_2mm_wrappemb6_memcore_U/kernel_2mm_wrappemb6_memcore_ram_U/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | A_1_U/kernel_2mm_wrappemb6_memcore_U/kernel_2mm_wrappemb6_memcore_ram_U/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | B_0_U/kernel_2mm_wrappeocq_memcore_U/kernel_2mm_wrappeocq_memcore_ram_U/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | B_1_U/kernel_2mm_wrappeocq_memcore_U/kernel_2mm_wrappeocq_memcore_ram_U/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_0_U/kernel_2mm_wrappeqcK_memcore_U/kernel_2mm_wrappeqcK_memcore_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_1_U/kernel_2mm_wrappeqcK_memcore_U/kernel_2mm_wrappeqcK_memcore_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_2_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_3_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_4_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_5_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_6_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_7_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kernel_2mm_wrappeyd2_memcore_ram:                      | ram_reg                                                                         | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_wrappeyd2_memcore_ram:                      | ram_reg                                                                         | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_D_mid_memcore_ram:                          | ram_reg                                                                         | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|inst/kernel_2mm_U0                                     | C_mid_0_U/kernel_2mm_C_mid_0_memcore_U/kernel_2mm_C_mid_0_memcore_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_1_U/kernel_2mm_C_mid_0_memcore_U/kernel_2mm_C_mid_0_memcore_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_2_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_3_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_4_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_5_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_6_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_7_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kernel_2mm_C_mid_2_memcore_ram:                        | ram_reg                                                                         | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_C_mid_2_memcore_ram:                        | ram_reg                                                                         | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_tmp_mig8j_memcore_ram:                      | ram_reg                                                                         | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_tmp_mig8j_memcore_ram:                      | ram_reg                                                                         | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_tmp_mig8j_memcore_ram:                      | ram_reg                                                                         | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_tmp_mig8j_memcore_ram:                      | ram_reg                                                                         | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_tmp_mig8j_memcore_ram:                      | ram_reg                                                                         | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_tmp_mig8j_memcore_ram:                      | ram_reg                                                                         | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|func15      | (A''*B2)'             | 18     | 9      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|func15      | (PCIN>>17)+(A''*B'')' | 15     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func15      | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|func15      | (PCIN>>17)+(A''*B2)'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|func15      | (PCIN+(A''*B'')')'    | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func15      | (A''*B2)'             | 18     | 9      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|func15      | (PCIN>>17)+(A''*B'')' | 15     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func15      | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|func15      | (PCIN>>17)+(A''*B'')' | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func15      | (PCIN+(A''*B'')')'    | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func24      | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|func24      | (PCIN>>17)+(A''*B2)'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|func24      | (PCIN+(A''*B'')')'    | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func24      | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|func24      | (PCIN>>17)+(A''*B2)'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|func24      | (PCIN+(A''*B'')')'    | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func24      | (A''*B2)'             | 18     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|func24      | (PCIN>>17)+(A''*B'')' | 15     | 11     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func24      | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|func24      | (PCIN>>17)+(A''*B2)'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|func24      | (PCIN+(A''*B'')')'    | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func24      | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|func24      | (PCIN>>17)+(A''*B2)'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|func24      | (PCIN+(A''*B'')')'    | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func24      | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|func24      | (PCIN>>17)+(A''*B2)'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|func24      | (PCIN+(A''*B'')')'    | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func24      | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|func24      | (PCIN>>17)+(A''*B2)'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|func24      | (PCIN+(A''*B'')')'    | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func24      | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|func24      | (PCIN>>17)+(A''*B2)'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|func24      | (PCIN+(A''*B'')')'    | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|func24      | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|func24      | (PCIN>>17)+(A''*B2)'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|func24      | (PCIN+(A''*B'')')'    | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_wrapper_gmem0_m_axi_U/i_4_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_wrapper_gmem1_m_axi_U/i_4_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_wrapper_gmem2_m_axi_U/i_4_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_wrapper_gmem3_m_axi_U/i_4_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_wrapper_gmem4_m_axi_U/i_4_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/A_0_U/kernel_2mm_wrappemb6_memcore_U/kernel_2mm_wrappemb6_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_1/A_1_U/kernel_2mm_wrappemb6_memcore_U/kernel_2mm_wrappemb6_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_2/B_0_U/kernel_2mm_wrappeocq_memcore_U/kernel_2mm_wrappeocq_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_3/B_1_U/kernel_2mm_wrappeocq_memcore_U/kernel_2mm_wrappeocq_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_4/C_0_U/kernel_2mm_wrappeqcK_memcore_U/kernel_2mm_wrappeqcK_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_5/C_1_U/kernel_2mm_wrappeqcK_memcore_U/kernel_2mm_wrappeqcK_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_6/C_2_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_7/C_3_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_8/C_4_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_9/C_5_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_10/C_6_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_11/C_7_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_12/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_13/D_output_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_0/D_mid_U/kernel_2mm_D_mid_memcore_U/kernel_2mm_D_mid_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_1/C_mid_0_U/kernel_2mm_C_mid_0_memcore_U/kernel_2mm_C_mid_0_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_2/C_mid_1_U/kernel_2mm_C_mid_0_memcore_U/kernel_2mm_C_mid_0_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_3/C_mid_2_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_4/C_mid_3_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_5/C_mid_4_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_6/C_mid_5_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_7/C_mid_6_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_8/C_mid_7_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_9/tmp_mid_0_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_9/tmp_mid_0_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_10/tmp_mid_1_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_10/tmp_mid_1_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_11/tmp_mid_2_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_11/tmp_mid_2_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_12/tmp_mid_3_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_12/tmp_mid_3_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_13/tmp_mid_4_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_13/tmp_mid_4_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_14/tmp_mid_5_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_14/tmp_mid_5_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_15/tmp_mid_6_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_15/tmp_mid_6_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_16/tmp_mid_7_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/i_4_16/tmp_mid_7_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:22 . Memory (MB): peak = 1858.414 ; gain = 594.723 ; free physical = 8823 ; free virtual = 27656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:24 . Memory (MB): peak = 1858.414 ; gain = 594.723 ; free physical = 8801 ; free virtual = 27634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                            | RTL Object                                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0: | mem_reg                                                                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0: | mem_reg                                                                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0: | mem_reg                                                                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0: | mem_reg                                                                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kernel_2mm_wrapper_gmem4_m_axi_buffer:                 | mem_reg                                                                         | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | A_0_U/kernel_2mm_wrappemb6_memcore_U/kernel_2mm_wrappemb6_memcore_ram_U/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | A_1_U/kernel_2mm_wrappemb6_memcore_U/kernel_2mm_wrappemb6_memcore_ram_U/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | B_0_U/kernel_2mm_wrappeocq_memcore_U/kernel_2mm_wrappeocq_memcore_ram_U/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | B_1_U/kernel_2mm_wrappeocq_memcore_U/kernel_2mm_wrappeocq_memcore_ram_U/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_0_U/kernel_2mm_wrappeqcK_memcore_U/kernel_2mm_wrappeqcK_memcore_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_1_U/kernel_2mm_wrappeqcK_memcore_U/kernel_2mm_wrappeqcK_memcore_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_2_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_3_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_4_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_5_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_6_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                   | C_7_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kernel_2mm_wrappeyd2_memcore_ram:                      | ram_reg                                                                         | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_wrappeyd2_memcore_ram:                      | ram_reg                                                                         | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_D_mid_memcore_ram:                          | ram_reg                                                                         | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|inst/kernel_2mm_U0                                     | C_mid_0_U/kernel_2mm_C_mid_0_memcore_U/kernel_2mm_C_mid_0_memcore_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_1_U/kernel_2mm_C_mid_0_memcore_U/kernel_2mm_C_mid_0_memcore_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_2_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_3_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_4_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_5_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_6_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/kernel_2mm_U0                                     | C_mid_7_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kernel_2mm_C_mid_2_memcore_ram:                        | ram_reg                                                                         | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_C_mid_2_memcore_ram:                        | ram_reg                                                                         | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_tmp_mig8j_memcore_ram:                      | ram_reg                                                                         | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_tmp_mig8j_memcore_ram:                      | ram_reg                                                                         | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_tmp_mig8j_memcore_ram:                      | ram_reg                                                                         | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_tmp_mig8j_memcore_ram:                      | ram_reg                                                                         | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_tmp_mig8j_memcore_ram:                      | ram_reg                                                                         | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|kernel_2mm_tmp_mig8j_memcore_ram:                      | ram_reg                                                                         | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_wrapper_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_wrapper_gmem1_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_wrapper_gmem2_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_wrapper_gmem3_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_wrapper_gmem4_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/A_0_U/kernel_2mm_wrappemb6_memcore_U/kernel_2mm_wrappemb6_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/A_1_U/kernel_2mm_wrappemb6_memcore_U/kernel_2mm_wrappemb6_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/C_mid_0_U/kernel_2mm_C_mid_0_memcore_U/kernel_2mm_C_mid_0_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/C_mid_1_U/kernel_2mm_C_mid_0_memcore_U/kernel_2mm_C_mid_0_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/C_mid_2_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/C_mid_3_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/C_mid_4_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/C_mid_5_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/C_mid_6_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/C_mid_7_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_0_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_0_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_1_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_1_U/kernel_2mm_C_mid_2_memcore_U/kernel_2mm_C_mid_2_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_2_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_2_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_3_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_3_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_4_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_4_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_5_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_5_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_6_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_6_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_7_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/kernel_2mm_U0/tmp_mid_7_U/kernel_2mm_tmp_mig8j_memcore_U/kernel_2mm_tmp_mig8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 1893.281 ; gain = 629.590 ; free physical = 8770 ; free virtual = 27603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 1893.281 ; gain = 629.590 ; free physical = 8770 ; free virtual = 27603
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:32 . Memory (MB): peak = 1893.281 ; gain = 629.590 ; free physical = 8770 ; free virtual = 27603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 1893.281 ; gain = 629.590 ; free physical = 8769 ; free virtual = 27603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 1893.281 ; gain = 629.590 ; free physical = 8769 ; free virtual = 27603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 1893.281 ; gain = 629.590 ; free physical = 8768 ; free virtual = 27601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 1893.281 ; gain = 629.590 ; free physical = 8767 ; free virtual = 27600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|kernel_2mm_wrapper | readData32_U0/exitcond_flatten_i_i_reg_1226_pp0_iter8_reg_reg[0]                       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kernel_2mm_wrapper | readData32_U0/exitcond_flatten8_i_s_reg_1293_pp1_iter9_reg_reg[0]                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kernel_2mm_wrapper | readData32_U0/exitcond_flatten1_i_s_reg_1362_pp2_iter8_reg_reg[0]                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kernel_2mm_wrapper | readData32_U0/exitcond_flatten2_i_s_reg_1435_pp3_iter8_reg_reg[0]                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kernel_2mm_wrapper | readData32_U0/tmp_mid2_v_i_i_reg_1240_pp0_iter8_reg_reg[4]                             | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|kernel_2mm_wrapper | readData32_U0/tmp_3_reg_1256_pp0_iter8_reg_reg[3]                                      | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|kernel_2mm_wrapper | readData32_U0/tmp_3_reg_1256_pp0_iter8_reg_reg[1]                                      | 7      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|kernel_2mm_wrapper | readData32_U0/tmp_2_reg_1252_pp0_iter9_reg_reg[0]                                      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kernel_2mm_wrapper | readData32_U0/newIndex3_mid2_v_i_i_reg_1319_pp1_iter9_reg_reg[3]                       | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|kernel_2mm_wrapper | readData32_U0/j_mid2_i_i_reg_1302_pp1_iter9_reg_reg[4]                                 | 8      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|kernel_2mm_wrapper | readData32_U0/tmp_5_reg_1315_pp1_iter10_reg_reg[0]                                     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kernel_2mm_wrapper | readData32_U0/newIndex5_mid2_v_i_i_reg_1391_pp2_iter8_reg_reg[1]                       | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|kernel_2mm_wrapper | readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[4]                               | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|kernel_2mm_wrapper | readData32_U0/k_2_mid2_i_i_reg_1371_pp2_iter8_reg_reg[2]                               | 7      | 3     | NO           | NO                 | NO                | 3      | 0       | 
|kernel_2mm_wrapper | readData32_U0/tmp_7_reg_1387_pp2_iter9_reg_reg[2]                                      | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|kernel_2mm_wrapper | readData32_U0/tmp_36_i_i_reg_1464_pp3_iter9_reg_reg[8]                                 | 8      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|kernel_2mm_wrapper | kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/exitcond_reg_651_pp0_iter3_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kernel_2mm_wrapper | writeData_U0/exitcond_flatten_i_reg_273_pp0_iter7_reg_reg[0]                           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kernel_2mm_wrapper | readData32_U0/ap_enable_reg_pp0_iter9_reg                                              | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|kernel_2mm_wrapper | readData32_U0/ap_enable_reg_pp1_iter10_reg                                             | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|kernel_2mm_wrapper | readData32_U0/ap_enable_reg_pp2_iter9_reg                                              | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|kernel_2mm_wrapper | readData32_U0/ap_enable_reg_pp3_iter9_reg                                              | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|kernel_2mm_wrapper | writeData_U0/ap_enable_reg_pp0_iter7_reg                                               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[4]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[4]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__20    | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   257|
|2     |DSP48E1    |     1|
|3     |DSP48E1_10 |     1|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |    10|
|6     |DSP48E1_4  |     8|
|7     |DSP48E1_5  |     8|
|8     |DSP48E1_6  |     1|
|9     |DSP48E1_7  |     1|
|10    |DSP48E1_8  |     3|
|11    |DSP48E1_9  |     2|
|12    |LUT1       |    69|
|13    |LUT2       |   650|
|14    |LUT3       |  1129|
|15    |LUT4       |   703|
|16    |LUT5       |   307|
|17    |LUT6       |   696|
|18    |RAMB18E1   |    15|
|19    |RAMB18E1_1 |    10|
|20    |RAMB36E1   |     8|
|21    |RAMB36E1_1 |     3|
|22    |SRL16E     |   241|
|23    |FDRE       |  5950|
|24    |FDSE       |    52|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+---------------------------------------------------------+------+
|      |Instance                                     |Module                                                   |Cells |
+------+---------------------------------------------+---------------------------------------------------------+------+
|1     |top                                          |                                                         | 10126|
|2     |  inst                                       |kernel_2mm_wrapper                                       | 10126|
|3     |    A_0_U                                    |kernel_2mm_wrappemb6                                     |    13|
|4     |      kernel_2mm_wrappemb6_memcore_U         |kernel_2mm_wrappemb6_memcore_90                          |     1|
|5     |        kernel_2mm_wrappemb6_memcore_ram_U   |kernel_2mm_wrappemb6_memcore_ram_91                      |     1|
|6     |    A_1_U                                    |kernel_2mm_wrappemb6_0                                   |    13|
|7     |      kernel_2mm_wrappemb6_memcore_U         |kernel_2mm_wrappemb6_memcore                             |     1|
|8     |        kernel_2mm_wrappemb6_memcore_ram_U   |kernel_2mm_wrappemb6_memcore_ram                         |     1|
|9     |    B_0_U                                    |kernel_2mm_wrappeocq                                     |    13|
|10    |      kernel_2mm_wrappeocq_memcore_U         |kernel_2mm_wrappeocq_memcore_88                          |     1|
|11    |        kernel_2mm_wrappeocq_memcore_ram_U   |kernel_2mm_wrappeocq_memcore_ram_89                      |     1|
|12    |    B_1_U                                    |kernel_2mm_wrappeocq_1                                   |    13|
|13    |      kernel_2mm_wrappeocq_memcore_U         |kernel_2mm_wrappeocq_memcore                             |     1|
|14    |        kernel_2mm_wrappeocq_memcore_ram_U   |kernel_2mm_wrappeocq_memcore_ram                         |     1|
|15    |    C_0_U                                    |kernel_2mm_wrappeqcK                                     |    13|
|16    |      kernel_2mm_wrappeqcK_memcore_U         |kernel_2mm_wrappeqcK_memcore_86                          |     1|
|17    |        kernel_2mm_wrappeqcK_memcore_ram_U   |kernel_2mm_wrappeqcK_memcore_ram_87                      |     1|
|18    |    C_1_U                                    |kernel_2mm_wrappeqcK_2                                   |    15|
|19    |      kernel_2mm_wrappeqcK_memcore_U         |kernel_2mm_wrappeqcK_memcore                             |     1|
|20    |        kernel_2mm_wrappeqcK_memcore_ram_U   |kernel_2mm_wrappeqcK_memcore_ram                         |     1|
|21    |    C_2_U                                    |kernel_2mm_wrappesc4                                     |    16|
|22    |      kernel_2mm_wrappesc4_memcore_U         |kernel_2mm_wrappesc4_memcore_84                          |     1|
|23    |        kernel_2mm_wrappesc4_memcore_ram_U   |kernel_2mm_wrappesc4_memcore_ram_85                      |     1|
|24    |    C_3_U                                    |kernel_2mm_wrappesc4_3                                   |    13|
|25    |      kernel_2mm_wrappesc4_memcore_U         |kernel_2mm_wrappesc4_memcore_82                          |     1|
|26    |        kernel_2mm_wrappesc4_memcore_ram_U   |kernel_2mm_wrappesc4_memcore_ram_83                      |     1|
|27    |    C_4_U                                    |kernel_2mm_wrappesc4_4                                   |    13|
|28    |      kernel_2mm_wrappesc4_memcore_U         |kernel_2mm_wrappesc4_memcore_80                          |     1|
|29    |        kernel_2mm_wrappesc4_memcore_ram_U   |kernel_2mm_wrappesc4_memcore_ram_81                      |     1|
|30    |    C_5_U                                    |kernel_2mm_wrappesc4_5                                   |    13|
|31    |      kernel_2mm_wrappesc4_memcore_U         |kernel_2mm_wrappesc4_memcore_78                          |     1|
|32    |        kernel_2mm_wrappesc4_memcore_ram_U   |kernel_2mm_wrappesc4_memcore_ram_79                      |     1|
|33    |    C_6_U                                    |kernel_2mm_wrappesc4_6                                   |    13|
|34    |      kernel_2mm_wrappesc4_memcore_U         |kernel_2mm_wrappesc4_memcore_76                          |     1|
|35    |        kernel_2mm_wrappesc4_memcore_ram_U   |kernel_2mm_wrappesc4_memcore_ram_77                      |     1|
|36    |    C_7_U                                    |kernel_2mm_wrappesc4_7                                   |    13|
|37    |      kernel_2mm_wrappesc4_memcore_U         |kernel_2mm_wrappesc4_memcore                             |     1|
|38    |        kernel_2mm_wrappesc4_memcore_ram_U   |kernel_2mm_wrappesc4_memcore_ram                         |     1|
|39    |    D_U                                      |kernel_2mm_wrappeyd2                                     |    13|
|40    |      kernel_2mm_wrappeyd2_memcore_U         |kernel_2mm_wrappeyd2_memcore_74                          |     1|
|41    |        kernel_2mm_wrappeyd2_memcore_ram_U   |kernel_2mm_wrappeyd2_memcore_ram_75                      |     1|
|42    |    D_output_AXI_c_U                         |fifo_w32_d3_A                                            |    44|
|43    |      U_fifo_w32_d3_A_ram                    |fifo_w32_d3_A_shiftReg                                   |    32|
|44    |    D_output_U                               |kernel_2mm_wrappeyd2_8                                   |    14|
|45    |      kernel_2mm_wrappeyd2_memcore_U         |kernel_2mm_wrappeyd2_memcore                             |     1|
|46    |        kernel_2mm_wrappeyd2_memcore_ram_U   |kernel_2mm_wrappeyd2_memcore_ram                         |     1|
|47    |    kernel_2mm_U0                            |kernel_2mm                                               |  2904|
|48    |      C_mid_0_U                              |kernel_2mm_C_mid_0                                       |    14|
|49    |        kernel_2mm_C_mid_0_memcore_U         |kernel_2mm_C_mid_0_memcore_72                            |     1|
|50    |          kernel_2mm_C_mid_0_memcore_ram_U   |kernel_2mm_C_mid_0_memcore_ram_73                        |     1|
|51    |      C_mid_1_U                              |kernel_2mm_C_mid_0_15                                    |    15|
|52    |        kernel_2mm_C_mid_0_memcore_U         |kernel_2mm_C_mid_0_memcore                               |     1|
|53    |          kernel_2mm_C_mid_0_memcore_ram_U   |kernel_2mm_C_mid_0_memcore_ram                           |     1|
|54    |      C_mid_2_U                              |kernel_2mm_C_mid_2                                       |    14|
|55    |        kernel_2mm_C_mid_2_memcore_U         |kernel_2mm_C_mid_2_memcore_70                            |     1|
|56    |          kernel_2mm_C_mid_2_memcore_ram_U   |kernel_2mm_C_mid_2_memcore_ram_71                        |     1|
|57    |      C_mid_3_U                              |kernel_2mm_C_mid_2_16                                    |    15|
|58    |        kernel_2mm_C_mid_2_memcore_U         |kernel_2mm_C_mid_2_memcore_68                            |     1|
|59    |          kernel_2mm_C_mid_2_memcore_ram_U   |kernel_2mm_C_mid_2_memcore_ram_69                        |     1|
|60    |      C_mid_4_U                              |kernel_2mm_C_mid_2_17                                    |    17|
|61    |        kernel_2mm_C_mid_2_memcore_U         |kernel_2mm_C_mid_2_memcore_66                            |     1|
|62    |          kernel_2mm_C_mid_2_memcore_ram_U   |kernel_2mm_C_mid_2_memcore_ram_67                        |     1|
|63    |      C_mid_5_U                              |kernel_2mm_C_mid_2_18                                    |    13|
|64    |        kernel_2mm_C_mid_2_memcore_U         |kernel_2mm_C_mid_2_memcore_64                            |     1|
|65    |          kernel_2mm_C_mid_2_memcore_ram_U   |kernel_2mm_C_mid_2_memcore_ram_65                        |     1|
|66    |      C_mid_6_U                              |kernel_2mm_C_mid_2_19                                    |    15|
|67    |        kernel_2mm_C_mid_2_memcore_U         |kernel_2mm_C_mid_2_memcore_62                            |     1|
|68    |          kernel_2mm_C_mid_2_memcore_ram_U   |kernel_2mm_C_mid_2_memcore_ram_63                        |     1|
|69    |      C_mid_7_U                              |kernel_2mm_C_mid_2_20                                    |    14|
|70    |        kernel_2mm_C_mid_2_memcore_U         |kernel_2mm_C_mid_2_memcore_60                            |     1|
|71    |          kernel_2mm_C_mid_2_memcore_ram_U   |kernel_2mm_C_mid_2_memcore_ram_61                        |     1|
|72    |      D_mid_U                                |kernel_2mm_D_mid                                         |    14|
|73    |        kernel_2mm_D_mid_memcore_U           |kernel_2mm_D_mid_memcore                                 |     1|
|74    |          kernel_2mm_D_mid_memcore_ram_U     |kernel_2mm_D_mid_memcore_ram                             |     1|
|75    |      func15_U0                              |func15                                                   |  1012|
|76    |        grp_buffer_func1_C7_fu_94            |buffer_func1_C7                                          |    69|
|77    |        grp_buffer_func1_D6_fu_130           |buffer_func1_D6                                          |   126|
|78    |        grp_func1_execute8_fu_66             |func1_execute8                                           |   811|
|79    |          kernel_2mm_wrappebkb_U42           |kernel_2mm_wrappebkb                                     |    19|
|80    |            kernel_2mm_wrappebkb_MulnS_0_U   |kernel_2mm_wrappebkb_MulnS_0_59                          |    19|
|81    |          kernel_2mm_wrappebkb_U43           |kernel_2mm_wrappebkb_54                                  |    19|
|82    |            kernel_2mm_wrappebkb_MulnS_0_U   |kernel_2mm_wrappebkb_MulnS_0                             |    19|
|83    |          kernel_2mm_wrappecud_U44           |kernel_2mm_wrappecud_55                                  |    37|
|84    |            kernel_2mm_wrappecud_MulnS_1_U   |kernel_2mm_wrappecud_MulnS_1_58                          |    37|
|85    |          kernel_2mm_wrappecud_U45           |kernel_2mm_wrappecud_56                                  |    37|
|86    |            kernel_2mm_wrappecud_MulnS_1_U   |kernel_2mm_wrappecud_MulnS_1_57                          |    37|
|87    |      func24_U0                              |func24                                                   |  1628|
|88    |        kernel_2mm_wrappecud_U91             |kernel_2mm_wrappecud                                     |    37|
|89    |          kernel_2mm_wrappecud_MulnS_1_U     |kernel_2mm_wrappecud_MulnS_1_53                          |    37|
|90    |        kernel_2mm_wrappecud_U92             |kernel_2mm_wrappecud_40                                  |    37|
|91    |          kernel_2mm_wrappecud_MulnS_1_U     |kernel_2mm_wrappecud_MulnS_1_52                          |    37|
|92    |        kernel_2mm_wrappecud_U93             |kernel_2mm_wrappecud_41                                  |    37|
|93    |          kernel_2mm_wrappecud_MulnS_1_U     |kernel_2mm_wrappecud_MulnS_1_51                          |    37|
|94    |        kernel_2mm_wrappecud_U94             |kernel_2mm_wrappecud_42                                  |    37|
|95    |          kernel_2mm_wrappecud_MulnS_1_U     |kernel_2mm_wrappecud_MulnS_1_50                          |    37|
|96    |        kernel_2mm_wrappecud_U95             |kernel_2mm_wrappecud_43                                  |    37|
|97    |          kernel_2mm_wrappecud_MulnS_1_U     |kernel_2mm_wrappecud_MulnS_1_49                          |    37|
|98    |        kernel_2mm_wrappecud_U96             |kernel_2mm_wrappecud_44                                  |    37|
|99    |          kernel_2mm_wrappecud_MulnS_1_U     |kernel_2mm_wrappecud_MulnS_1_48                          |    37|
|100   |        kernel_2mm_wrappecud_U97             |kernel_2mm_wrappecud_45                                  |    37|
|101   |          kernel_2mm_wrappecud_MulnS_1_U     |kernel_2mm_wrappecud_MulnS_1_47                          |    37|
|102   |        kernel_2mm_wrappecud_U98             |kernel_2mm_wrappecud_46                                  |    37|
|103   |          kernel_2mm_wrappecud_MulnS_1_U     |kernel_2mm_wrappecud_MulnS_1                             |    37|
|104   |        kernel_2mm_wrappedEe_U90             |kernel_2mm_wrappedEe                                     |    19|
|105   |          kernel_2mm_wrappedEe_MulnS_2_U     |kernel_2mm_wrappedEe_MulnS_2                             |    19|
|106   |      tmp_mid_0_U                            |kernel_2mm_C_mid_2_21                                    |    14|
|107   |        kernel_2mm_C_mid_2_memcore_U         |kernel_2mm_C_mid_2_memcore_38                            |     1|
|108   |          kernel_2mm_C_mid_2_memcore_ram_U   |kernel_2mm_C_mid_2_memcore_ram_39                        |     1|
|109   |      tmp_mid_1_U                            |kernel_2mm_C_mid_2_22                                    |    13|
|110   |        kernel_2mm_C_mid_2_memcore_U         |kernel_2mm_C_mid_2_memcore                               |     1|
|111   |          kernel_2mm_C_mid_2_memcore_ram_U   |kernel_2mm_C_mid_2_memcore_ram                           |     1|
|112   |      tmp_mid_2_U                            |kernel_2mm_tmp_mig8j                                     |    15|
|113   |        kernel_2mm_tmp_mig8j_memcore_U       |kernel_2mm_tmp_mig8j_memcore_36                          |     1|
|114   |          kernel_2mm_tmp_mig8j_memcore_ram_U |kernel_2mm_tmp_mig8j_memcore_ram_37                      |     1|
|115   |      tmp_mid_3_U                            |kernel_2mm_tmp_mig8j_23                                  |    15|
|116   |        kernel_2mm_tmp_mig8j_memcore_U       |kernel_2mm_tmp_mig8j_memcore_34                          |     1|
|117   |          kernel_2mm_tmp_mig8j_memcore_ram_U |kernel_2mm_tmp_mig8j_memcore_ram_35                      |     1|
|118   |      tmp_mid_4_U                            |kernel_2mm_tmp_mig8j_24                                  |    14|
|119   |        kernel_2mm_tmp_mig8j_memcore_U       |kernel_2mm_tmp_mig8j_memcore_32                          |     1|
|120   |          kernel_2mm_tmp_mig8j_memcore_ram_U |kernel_2mm_tmp_mig8j_memcore_ram_33                      |     1|
|121   |      tmp_mid_5_U                            |kernel_2mm_tmp_mig8j_25                                  |    15|
|122   |        kernel_2mm_tmp_mig8j_memcore_U       |kernel_2mm_tmp_mig8j_memcore_30                          |     1|
|123   |          kernel_2mm_tmp_mig8j_memcore_ram_U |kernel_2mm_tmp_mig8j_memcore_ram_31                      |     1|
|124   |      tmp_mid_6_U                            |kernel_2mm_tmp_mig8j_26                                  |    15|
|125   |        kernel_2mm_tmp_mig8j_memcore_U       |kernel_2mm_tmp_mig8j_memcore_28                          |     1|
|126   |          kernel_2mm_tmp_mig8j_memcore_ram_U |kernel_2mm_tmp_mig8j_memcore_ram_29                      |     1|
|127   |      tmp_mid_7_U                            |kernel_2mm_tmp_mig8j_27                                  |    15|
|128   |        kernel_2mm_tmp_mig8j_memcore_U       |kernel_2mm_tmp_mig8j_memcore                             |     1|
|129   |          kernel_2mm_tmp_mig8j_memcore_ram_U |kernel_2mm_tmp_mig8j_memcore_ram                         |     1|
|130   |    kernel_2mm_wrapper_for_control_s_axi_U   |kernel_2mm_wrapper_for_control_s_axi                     |   474|
|131   |    kernel_2mm_wrapper_gmem0_m_axi_U         |kernel_2mm_wrapper_gmem0_m_axi                           |   912|
|132   |      bus_read                               |kernel_2mm_wrapper_gmem0_m_axi_read                      |   909|
|133   |        buff_rdata                           |kernel_2mm_wrapper_gmem0_m_axi_buffer__parameterized0    |   174|
|134   |        fifo_rctl                            |kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized1      |    66|
|135   |        fifo_rreq                            |kernel_2mm_wrapper_gmem0_m_axi_fifo__parameterized0      |    88|
|136   |        rs_rdata                             |kernel_2mm_wrapper_gmem0_m_axi_reg_slice__parameterized0 |   109|
|137   |        rs_rreq                              |kernel_2mm_wrapper_gmem0_m_axi_reg_slice_14              |   102|
|138   |      bus_write                              |kernel_2mm_wrapper_gmem0_m_axi_write                     |     3|
|139   |        rs_wreq                              |kernel_2mm_wrapper_gmem0_m_axi_reg_slice                 |     3|
|140   |    kernel_2mm_wrapper_gmem1_m_axi_U         |kernel_2mm_wrapper_gmem1_m_axi                           |   912|
|141   |      bus_read                               |kernel_2mm_wrapper_gmem1_m_axi_read                      |   909|
|142   |        buff_rdata                           |kernel_2mm_wrapper_gmem1_m_axi_buffer__parameterized0    |   174|
|143   |        fifo_rctl                            |kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized1      |    66|
|144   |        fifo_rreq                            |kernel_2mm_wrapper_gmem1_m_axi_fifo__parameterized0      |    88|
|145   |        rs_rdata                             |kernel_2mm_wrapper_gmem1_m_axi_reg_slice__parameterized0 |   109|
|146   |        rs_rreq                              |kernel_2mm_wrapper_gmem1_m_axi_reg_slice_13              |   102|
|147   |      bus_write                              |kernel_2mm_wrapper_gmem1_m_axi_write                     |     3|
|148   |        rs_wreq                              |kernel_2mm_wrapper_gmem1_m_axi_reg_slice                 |     3|
|149   |    kernel_2mm_wrapper_gmem2_m_axi_U         |kernel_2mm_wrapper_gmem2_m_axi                           |   912|
|150   |      bus_read                               |kernel_2mm_wrapper_gmem2_m_axi_read                      |   909|
|151   |        buff_rdata                           |kernel_2mm_wrapper_gmem2_m_axi_buffer__parameterized0    |   174|
|152   |        fifo_rctl                            |kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized1      |    66|
|153   |        fifo_rreq                            |kernel_2mm_wrapper_gmem2_m_axi_fifo__parameterized0      |    88|
|154   |        rs_rdata                             |kernel_2mm_wrapper_gmem2_m_axi_reg_slice__parameterized0 |   109|
|155   |        rs_rreq                              |kernel_2mm_wrapper_gmem2_m_axi_reg_slice_12              |   102|
|156   |      bus_write                              |kernel_2mm_wrapper_gmem2_m_axi_write                     |     3|
|157   |        rs_wreq                              |kernel_2mm_wrapper_gmem2_m_axi_reg_slice                 |     3|
|158   |    kernel_2mm_wrapper_gmem3_m_axi_U         |kernel_2mm_wrapper_gmem3_m_axi                           |   914|
|159   |      bus_read                               |kernel_2mm_wrapper_gmem3_m_axi_read                      |   911|
|160   |        buff_rdata                           |kernel_2mm_wrapper_gmem3_m_axi_buffer__parameterized0    |   174|
|161   |        fifo_rctl                            |kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized1      |    66|
|162   |        fifo_rreq                            |kernel_2mm_wrapper_gmem3_m_axi_fifo__parameterized0      |    90|
|163   |        rs_rdata                             |kernel_2mm_wrapper_gmem3_m_axi_reg_slice__parameterized0 |   109|
|164   |        rs_rreq                              |kernel_2mm_wrapper_gmem3_m_axi_reg_slice_11              |   102|
|165   |      bus_write                              |kernel_2mm_wrapper_gmem3_m_axi_write                     |     3|
|166   |        rs_wreq                              |kernel_2mm_wrapper_gmem3_m_axi_reg_slice                 |     3|
|167   |    kernel_2mm_wrapper_gmem4_m_axi_U         |kernel_2mm_wrapper_gmem4_m_axi                           |   955|
|168   |      bus_read                               |kernel_2mm_wrapper_gmem4_m_axi_read                      |    45|
|169   |        buff_rdata                           |kernel_2mm_wrapper_gmem4_m_axi_buffer__parameterized0    |    32|
|170   |        fifo_rreq                            |kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0_9    |     2|
|171   |        rs_rdata                             |kernel_2mm_wrapper_gmem4_m_axi_reg_slice__parameterized0 |     6|
|172   |        rs_rreq                              |kernel_2mm_wrapper_gmem4_m_axi_reg_slice_10              |     4|
|173   |      bus_write                              |kernel_2mm_wrapper_gmem4_m_axi_write                     |   892|
|174   |        buff_wdata                           |kernel_2mm_wrapper_gmem4_m_axi_buffer                    |   183|
|175   |        \bus_equal_gen.fifo_burst            |kernel_2mm_wrapper_gmem4_m_axi_fifo                      |    37|
|176   |        fifo_resp                            |kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized1      |    56|
|177   |        fifo_resp_to_user                    |kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized2      |    13|
|178   |        fifo_wreq                            |kernel_2mm_wrapper_gmem4_m_axi_fifo__parameterized0      |    93|
|179   |        rs_wreq                              |kernel_2mm_wrapper_gmem4_m_axi_reg_slice                 |   102|
|180   |      wreq_throttl                           |kernel_2mm_wrapper_gmem4_m_axi_throttl                   |    18|
|181   |    readData32_U0                            |readData32                                               |  1210|
|182   |    writeData_U0                             |writeData                                                |   229|
+------+---------------------------------------------+---------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 1893.281 ; gain = 629.590 ; free physical = 8767 ; free virtual = 27601
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4671 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1893.281 ; gain = 249.371 ; free physical = 8840 ; free virtual = 27674
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:33 . Memory (MB): peak = 1893.289 ; gain = 629.590 ; free physical = 8840 ; free virtual = 27674
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
667 Infos, 329 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:37 . Memory (MB): peak = 1893.289 ; gain = 641.172 ; free physical = 8884 ; free virtual = 27717
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.runs/zedboard_base_kernel_2mm_wrapper_0_0_synth_1/zedboard_base_kernel_2mm_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_kernel_2mm_wrapper_0_0/zedboard_base_kernel_2mm_wrapper_0_0.xci
INFO: [Coretcl 2-1174] Renamed 181 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Documents/ddr_check/zedboard-base-master/zedboard_base.xpr/zedboard_base/zedboard_base.runs/zedboard_base_kernel_2mm_wrapper_0_0_synth_1/zedboard_base_kernel_2mm_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zedboard_base_kernel_2mm_wrapper_0_0_utilization_synth.rpt -pb zedboard_base_kernel_2mm_wrapper_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1917.293 ; gain = 0.000 ; free physical = 8877 ; free virtual = 27723
INFO: [Common 17-206] Exiting Vivado at Tue Sep  3 11:08:00 2019...
