 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : proc
Version: P-2019.03
Date   : Sat May  4 23:20:24 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: s4/DM/twoWayStateMach/stateReg[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4/DM/twoWayStateMach/stateReg[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U8680/Y (INVX1)                                      0.01       0.11 r
  s4/U8681/Y (INVX1)                                      0.01       0.13 f
  s4/U17369/Y (OAI21X1)                                   0.04       0.17 r
  s4/U17368/Y (NAND3X1)                                   0.02       0.19 f
  s4/U17364/Y (NAND3X1)                                   0.03       0.23 r
  s4/U9091/Y (BUFX2)                                      0.04       0.27 r
  s4/U17892/Y (MUX2X1)                                    0.04       0.31 r
  s4/U9066/Y (AND2X2)                                     0.04       0.34 r
  s4/U503/Y (INVX1)                                       0.02       0.36 f
  s4/U22689/Y (NAND3X1)                                   0.03       0.39 r
  s4/U8989/Y (AND2X2)                                     0.04       0.43 r
  s4/U17353/Y (AOI22X1)                                   0.02       0.44 f
  s4/U8996/Y (BUFX2)                                      0.04       0.48 f
  s4/U9426/Y (AND2X2)                                     0.03       0.52 f
  s4/U14763/Y (AOI21X1)                                   0.03       0.55 r
  s4/U9002/Y (BUFX2)                                      0.04       0.58 r
  s4/U9676/Y (INVX1)                                      0.02       0.61 f
  s4/U9677/Y (INVX1)                                      0.01       0.62 r
  s4/U22572/Y (NAND2X1)                                   0.01       0.63 f
  s4/U9746/Y (INVX1)                                      0.01       0.64 r
  s4/U9219/Y (INVX1)                                      0.02       0.66 f
  s4/U10887/Y (OAI21X1)                                   0.05       0.71 r
  s4/U17401/Y (AOI22X1)                                   0.04       0.75 f
  s4/U8971/Y (INVX1)                                      0.01       0.76 r
  s4/U5/Y (OR2X2)                                         0.04       0.79 r
  s4/U8882/Y (NOR2X1)                                     0.01       0.80 f
  s4/U8970/Y (INVX1)                                      0.00       0.80 r
  s4/U10885/Y (INVX1)                                     0.01       0.82 f
  s4/U10973/Y (INVX1)                                     0.01       0.83 r
  s4/U10971/Y (NAND2X1)                                   0.01       0.84 f
  s4/U10972/Y (NAND2X1)                                   0.02       0.85 r
  s4/U17916/Y (AOI21X1)                                   0.02       0.87 f
  s4/U8924/Y (AND2X2)                                     0.04       0.91 f
  s4/U17924/Y (NAND3X1)                                   0.03       0.94 r
  s4/U9017/Y (BUFX2)                                      0.04       0.98 r
  s4/U8957/Y (AND2X2)                                     0.03       1.01 r
  s4/U8958/Y (INVX1)                                      0.02       1.03 f
  s4/U17943/Y (NOR3X1)                                    0.03       1.06 r
  s4/U17944/Y (AOI22X1)                                   0.03       1.08 f
  s4/U10611/Y (AND2X2)                                    0.04       1.12 f
  s4/U22693/Y (NAND3X1)                                   0.03       1.15 r
  s4/U9038/Y (BUFX2)                                      0.04       1.19 r
  s4/U280/Y (BUFX2)                                       0.03       1.23 r
  s4/U17492/Y (INVX1)                                     0.01       1.24 f
  s4/DM/C43/Y (AND2X2)                                    0.04       1.28 f
  s4/U10164/Y (AND2X2)                                    0.03       1.31 f
  s4/U10165/Y (INVX1)                                     0.01       1.31 r
  s4/U17901/Y (XOR2X1)                                    0.04       1.35 r
  s4/U653/Y (INVX1)                                       0.04       1.39 f
  s4/U17938/Y (MUX2X1)                                    0.04       1.43 f
  s4/U17939/Y (NAND3X1)                                   0.03       1.46 r
  s4/U17940/Y (NAND3X1)                                   0.02       1.48 f
  s4/U10418/Y (INVX1)                                     0.00       1.48 r
  s4/U10421/Y (NOR2X1)                                    0.01       1.49 f
  s4/U10422/Y (INVX1)                                     0.00       1.49 r
  s4/U10420/Y (NOR2X1)                                    0.01       1.49 f
  s4/U10417/Y (INVX1)                                     0.01       1.50 r
  s4/U17947/Y (AOI21X1)                                   0.02       1.52 f
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/D (DFFPOSX1)
                                                          0.00       1.52 f
  data arrival time                                                  1.52

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: s4/DM/twoWayStateMach/stateReg[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4/DM/twoWayStateMach/stateReg[2]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U8680/Y (INVX1)                                      0.01       0.11 r
  s4/U8681/Y (INVX1)                                      0.01       0.13 f
  s4/U17369/Y (OAI21X1)                                   0.04       0.17 r
  s4/U17368/Y (NAND3X1)                                   0.02       0.19 f
  s4/U17364/Y (NAND3X1)                                   0.03       0.23 r
  s4/U9091/Y (BUFX2)                                      0.04       0.27 r
  s4/U17892/Y (MUX2X1)                                    0.04       0.31 r
  s4/U9066/Y (AND2X2)                                     0.04       0.34 r
  s4/U503/Y (INVX1)                                       0.02       0.36 f
  s4/U22689/Y (NAND3X1)                                   0.03       0.39 r
  s4/U8989/Y (AND2X2)                                     0.04       0.43 r
  s4/U17353/Y (AOI22X1)                                   0.02       0.44 f
  s4/U8996/Y (BUFX2)                                      0.04       0.48 f
  s4/U9426/Y (AND2X2)                                     0.03       0.52 f
  s4/U14763/Y (AOI21X1)                                   0.03       0.55 r
  s4/U9002/Y (BUFX2)                                      0.04       0.58 r
  s4/U9676/Y (INVX1)                                      0.02       0.61 f
  s4/U9677/Y (INVX1)                                      0.01       0.62 r
  s4/U22572/Y (NAND2X1)                                   0.01       0.63 f
  s4/U9746/Y (INVX1)                                      0.01       0.64 r
  s4/U9219/Y (INVX1)                                      0.02       0.66 f
  s4/U10887/Y (OAI21X1)                                   0.05       0.71 r
  s4/U17401/Y (AOI22X1)                                   0.04       0.75 f
  s4/U8971/Y (INVX1)                                      0.01       0.76 r
  s4/U5/Y (OR2X2)                                         0.04       0.79 r
  s4/U8882/Y (NOR2X1)                                     0.01       0.80 f
  s4/U8970/Y (INVX1)                                      0.00       0.80 r
  s4/U10885/Y (INVX1)                                     0.01       0.82 f
  s4/U10973/Y (INVX1)                                     0.01       0.83 r
  s4/U10971/Y (NAND2X1)                                   0.01       0.84 f
  s4/U10972/Y (NAND2X1)                                   0.02       0.85 r
  s4/U17916/Y (AOI21X1)                                   0.02       0.87 f
  s4/U8924/Y (AND2X2)                                     0.04       0.91 f
  s4/U17924/Y (NAND3X1)                                   0.03       0.94 r
  s4/U9017/Y (BUFX2)                                      0.04       0.98 r
  s4/U8957/Y (AND2X2)                                     0.03       1.01 r
  s4/U8958/Y (INVX1)                                      0.02       1.03 f
  s4/U17943/Y (NOR3X1)                                    0.03       1.06 r
  s4/U17944/Y (AOI22X1)                                   0.03       1.08 f
  s4/U10611/Y (AND2X2)                                    0.04       1.12 f
  s4/U22693/Y (NAND3X1)                                   0.03       1.15 r
  s4/U9038/Y (BUFX2)                                      0.04       1.19 r
  s4/U280/Y (BUFX2)                                       0.03       1.23 r
  s4/U17492/Y (INVX1)                                     0.01       1.24 f
  s4/DM/C43/Y (AND2X2)                                    0.04       1.28 f
  s4/U10164/Y (AND2X2)                                    0.03       1.31 f
  s4/U10165/Y (INVX1)                                     0.01       1.31 r
  s4/U17901/Y (XOR2X1)                                    0.04       1.35 r
  s4/U653/Y (INVX1)                                       0.04       1.39 f
  s4/U17938/Y (MUX2X1)                                    0.04       1.43 f
  s4/U17939/Y (NAND3X1)                                   0.03       1.46 r
  s4/U17940/Y (NAND3X1)                                   0.02       1.48 f
  s4/U10418/Y (INVX1)                                     0.00       1.48 r
  s4/U10421/Y (NOR2X1)                                    0.01       1.49 f
  s4/U10422/Y (INVX1)                                     0.00       1.49 r
  s4/U10420/Y (NOR2X1)                                    0.01       1.49 f
  s4/U10417/Y (INVX1)                                     0.01       1.50 r
  s4/U17941/Y (AOI21X1)                                   0.02       1.52 f
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/D (DFFPOSX1)
                                                          0.00       1.52 f
  data arrival time                                                  1.52

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: s4/DM/twoWayStateMach/stateReg[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4/DM/twoWayStateMach/latchWaySel/dffNormal[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U8680/Y (INVX1)                                      0.01       0.11 r
  s4/U8681/Y (INVX1)                                      0.01       0.13 f
  s4/U17369/Y (OAI21X1)                                   0.04       0.17 r
  s4/U17368/Y (NAND3X1)                                   0.02       0.19 f
  s4/U17364/Y (NAND3X1)                                   0.03       0.23 r
  s4/U9091/Y (BUFX2)                                      0.04       0.27 r
  s4/U17892/Y (MUX2X1)                                    0.04       0.31 r
  s4/U9066/Y (AND2X2)                                     0.04       0.34 r
  s4/U503/Y (INVX1)                                       0.02       0.36 f
  s4/U22689/Y (NAND3X1)                                   0.03       0.39 r
  s4/U8989/Y (AND2X2)                                     0.04       0.43 r
  s4/U17353/Y (AOI22X1)                                   0.02       0.44 f
  s4/U8996/Y (BUFX2)                                      0.04       0.48 f
  s4/U9426/Y (AND2X2)                                     0.03       0.52 f
  s4/U14763/Y (AOI21X1)                                   0.03       0.55 r
  s4/U9002/Y (BUFX2)                                      0.04       0.58 r
  s4/U9676/Y (INVX1)                                      0.02       0.61 f
  s4/U9677/Y (INVX1)                                      0.01       0.62 r
  s4/U22572/Y (NAND2X1)                                   0.01       0.63 f
  s4/U9746/Y (INVX1)                                      0.01       0.64 r
  s4/U9219/Y (INVX1)                                      0.02       0.66 f
  s4/U10887/Y (OAI21X1)                                   0.05       0.71 r
  s4/U17401/Y (AOI22X1)                                   0.04       0.75 f
  s4/U8971/Y (INVX1)                                      0.01       0.76 r
  s4/U5/Y (OR2X2)                                         0.04       0.79 r
  s4/U8882/Y (NOR2X1)                                     0.01       0.80 f
  s4/U8970/Y (INVX1)                                      0.00       0.80 r
  s4/U10885/Y (INVX1)                                     0.01       0.82 f
  s4/U10973/Y (INVX1)                                     0.01       0.83 r
  s4/U10971/Y (NAND2X1)                                   0.01       0.84 f
  s4/U10972/Y (NAND2X1)                                   0.02       0.85 r
  s4/U17916/Y (AOI21X1)                                   0.02       0.87 f
  s4/U8924/Y (AND2X2)                                     0.04       0.91 f
  s4/U17924/Y (NAND3X1)                                   0.03       0.94 r
  s4/U9017/Y (BUFX2)                                      0.04       0.98 r
  s4/U8957/Y (AND2X2)                                     0.03       1.01 r
  s4/U8958/Y (INVX1)                                      0.02       1.03 f
  s4/U17943/Y (NOR3X1)                                    0.03       1.06 r
  s4/U17944/Y (AOI22X1)                                   0.03       1.08 f
  s4/U10611/Y (AND2X2)                                    0.04       1.12 f
  s4/U22693/Y (NAND3X1)                                   0.03       1.15 r
  s4/U9038/Y (BUFX2)                                      0.04       1.19 r
  s4/U280/Y (BUFX2)                                       0.03       1.23 r
  s4/U17492/Y (INVX1)                                     0.01       1.24 f
  s4/DM/C43/Y (AND2X2)                                    0.04       1.28 f
  s4/U10164/Y (AND2X2)                                    0.03       1.31 f
  s4/U10165/Y (INVX1)                                     0.01       1.31 r
  s4/U17901/Y (XOR2X1)                                    0.04       1.35 r
  s4/U653/Y (INVX1)                                       0.04       1.39 f
  s4/U17934/Y (AOI22X1)                                   0.05       1.44 r
  s4/U17936/Y (OAI21X1)                                   0.02       1.46 f
  s4/DM/twoWayStateMach/latchWaySel/dffNormal[0]/state_reg/D (DFFPOSX1)
                                                          0.00       1.46 f
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s4/DM/twoWayStateMach/latchWaySel/dffNormal[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: s4/DM/twoWayStateMach/stateReg[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4/DM/holdEnC1/dffNormal[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U8680/Y (INVX1)                                      0.01       0.11 r
  s4/U8681/Y (INVX1)                                      0.01       0.13 f
  s4/U17369/Y (OAI21X1)                                   0.04       0.17 r
  s4/U17368/Y (NAND3X1)                                   0.02       0.19 f
  s4/U17364/Y (NAND3X1)                                   0.03       0.23 r
  s4/U9091/Y (BUFX2)                                      0.04       0.27 r
  s4/U17892/Y (MUX2X1)                                    0.04       0.31 r
  s4/U9066/Y (AND2X2)                                     0.04       0.34 r
  s4/U503/Y (INVX1)                                       0.02       0.36 f
  s4/U22689/Y (NAND3X1)                                   0.03       0.39 r
  s4/U8989/Y (AND2X2)                                     0.04       0.43 r
  s4/U17353/Y (AOI22X1)                                   0.02       0.44 f
  s4/U8996/Y (BUFX2)                                      0.04       0.48 f
  s4/U9426/Y (AND2X2)                                     0.03       0.52 f
  s4/U14763/Y (AOI21X1)                                   0.03       0.55 r
  s4/U9002/Y (BUFX2)                                      0.04       0.58 r
  s4/U9676/Y (INVX1)                                      0.02       0.61 f
  s4/U9677/Y (INVX1)                                      0.01       0.62 r
  s4/U22572/Y (NAND2X1)                                   0.01       0.63 f
  s4/U9746/Y (INVX1)                                      0.01       0.64 r
  s4/U9219/Y (INVX1)                                      0.02       0.66 f
  s4/U10887/Y (OAI21X1)                                   0.05       0.71 r
  s4/U17401/Y (AOI22X1)                                   0.04       0.75 f
  s4/U8971/Y (INVX1)                                      0.01       0.76 r
  s4/U5/Y (OR2X2)                                         0.04       0.79 r
  s4/U8882/Y (NOR2X1)                                     0.01       0.80 f
  s4/U8970/Y (INVX1)                                      0.00       0.80 r
  s4/U10885/Y (INVX1)                                     0.01       0.82 f
  s4/U10973/Y (INVX1)                                     0.01       0.83 r
  s4/U10971/Y (NAND2X1)                                   0.01       0.84 f
  s4/U10972/Y (NAND2X1)                                   0.02       0.85 r
  s4/U17916/Y (AOI21X1)                                   0.02       0.87 f
  s4/U8924/Y (AND2X2)                                     0.04       0.91 f
  s4/U17924/Y (NAND3X1)                                   0.03       0.94 r
  s4/U9017/Y (BUFX2)                                      0.04       0.98 r
  s4/U8957/Y (AND2X2)                                     0.03       1.01 r
  s4/U8958/Y (INVX1)                                      0.02       1.03 f
  s4/U17943/Y (NOR3X1)                                    0.03       1.06 r
  s4/U17944/Y (AOI22X1)                                   0.03       1.08 f
  s4/U10611/Y (AND2X2)                                    0.04       1.12 f
  s4/U22693/Y (NAND3X1)                                   0.03       1.15 r
  s4/U9038/Y (BUFX2)                                      0.04       1.19 r
  s4/U280/Y (BUFX2)                                       0.03       1.23 r
  s4/U17492/Y (INVX1)                                     0.01       1.24 f
  s4/DM/C43/Y (AND2X2)                                    0.04       1.28 f
  s4/U10164/Y (AND2X2)                                    0.03       1.31 f
  s4/U10165/Y (INVX1)                                     0.01       1.31 r
  s4/U17901/Y (XOR2X1)                                    0.04       1.35 r
  s4/U653/Y (INVX1)                                       0.04       1.39 f
  s4/U22588/Y (NAND3X1)                                   0.04       1.43 r
  s4/U22589/Y (OAI21X1)                                   0.02       1.45 f
  s4/DM/holdEnC1/dffNormal[0]/state_reg/D (DFFPOSX1)      0.00       1.45 f
  data arrival time                                                  1.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s4/DM/holdEnC1/dffNormal[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s1/currPC_reg/dff1/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s1/U9184/Y (OR2X2)                                      0.05       0.16 f
  s1/U16455/Y (NAND2X1)                                   0.01       0.17 r
  s1/U6380/Y (INVX1)                                      0.02       0.19 f
  s1/U6384/Y (NOR2X1)                                     0.03       0.22 r
  s1/U6386/Y (INVX1)                                      0.02       0.24 f
  s1/U6322/Y (OR2X2)                                      0.04       0.28 f
  s1/U16448/Y (NAND2X1)                                   0.01       0.29 r
  s1/U6751/Y (AND2X2)                                     0.04       0.33 r
  s1/U6521/Y (OR2X2)                                      0.05       0.38 r
  s1/U6523/Y (INVX1)                                      0.02       0.39 f
  s1/U15889/Y (NAND3X1)                                   0.03       0.43 r
  s1/U15888/Y (NOR3X1)                                    0.03       0.46 f
  s1/U15887/Y (AOI21X1)                                   0.02       0.48 r
  s1/U6431/Y (INVX1)                                      0.02       0.50 f
  s1/U6436/Y (NOR2X1)                                     0.03       0.53 r
  s1/U6437/Y (INVX1)                                      0.02       0.55 f
  s1/U6324/Y (OR2X2)                                      0.04       0.59 f
  s1/U6493/Y (AND2X2)                                     0.03       0.62 f
  s1/U6495/Y (INVX1)                                      0.00       0.62 r
  s1/U9136/Y (OAI21X1)                                    0.01       0.63 f
  s1/U16458/Y (AOI22X1)                                   0.04       0.66 r
  s1/U6595/Y (BUFX2)                                      0.04       0.70 r
  s1/U6031/Y (INVX1)                                      0.02       0.72 f
  s1/U6376/Y (NOR2X1)                                     0.03       0.74 r
  s1/U6378/Y (INVX1)                                      0.02       0.76 f
  s1/U6204/Y (OR2X2)                                      0.04       0.80 f
  s1/U6092/Y (INVX1)                                      0.00       0.80 r
  s1/U6127/Y (AND2X2)                                     0.03       0.83 r
  s1/U6083/Y (OR2X2)                                      0.04       0.87 r
  s1/U6084/Y (INVX1)                                      0.01       0.88 f
  s1/U9029/Y (NAND2X1)                                    0.01       0.90 r
  s1/U6515/Y (OR2X2)                                      0.04       0.94 r
  s1/U6151/Y (NOR3X1)                                     0.02       0.96 f
  s1/U6030/Y (INVX1)                                      0.01       0.97 r
  s1/U6569/Y (AND2X2)                                     0.03       1.00 r
  s1/U6571/Y (INVX1)                                      0.02       1.02 f
  s1/U22011/Y (OAI21X1)                                   0.05       1.07 r
  s1/instruction<12> (stage1)                             0.00       1.07 r
  U1036/Y (AND2X2)                                        0.04       1.10 r
  U1033/Y (NOR3X1)                                        0.02       1.12 f
  U1034/Y (INVX2)                                         0.02       1.14 r
  U1654/Y (AOI21X1)                                       0.01       1.15 f
  U1415/Y (BUFX2)                                         0.04       1.19 f
  U2372/Y (OAI21X1)                                       0.02       1.21 r
  U2373/Y (NAND3X1)                                       0.02       1.23 f
  U1416/Y (BUFX2)                                         0.04       1.26 f
  U2374/Y (NAND2X1)                                       0.01       1.27 r
  U1426/Y (AND2X2)                                        0.04       1.31 r
  U1427/Y (INVX1)                                         0.02       1.32 f
  U2375/Y (NAND2X1)                                       0.01       1.33 r
  U1407/Y (INVX1)                                         0.02       1.36 f
  U1402/Y (OR2X2)                                         0.05       1.40 f
  s1/pcPlus2_in<1> (stage1)                               0.00       1.40 f
  s1/U17075/Y (NOR2X1)                                    0.03       1.43 r
  s1/U6732/Y (NOR2X1)                                     0.02       1.45 f
  s1/currPC_reg/dff1/state_reg/D (DFFPOSX1)               0.00       1.45 f
  data arrival time                                                  1.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s1/currPC_reg/dff1/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s1/currPC_reg/dff15/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s1/U9184/Y (OR2X2)                                      0.05       0.16 f
  s1/U16455/Y (NAND2X1)                                   0.01       0.17 r
  s1/U6380/Y (INVX1)                                      0.02       0.19 f
  s1/U6384/Y (NOR2X1)                                     0.03       0.22 r
  s1/U6386/Y (INVX1)                                      0.02       0.24 f
  s1/U6322/Y (OR2X2)                                      0.04       0.28 f
  s1/U16448/Y (NAND2X1)                                   0.01       0.29 r
  s1/U6751/Y (AND2X2)                                     0.04       0.33 r
  s1/U6521/Y (OR2X2)                                      0.05       0.38 r
  s1/U6523/Y (INVX1)                                      0.02       0.39 f
  s1/U15889/Y (NAND3X1)                                   0.03       0.43 r
  s1/U15888/Y (NOR3X1)                                    0.03       0.46 f
  s1/U15887/Y (AOI21X1)                                   0.02       0.48 r
  s1/U6431/Y (INVX1)                                      0.02       0.50 f
  s1/U6436/Y (NOR2X1)                                     0.03       0.53 r
  s1/U6437/Y (INVX1)                                      0.02       0.55 f
  s1/U6324/Y (OR2X2)                                      0.04       0.59 f
  s1/U6493/Y (AND2X2)                                     0.03       0.62 f
  s1/U6495/Y (INVX1)                                      0.00       0.62 r
  s1/U9136/Y (OAI21X1)                                    0.01       0.63 f
  s1/U16458/Y (AOI22X1)                                   0.04       0.66 r
  s1/U6595/Y (BUFX2)                                      0.04       0.70 r
  s1/U6031/Y (INVX1)                                      0.02       0.72 f
  s1/U6376/Y (NOR2X1)                                     0.03       0.74 r
  s1/U6378/Y (INVX1)                                      0.02       0.76 f
  s1/U6204/Y (OR2X2)                                      0.04       0.80 f
  s1/U6092/Y (INVX1)                                      0.00       0.80 r
  s1/U6127/Y (AND2X2)                                     0.03       0.83 r
  s1/U6083/Y (OR2X2)                                      0.04       0.87 r
  s1/U6084/Y (INVX1)                                      0.01       0.88 f
  s1/U9029/Y (NAND2X1)                                    0.01       0.90 r
  s1/U6515/Y (OR2X2)                                      0.04       0.94 r
  s1/U6151/Y (NOR3X1)                                     0.02       0.96 f
  s1/U6030/Y (INVX1)                                      0.01       0.97 r
  s1/U6569/Y (AND2X2)                                     0.03       1.00 r
  s1/U6571/Y (INVX1)                                      0.02       1.02 f
  s1/U22011/Y (OAI21X1)                                   0.05       1.07 r
  s1/instruction<12> (stage1)                             0.00       1.07 r
  U1036/Y (AND2X2)                                        0.04       1.10 r
  U1033/Y (NOR3X1)                                        0.02       1.12 f
  U1034/Y (INVX2)                                         0.02       1.14 r
  U1654/Y (AOI21X1)                                       0.01       1.15 f
  U1415/Y (BUFX2)                                         0.04       1.19 f
  U2358/Y (OAI21X1)                                       0.03       1.22 r
  U2363/Y (NAND3X1)                                       0.02       1.24 f
  U1414/Y (BUFX2)                                         0.04       1.27 f
  U2461/Y (AOI22X1)                                       0.04       1.31 r
  U1410/Y (INVX1)                                         0.03       1.33 f
  U1405/Y (OR2X2)                                         0.04       1.37 f
  U1399/Y (OR2X2)                                         0.05       1.42 f
  s1/pcPlus2_in<15> (stage1)                              0.00       1.42 f
  s1/U21936/Y (NAND2X1)                                   0.01       1.43 r
  s1/U21937/Y (OAI21X1)                                   0.02       1.45 f
  s1/currPC_reg/dff15/state_reg/D (DFFPOSX1)              0.00       1.45 f
  data arrival time                                                  1.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s1/currPC_reg/dff15/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s1/currPC_reg/dff7/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s1/U9184/Y (OR2X2)                                      0.05       0.16 f
  s1/U16455/Y (NAND2X1)                                   0.01       0.17 r
  s1/U6380/Y (INVX1)                                      0.02       0.19 f
  s1/U6384/Y (NOR2X1)                                     0.03       0.22 r
  s1/U6386/Y (INVX1)                                      0.02       0.24 f
  s1/U6322/Y (OR2X2)                                      0.04       0.28 f
  s1/U16448/Y (NAND2X1)                                   0.01       0.29 r
  s1/U6751/Y (AND2X2)                                     0.04       0.33 r
  s1/U6521/Y (OR2X2)                                      0.05       0.38 r
  s1/U6523/Y (INVX1)                                      0.02       0.39 f
  s1/U15889/Y (NAND3X1)                                   0.03       0.43 r
  s1/U15888/Y (NOR3X1)                                    0.03       0.46 f
  s1/U15887/Y (AOI21X1)                                   0.02       0.48 r
  s1/U6431/Y (INVX1)                                      0.02       0.50 f
  s1/U6436/Y (NOR2X1)                                     0.03       0.53 r
  s1/U6437/Y (INVX1)                                      0.02       0.55 f
  s1/U6324/Y (OR2X2)                                      0.04       0.59 f
  s1/U6493/Y (AND2X2)                                     0.03       0.62 f
  s1/U6495/Y (INVX1)                                      0.00       0.62 r
  s1/U9136/Y (OAI21X1)                                    0.01       0.63 f
  s1/U16458/Y (AOI22X1)                                   0.04       0.66 r
  s1/U6595/Y (BUFX2)                                      0.04       0.70 r
  s1/U6031/Y (INVX1)                                      0.02       0.72 f
  s1/U6376/Y (NOR2X1)                                     0.03       0.74 r
  s1/U6378/Y (INVX1)                                      0.02       0.76 f
  s1/U6204/Y (OR2X2)                                      0.04       0.80 f
  s1/U6092/Y (INVX1)                                      0.00       0.80 r
  s1/U6127/Y (AND2X2)                                     0.03       0.83 r
  s1/U6083/Y (OR2X2)                                      0.04       0.87 r
  s1/U6084/Y (INVX1)                                      0.01       0.88 f
  s1/U9029/Y (NAND2X1)                                    0.01       0.90 r
  s1/U6515/Y (OR2X2)                                      0.04       0.94 r
  s1/U6151/Y (NOR3X1)                                     0.02       0.96 f
  s1/U6030/Y (INVX1)                                      0.01       0.97 r
  s1/U6569/Y (AND2X2)                                     0.03       1.00 r
  s1/U6571/Y (INVX1)                                      0.02       1.02 f
  s1/U22011/Y (OAI21X1)                                   0.05       1.07 r
  s1/instruction<12> (stage1)                             0.00       1.07 r
  U1036/Y (AND2X2)                                        0.04       1.10 r
  U1033/Y (NOR3X1)                                        0.02       1.12 f
  U1034/Y (INVX2)                                         0.02       1.14 r
  U1654/Y (AOI21X1)                                       0.01       1.15 f
  U1415/Y (BUFX2)                                         0.04       1.19 f
  U2372/Y (OAI21X1)                                       0.02       1.21 r
  U2373/Y (NAND3X1)                                       0.02       1.23 f
  U1416/Y (BUFX2)                                         0.04       1.26 f
  U1397/Y (BUFX2)                                         0.03       1.30 f
  U1644/Y (NAND2X1)                                       0.01       1.30 r
  U1423/Y (AND2X2)                                        0.05       1.35 r
  U1424/Y (INVX1)                                         0.02       1.37 f
  U1460/Y (INVX1)                                         0.01       1.38 r
  U1569/Y (OAI21X1)                                       0.02       1.40 f
  s1/pcPlus2_in<7> (stage1)                               0.00       1.40 f
  s1/U21961/Y (NOR2X1)                                    0.03       1.43 r
  s1/U9227/Y (NOR2X1)                                     0.02       1.44 f
  s1/currPC_reg/dff7/state_reg/D (DFFPOSX1)               0.00       1.44 f
  data arrival time                                                  1.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s1/currPC_reg/dff7/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s1/currPC_reg/dff4/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s1/U9184/Y (OR2X2)                                      0.05       0.16 f
  s1/U16455/Y (NAND2X1)                                   0.01       0.17 r
  s1/U6380/Y (INVX1)                                      0.02       0.19 f
  s1/U6384/Y (NOR2X1)                                     0.03       0.22 r
  s1/U6386/Y (INVX1)                                      0.02       0.24 f
  s1/U6322/Y (OR2X2)                                      0.04       0.28 f
  s1/U16448/Y (NAND2X1)                                   0.01       0.29 r
  s1/U6751/Y (AND2X2)                                     0.04       0.33 r
  s1/U6521/Y (OR2X2)                                      0.05       0.38 r
  s1/U6523/Y (INVX1)                                      0.02       0.39 f
  s1/U15889/Y (NAND3X1)                                   0.03       0.43 r
  s1/U15888/Y (NOR3X1)                                    0.03       0.46 f
  s1/U15887/Y (AOI21X1)                                   0.02       0.48 r
  s1/U6431/Y (INVX1)                                      0.02       0.50 f
  s1/U6436/Y (NOR2X1)                                     0.03       0.53 r
  s1/U6437/Y (INVX1)                                      0.02       0.55 f
  s1/U6324/Y (OR2X2)                                      0.04       0.59 f
  s1/U6493/Y (AND2X2)                                     0.03       0.62 f
  s1/U6495/Y (INVX1)                                      0.00       0.62 r
  s1/U9136/Y (OAI21X1)                                    0.01       0.63 f
  s1/U16458/Y (AOI22X1)                                   0.04       0.66 r
  s1/U6595/Y (BUFX2)                                      0.04       0.70 r
  s1/U6031/Y (INVX1)                                      0.02       0.72 f
  s1/U6376/Y (NOR2X1)                                     0.03       0.74 r
  s1/U6378/Y (INVX1)                                      0.02       0.76 f
  s1/U6204/Y (OR2X2)                                      0.04       0.80 f
  s1/U6092/Y (INVX1)                                      0.00       0.80 r
  s1/U6127/Y (AND2X2)                                     0.03       0.83 r
  s1/U6083/Y (OR2X2)                                      0.04       0.87 r
  s1/U6084/Y (INVX1)                                      0.01       0.88 f
  s1/U9029/Y (NAND2X1)                                    0.01       0.90 r
  s1/U6515/Y (OR2X2)                                      0.04       0.94 r
  s1/U6151/Y (NOR3X1)                                     0.02       0.96 f
  s1/U6030/Y (INVX1)                                      0.01       0.97 r
  s1/U6569/Y (AND2X2)                                     0.03       1.00 r
  s1/U6571/Y (INVX1)                                      0.02       1.02 f
  s1/U22011/Y (OAI21X1)                                   0.05       1.07 r
  s1/instruction<12> (stage1)                             0.00       1.07 r
  U1036/Y (AND2X2)                                        0.04       1.10 r
  U1033/Y (NOR3X1)                                        0.02       1.12 f
  U1034/Y (INVX2)                                         0.02       1.14 r
  U1654/Y (AOI21X1)                                       0.01       1.15 f
  U1415/Y (BUFX2)                                         0.04       1.19 f
  U2372/Y (OAI21X1)                                       0.02       1.21 r
  U2373/Y (NAND3X1)                                       0.02       1.23 f
  U1416/Y (BUFX2)                                         0.04       1.26 f
  U1397/Y (BUFX2)                                         0.03       1.30 f
  U1644/Y (NAND2X1)                                       0.01       1.30 r
  U1423/Y (AND2X2)                                        0.05       1.35 r
  U1424/Y (INVX1)                                         0.02       1.37 f
  U1461/Y (INVX1)                                         0.01       1.38 r
  U2392/Y (OAI21X1)                                       0.01       1.40 f
  s1/pcPlus2_in<4> (stage1)                               0.00       1.40 f
  s1/U21971/Y (NOR2X1)                                    0.03       1.43 r
  s1/U9164/Y (NOR2X1)                                     0.02       1.44 f
  s1/currPC_reg/dff4/state_reg/D (DFFPOSX1)               0.00       1.44 f
  data arrival time                                                  1.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s1/currPC_reg/dff4/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s1/currPC_reg/dff2/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s1/U9184/Y (OR2X2)                                      0.05       0.16 f
  s1/U16455/Y (NAND2X1)                                   0.01       0.17 r
  s1/U6380/Y (INVX1)                                      0.02       0.19 f
  s1/U6384/Y (NOR2X1)                                     0.03       0.22 r
  s1/U6386/Y (INVX1)                                      0.02       0.24 f
  s1/U6322/Y (OR2X2)                                      0.04       0.28 f
  s1/U16448/Y (NAND2X1)                                   0.01       0.29 r
  s1/U6751/Y (AND2X2)                                     0.04       0.33 r
  s1/U6521/Y (OR2X2)                                      0.05       0.38 r
  s1/U6523/Y (INVX1)                                      0.02       0.39 f
  s1/U15889/Y (NAND3X1)                                   0.03       0.43 r
  s1/U15888/Y (NOR3X1)                                    0.03       0.46 f
  s1/U15887/Y (AOI21X1)                                   0.02       0.48 r
  s1/U6431/Y (INVX1)                                      0.02       0.50 f
  s1/U6436/Y (NOR2X1)                                     0.03       0.53 r
  s1/U6437/Y (INVX1)                                      0.02       0.55 f
  s1/U6324/Y (OR2X2)                                      0.04       0.59 f
  s1/U6493/Y (AND2X2)                                     0.03       0.62 f
  s1/U6495/Y (INVX1)                                      0.00       0.62 r
  s1/U9136/Y (OAI21X1)                                    0.01       0.63 f
  s1/U16458/Y (AOI22X1)                                   0.04       0.66 r
  s1/U6595/Y (BUFX2)                                      0.04       0.70 r
  s1/U6031/Y (INVX1)                                      0.02       0.72 f
  s1/U6376/Y (NOR2X1)                                     0.03       0.74 r
  s1/U6378/Y (INVX1)                                      0.02       0.76 f
  s1/U6204/Y (OR2X2)                                      0.04       0.80 f
  s1/U6092/Y (INVX1)                                      0.00       0.80 r
  s1/U6127/Y (AND2X2)                                     0.03       0.83 r
  s1/U6083/Y (OR2X2)                                      0.04       0.87 r
  s1/U6084/Y (INVX1)                                      0.01       0.88 f
  s1/U9029/Y (NAND2X1)                                    0.01       0.90 r
  s1/U6515/Y (OR2X2)                                      0.04       0.94 r
  s1/U6151/Y (NOR3X1)                                     0.02       0.96 f
  s1/U6030/Y (INVX1)                                      0.01       0.97 r
  s1/U6569/Y (AND2X2)                                     0.03       1.00 r
  s1/U6571/Y (INVX1)                                      0.02       1.02 f
  s1/U22011/Y (OAI21X1)                                   0.05       1.07 r
  s1/instruction<12> (stage1)                             0.00       1.07 r
  U1036/Y (AND2X2)                                        0.04       1.10 r
  U1033/Y (NOR3X1)                                        0.02       1.12 f
  U1034/Y (INVX2)                                         0.02       1.14 r
  U1654/Y (AOI21X1)                                       0.01       1.15 f
  U1415/Y (BUFX2)                                         0.04       1.19 f
  U2372/Y (OAI21X1)                                       0.02       1.21 r
  U2373/Y (NAND3X1)                                       0.02       1.23 f
  U1416/Y (BUFX2)                                         0.04       1.26 f
  U1397/Y (BUFX2)                                         0.03       1.30 f
  U1644/Y (NAND2X1)                                       0.01       1.30 r
  U1423/Y (AND2X2)                                        0.05       1.35 r
  U1424/Y (INVX1)                                         0.02       1.37 f
  U1461/Y (INVX1)                                         0.01       1.38 r
  U2381/Y (OAI21X1)                                       0.01       1.40 f
  s1/pcPlus2_in<2> (stage1)                               0.00       1.40 f
  s1/U17072/Y (NOR2X1)                                    0.03       1.43 r
  s1/U9182/Y (NOR2X1)                                     0.01       1.44 f
  s1/currPC_reg/dff2/state_reg/D (DFFPOSX1)               0.00       1.44 f
  data arrival time                                                  1.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s1/currPC_reg/dff2/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: p1/pcPlus2_s1_reg/dff15/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s1/U9184/Y (OR2X2)                                      0.05       0.16 f
  s1/U16455/Y (NAND2X1)                                   0.01       0.17 r
  s1/U6380/Y (INVX1)                                      0.02       0.19 f
  s1/U6384/Y (NOR2X1)                                     0.03       0.22 r
  s1/U6386/Y (INVX1)                                      0.02       0.24 f
  s1/U6322/Y (OR2X2)                                      0.04       0.28 f
  s1/U16448/Y (NAND2X1)                                   0.01       0.29 r
  s1/U6751/Y (AND2X2)                                     0.04       0.33 r
  s1/U6521/Y (OR2X2)                                      0.05       0.38 r
  s1/U6523/Y (INVX1)                                      0.02       0.39 f
  s1/U15889/Y (NAND3X1)                                   0.03       0.43 r
  s1/U15888/Y (NOR3X1)                                    0.03       0.46 f
  s1/U15887/Y (AOI21X1)                                   0.02       0.48 r
  s1/U6431/Y (INVX1)                                      0.02       0.50 f
  s1/U6436/Y (NOR2X1)                                     0.03       0.53 r
  s1/U6437/Y (INVX1)                                      0.02       0.55 f
  s1/U6324/Y (OR2X2)                                      0.04       0.59 f
  s1/U6493/Y (AND2X2)                                     0.03       0.62 f
  s1/U6495/Y (INVX1)                                      0.00       0.62 r
  s1/U9136/Y (OAI21X1)                                    0.01       0.63 f
  s1/U16458/Y (AOI22X1)                                   0.04       0.66 r
  s1/U6595/Y (BUFX2)                                      0.04       0.70 r
  s1/U6031/Y (INVX1)                                      0.02       0.72 f
  s1/U6376/Y (NOR2X1)                                     0.03       0.74 r
  s1/U6378/Y (INVX1)                                      0.02       0.76 f
  s1/U6204/Y (OR2X2)                                      0.04       0.80 f
  s1/U6092/Y (INVX1)                                      0.00       0.80 r
  s1/U6127/Y (AND2X2)                                     0.03       0.83 r
  s1/U6083/Y (OR2X2)                                      0.04       0.87 r
  s1/U6084/Y (INVX1)                                      0.01       0.88 f
  s1/U9029/Y (NAND2X1)                                    0.01       0.90 r
  s1/U6515/Y (OR2X2)                                      0.04       0.94 r
  s1/U6151/Y (NOR3X1)                                     0.02       0.96 f
  s1/U6030/Y (INVX1)                                      0.01       0.97 r
  s1/U6569/Y (AND2X2)                                     0.03       1.00 r
  s1/U6571/Y (INVX1)                                      0.02       1.02 f
  s1/U22011/Y (OAI21X1)                                   0.05       1.07 r
  s1/instruction<12> (stage1)                             0.00       1.07 r
  U1036/Y (AND2X2)                                        0.04       1.10 r
  U1033/Y (NOR3X1)                                        0.02       1.12 f
  U1034/Y (INVX2)                                         0.02       1.14 r
  U1654/Y (AOI21X1)                                       0.01       1.15 f
  U1415/Y (BUFX2)                                         0.04       1.19 f
  U2358/Y (OAI21X1)                                       0.03       1.22 r
  U2363/Y (NAND3X1)                                       0.02       1.24 f
  U1414/Y (BUFX2)                                         0.04       1.27 f
  U2461/Y (AOI22X1)                                       0.04       1.31 r
  U1410/Y (INVX1)                                         0.03       1.33 f
  U1405/Y (OR2X2)                                         0.04       1.37 f
  U1399/Y (OR2X2)                                         0.05       1.42 f
  U1688/Y (INVX1)                                         0.00       1.42 r
  U2462/Y (NOR2X1)                                        0.01       1.43 f
  p1/pcPlus2_s1_reg/dff15/state_reg/D (DFFPOSX1)          0.00       1.43 f
  data arrival time                                                  1.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  p1/pcPlus2_s1_reg/dff15/state_reg/CLK (DFFPOSX1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.49


  Startpoint: s4/DM/twoWayStateMach/stateReg[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s1/currPC_reg/dff8/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U8680/Y (INVX1)                                      0.01       0.11 r
  s4/U8681/Y (INVX1)                                      0.01       0.13 f
  s4/U17369/Y (OAI21X1)                                   0.04       0.17 r
  s4/U17368/Y (NAND3X1)                                   0.02       0.19 f
  s4/U17364/Y (NAND3X1)                                   0.03       0.23 r
  s4/U9091/Y (BUFX2)                                      0.04       0.27 r
  s4/U17892/Y (MUX2X1)                                    0.04       0.31 r
  s4/U9066/Y (AND2X2)                                     0.04       0.34 r
  s4/U503/Y (INVX1)                                       0.02       0.36 f
  s4/U22689/Y (NAND3X1)                                   0.03       0.39 r
  s4/U8989/Y (AND2X2)                                     0.04       0.43 r
  s4/U17353/Y (AOI22X1)                                   0.02       0.44 f
  s4/U8996/Y (BUFX2)                                      0.04       0.48 f
  s4/U9426/Y (AND2X2)                                     0.03       0.52 f
  s4/U14763/Y (AOI21X1)                                   0.03       0.55 r
  s4/U9002/Y (BUFX2)                                      0.04       0.58 r
  s4/U9676/Y (INVX1)                                      0.02       0.61 f
  s4/U9677/Y (INVX1)                                      0.01       0.62 r
  s4/U22572/Y (NAND2X1)                                   0.01       0.63 f
  s4/U9746/Y (INVX1)                                      0.01       0.64 r
  s4/U9219/Y (INVX1)                                      0.02       0.66 f
  s4/U10887/Y (OAI21X1)                                   0.05       0.71 r
  s4/U17401/Y (AOI22X1)                                   0.04       0.75 f
  s4/U8971/Y (INVX1)                                      0.01       0.76 r
  s4/U5/Y (OR2X2)                                         0.04       0.79 r
  s4/U8882/Y (NOR2X1)                                     0.01       0.80 f
  s4/U8970/Y (INVX1)                                      0.00       0.80 r
  s4/U10885/Y (INVX1)                                     0.01       0.82 f
  s4/U10973/Y (INVX1)                                     0.01       0.83 r
  s4/U10971/Y (NAND2X1)                                   0.01       0.84 f
  s4/U10972/Y (NAND2X1)                                   0.02       0.85 r
  s4/U17916/Y (AOI21X1)                                   0.02       0.87 f
  s4/U8924/Y (AND2X2)                                     0.04       0.91 f
  s4/U17924/Y (NAND3X1)                                   0.03       0.94 r
  s4/U9017/Y (BUFX2)                                      0.04       0.98 r
  s4/U8957/Y (AND2X2)                                     0.03       1.01 r
  s4/U8958/Y (INVX1)                                      0.02       1.03 f
  s4/U17943/Y (NOR3X1)                                    0.03       1.06 r
  s4/U17944/Y (AOI22X1)                                   0.03       1.08 f
  s4/U10611/Y (AND2X2)                                    0.04       1.12 f
  s4/U22693/Y (NAND3X1)                                   0.03       1.15 r
  s4/U9038/Y (BUFX2)                                      0.04       1.19 r
  s4/Stall (stage4)                                       0.00       1.19 r
  U1030/Y (INVX1)                                         0.02       1.21 f
  U1028/Y (INVX1)                                         0.00       1.21 r
  U1029/Y (INVX1)                                         0.02       1.23 f
  U1636/Y (AND2X2)                                        0.04       1.27 f
  U1568/Y (INVX1)                                         0.00       1.26 r
  U1391/Y (OR2X2)                                         0.04       1.30 r
  U1551/Y (INVX1)                                         0.02       1.32 f
  U2416/Y (AOI21X1)                                       0.04       1.36 r
  U2417/Y (OAI21X1)                                       0.02       1.38 f
  s1/pcPlus2_in<8> (stage1)                               0.00       1.38 f
  s1/U21958/Y (NOR2X1)                                    0.03       1.41 r
  s1/U9208/Y (NOR2X1)                                     0.01       1.42 f
  s1/currPC_reg/dff8/state_reg/D (DFFPOSX1)               0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s1/currPC_reg/dff8/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s1/currPC_reg/dff0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s1/instrucMem/twoWayStateMach/stateReg[1]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s1/U9184/Y (OR2X2)                                      0.05       0.16 f
  s1/U16455/Y (NAND2X1)                                   0.01       0.17 r
  s1/U6380/Y (INVX1)                                      0.02       0.19 f
  s1/U6384/Y (NOR2X1)                                     0.03       0.22 r
  s1/U6386/Y (INVX1)                                      0.02       0.24 f
  s1/U6322/Y (OR2X2)                                      0.04       0.28 f
  s1/U16448/Y (NAND2X1)                                   0.01       0.29 r
  s1/U6751/Y (AND2X2)                                     0.04       0.33 r
  s1/U6521/Y (OR2X2)                                      0.05       0.38 r
  s1/U6523/Y (INVX1)                                      0.02       0.39 f
  s1/U15889/Y (NAND3X1)                                   0.03       0.43 r
  s1/U15888/Y (NOR3X1)                                    0.03       0.46 f
  s1/U15887/Y (AOI21X1)                                   0.02       0.48 r
  s1/U6431/Y (INVX1)                                      0.02       0.50 f
  s1/U6436/Y (NOR2X1)                                     0.03       0.53 r
  s1/U6437/Y (INVX1)                                      0.02       0.55 f
  s1/U6324/Y (OR2X2)                                      0.04       0.59 f
  s1/U6493/Y (AND2X2)                                     0.03       0.62 f
  s1/U6495/Y (INVX1)                                      0.00       0.62 r
  s1/U9136/Y (OAI21X1)                                    0.01       0.63 f
  s1/U16458/Y (AOI22X1)                                   0.04       0.66 r
  s1/U6595/Y (BUFX2)                                      0.04       0.70 r
  s1/U6031/Y (INVX1)                                      0.02       0.72 f
  s1/U6376/Y (NOR2X1)                                     0.03       0.74 r
  s1/U6378/Y (INVX1)                                      0.02       0.76 f
  s1/U6204/Y (OR2X2)                                      0.04       0.80 f
  s1/U6092/Y (INVX1)                                      0.00       0.80 r
  s1/U6127/Y (AND2X2)                                     0.03       0.83 r
  s1/U6083/Y (OR2X2)                                      0.04       0.87 r
  s1/U6084/Y (INVX1)                                      0.01       0.88 f
  s1/U9029/Y (NAND2X1)                                    0.01       0.90 r
  s1/U6515/Y (OR2X2)                                      0.04       0.94 r
  s1/U6151/Y (NOR3X1)                                     0.02       0.96 f
  s1/U6030/Y (INVX1)                                      0.01       0.97 r
  s1/U6569/Y (AND2X2)                                     0.03       1.00 r
  s1/U6571/Y (INVX1)                                      0.02       1.02 f
  s1/U22011/Y (OAI21X1)                                   0.05       1.07 r
  s1/instruction<12> (stage1)                             0.00       1.07 r
  U1036/Y (AND2X2)                                        0.04       1.10 r
  U1033/Y (NOR3X1)                                        0.02       1.12 f
  U1034/Y (INVX2)                                         0.02       1.14 r
  U1654/Y (AOI21X1)                                       0.01       1.15 f
  U1415/Y (BUFX2)                                         0.04       1.19 f
  U2358/Y (OAI21X1)                                       0.03       1.22 r
  U2363/Y (NAND3X1)                                       0.02       1.24 f
  U1414/Y (BUFX2)                                         0.04       1.27 f
  U1390/Y (AND2X2)                                        0.04       1.31 f
  U1088/Y (INVX1)                                         0.00       1.30 r
  U2364/Y (OAI21X1)                                       0.01       1.32 f
  U2365/Y (AOI21X1)                                       0.02       1.33 r
  U1412/Y (AND2X2)                                        0.04       1.37 r
  U1413/Y (INVX1)                                         0.02       1.38 f
  s1/pcPlus2_in<0> (stage1)                               0.00       1.38 f
  s1/U5998/Y (INVX1)                                      0.00       1.38 r
  s1/U5997/Y (AND2X2)                                     0.03       1.41 r
  s1/U16532/Y (NOR2X1)                                    0.01       1.42 f
  s1/currPC_reg/dff0/state_reg/D (DFFPOSX1)               0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s1/currPC_reg/dff0/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: s4/DM/twoWayStateMach/stateReg[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s1/currPC_reg/dff9/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U8680/Y (INVX1)                                      0.01       0.11 r
  s4/U8681/Y (INVX1)                                      0.01       0.13 f
  s4/U17369/Y (OAI21X1)                                   0.04       0.17 r
  s4/U17368/Y (NAND3X1)                                   0.02       0.19 f
  s4/U17364/Y (NAND3X1)                                   0.03       0.23 r
  s4/U9091/Y (BUFX2)                                      0.04       0.27 r
  s4/U17892/Y (MUX2X1)                                    0.04       0.31 r
  s4/U9066/Y (AND2X2)                                     0.04       0.34 r
  s4/U503/Y (INVX1)                                       0.02       0.36 f
  s4/U22689/Y (NAND3X1)                                   0.03       0.39 r
  s4/U8989/Y (AND2X2)                                     0.04       0.43 r
  s4/U17353/Y (AOI22X1)                                   0.02       0.44 f
  s4/U8996/Y (BUFX2)                                      0.04       0.48 f
  s4/U9426/Y (AND2X2)                                     0.03       0.52 f
  s4/U14763/Y (AOI21X1)                                   0.03       0.55 r
  s4/U9002/Y (BUFX2)                                      0.04       0.58 r
  s4/U9676/Y (INVX1)                                      0.02       0.61 f
  s4/U9677/Y (INVX1)                                      0.01       0.62 r
  s4/U22572/Y (NAND2X1)                                   0.01       0.63 f
  s4/U9746/Y (INVX1)                                      0.01       0.64 r
  s4/U9219/Y (INVX1)                                      0.02       0.66 f
  s4/U10887/Y (OAI21X1)                                   0.05       0.71 r
  s4/U17401/Y (AOI22X1)                                   0.04       0.75 f
  s4/U8971/Y (INVX1)                                      0.01       0.76 r
  s4/U5/Y (OR2X2)                                         0.04       0.79 r
  s4/U8882/Y (NOR2X1)                                     0.01       0.80 f
  s4/U8970/Y (INVX1)                                      0.00       0.80 r
  s4/U10885/Y (INVX1)                                     0.01       0.82 f
  s4/U10973/Y (INVX1)                                     0.01       0.83 r
  s4/U10971/Y (NAND2X1)                                   0.01       0.84 f
  s4/U10972/Y (NAND2X1)                                   0.02       0.85 r
  s4/U17916/Y (AOI21X1)                                   0.02       0.87 f
  s4/U8924/Y (AND2X2)                                     0.04       0.91 f
  s4/U17924/Y (NAND3X1)                                   0.03       0.94 r
  s4/U9017/Y (BUFX2)                                      0.04       0.98 r
  s4/U8957/Y (AND2X2)                                     0.03       1.01 r
  s4/U8958/Y (INVX1)                                      0.02       1.03 f
  s4/U17943/Y (NOR3X1)                                    0.03       1.06 r
  s4/U17944/Y (AOI22X1)                                   0.03       1.08 f
  s4/U10611/Y (AND2X2)                                    0.04       1.12 f
  s4/U22693/Y (NAND3X1)                                   0.03       1.15 r
  s4/U9038/Y (BUFX2)                                      0.04       1.19 r
  s4/Stall (stage4)                                       0.00       1.19 r
  U1030/Y (INVX1)                                         0.02       1.21 f
  U1028/Y (INVX1)                                         0.00       1.21 r
  U1029/Y (INVX1)                                         0.02       1.23 f
  U1636/Y (AND2X2)                                        0.04       1.27 f
  U1568/Y (INVX1)                                         0.00       1.26 r
  U1391/Y (OR2X2)                                         0.04       1.30 r
  U1552/Y (INVX1)                                         0.02       1.32 f
  U2422/Y (AOI21X1)                                       0.04       1.36 r
  U2423/Y (OAI21X1)                                       0.02       1.38 f
  s1/pcPlus2_in<9> (stage1)                               0.00       1.38 f
  s1/U21955/Y (NOR2X1)                                    0.03       1.41 r
  s1/U9152/Y (NOR2X1)                                     0.01       1.42 f
  s1/currPC_reg/dff9/state_reg/D (DFFPOSX1)               0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s1/currPC_reg/dff9/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: s4/DM/twoWayStateMach/stateReg[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s1/currPC_reg/dff10/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[0]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U8680/Y (INVX1)                                      0.01       0.11 r
  s4/U8681/Y (INVX1)                                      0.01       0.13 f
  s4/U17369/Y (OAI21X1)                                   0.04       0.17 r
  s4/U17368/Y (NAND3X1)                                   0.02       0.19 f
  s4/U17364/Y (NAND3X1)                                   0.03       0.23 r
  s4/U9091/Y (BUFX2)                                      0.04       0.27 r
  s4/U17892/Y (MUX2X1)                                    0.04       0.31 r
  s4/U9066/Y (AND2X2)                                     0.04       0.34 r
  s4/U503/Y (INVX1)                                       0.02       0.36 f
  s4/U22689/Y (NAND3X1)                                   0.03       0.39 r
  s4/U8989/Y (AND2X2)                                     0.04       0.43 r
  s4/U17353/Y (AOI22X1)                                   0.02       0.44 f
  s4/U8996/Y (BUFX2)                                      0.04       0.48 f
  s4/U9426/Y (AND2X2)                                     0.03       0.52 f
  s4/U14763/Y (AOI21X1)                                   0.03       0.55 r
  s4/U9002/Y (BUFX2)                                      0.04       0.58 r
  s4/U9676/Y (INVX1)                                      0.02       0.61 f
  s4/U9677/Y (INVX1)                                      0.01       0.62 r
  s4/U22572/Y (NAND2X1)                                   0.01       0.63 f
  s4/U9746/Y (INVX1)                                      0.01       0.64 r
  s4/U9219/Y (INVX1)                                      0.02       0.66 f
  s4/U10887/Y (OAI21X1)                                   0.05       0.71 r
  s4/U17401/Y (AOI22X1)                                   0.04       0.75 f
  s4/U8971/Y (INVX1)                                      0.01       0.76 r
  s4/U5/Y (OR2X2)                                         0.04       0.79 r
  s4/U8882/Y (NOR2X1)                                     0.01       0.80 f
  s4/U8970/Y (INVX1)                                      0.00       0.80 r
  s4/U10885/Y (INVX1)                                     0.01       0.82 f
  s4/U10973/Y (INVX1)                                     0.01       0.83 r
  s4/U10971/Y (NAND2X1)                                   0.01       0.84 f
  s4/U10972/Y (NAND2X1)                                   0.02       0.85 r
  s4/U17916/Y (AOI21X1)                                   0.02       0.87 f
  s4/U8924/Y (AND2X2)                                     0.04       0.91 f
  s4/U17924/Y (NAND3X1)                                   0.03       0.94 r
  s4/U9017/Y (BUFX2)                                      0.04       0.98 r
  s4/U8957/Y (AND2X2)                                     0.03       1.01 r
  s4/U8958/Y (INVX1)                                      0.02       1.03 f
  s4/U17943/Y (NOR3X1)                                    0.03       1.06 r
  s4/U17944/Y (AOI22X1)                                   0.03       1.08 f
  s4/U10611/Y (AND2X2)                                    0.04       1.12 f
  s4/U22693/Y (NAND3X1)                                   0.03       1.15 r
  s4/U9038/Y (BUFX2)                                      0.04       1.19 r
  s4/Stall (stage4)                                       0.00       1.19 r
  U1030/Y (INVX1)                                         0.02       1.21 f
  U1028/Y (INVX1)                                         0.00       1.21 r
  U1029/Y (INVX1)                                         0.02       1.23 f
  U1636/Y (AND2X2)                                        0.04       1.27 f
  U1568/Y (INVX1)                                         0.00       1.26 r
  U1391/Y (OR2X2)                                         0.04       1.30 r
  U1551/Y (INVX1)                                         0.02       1.32 f
  U2428/Y (AOI21X1)                                       0.04       1.36 r
  U2429/Y (OAI21X1)                                       0.02       1.38 f
  s1/pcPlus2_in<10> (stage1)                              0.00       1.38 f
  s1/U21952/Y (NOR2X1)                                    0.03       1.41 r
  s1/U9155/Y (NOR2X1)                                     0.01       1.42 f
  s1/currPC_reg/dff10/state_reg/D (DFFPOSX1)              0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s1/currPC_reg/dff10/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: s4/DM/twoWayStateMach/stateReg[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4/DM/c0/mem_w1/mem_reg<16><8>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U10961/Y (INVX1)                                     0.02       0.13 r
  s4/U10820/Y (INVX1)                                     0.02       0.16 f
  s4/U9655/Y (NAND3X1)                                    0.03       0.19 r
  s4/U17385/Y (NAND3X1)                                   0.02       0.21 f
  s4/U17384/Y (NAND2X1)                                   0.01       0.22 r
  s4/U17383/Y (OAI21X1)                                   0.02       0.25 f
  s4/U8914/Y (INVX2)                                      0.02       0.27 r
  s4/U9602/Y (INVX1)                                      0.02       0.29 f
  s4/U9330/Y (INVX1)                                      0.01       0.30 r
  s4/U10742/Y (INVX1)                                     0.02       0.31 f
  s4/U11161/Y (NOR3X1)                                    0.04       0.35 r
  s4/U8669/Y (INVX2)                                      0.03       0.38 f
  s4/U16964/Y (NOR2X1)                                    0.04       0.42 r
  s4/U16963/Y (NOR2X1)                                    0.02       0.43 f
  s4/U16961/Y (NAND3X1)                                   0.03       0.46 r
  s4/U16955/Y (NOR2X1)                                    0.02       0.49 f
  s4/U16954/Y (AOI21X1)                                   0.01       0.50 r
  s4/U9035/Y (BUFX2)                                      0.04       0.54 r
  s4/U9051/Y (AND2X2)                                     0.03       0.57 r
  s4/U9053/Y (INVX1)                                      0.02       0.59 f
  s4/U9625/Y (NAND2X1)                                    0.03       0.61 r
  s4/U22574/Y (OAI21X1)                                   0.02       0.63 f
  s4/U10908/Y (INVX1)                                     0.00       0.63 r
  s4/U10909/Y (INVX1)                                     0.01       0.65 f
  s4/U17401/Y (AOI22X1)                                   0.03       0.67 r
  s4/U8971/Y (INVX1)                                      0.02       0.70 f
  s4/U5/Y (OR2X2)                                         0.04       0.73 f
  s4/U8882/Y (NOR2X1)                                     0.03       0.76 r
  s4/U8970/Y (INVX1)                                      0.02       0.78 f
  s4/U10885/Y (INVX1)                                     0.00       0.79 r
  s4/U10973/Y (INVX1)                                     0.02       0.80 f
  s4/U17904/Y (AOI22X1)                                   0.04       0.84 r
  s4/U9024/Y (INVX1)                                      0.03       0.87 f
  s4/U8915/Y (OR2X2)                                      0.05       0.92 f
  s4/U500/Y (OR2X2)                                       0.04       0.95 f
  s4/U499/Y (NOR2X1)                                      0.03       0.98 r
  s4/DM/twoWayStateMach/C617/Y (AND2X2)                   0.04       1.02 r
  s4/U418/Y (INVX1)                                       0.02       1.05 f
  s4/U17932/Y (OAI21X1)                                   0.04       1.09 r
  s4/U10646/Y (AND2X2)                                    0.04       1.13 r
  s4/U9009/Y (AND2X2)                                     0.03       1.16 r
  s4/U9010/Y (INVX1)                                      0.02       1.18 f
  s4/U10675/Y (OAI21X1)                                   0.03       1.21 r
  s4/U9674/Y (AND2X2)                                     0.04       1.25 r
  s4/U8556/Y (INVX2)                                      0.03       1.27 f
  s4/U17499/Y (INVX8)                                     0.02       1.30 r
  s4/U8484/Y (AND2X2)                                     0.04       1.33 r
  s4/U8618/Y (INVX4)                                      0.03       1.36 f
  s4/U11093/Y (INVX8)                                     0.02       1.39 r
  s4/U18701/Y (MUX2X1)                                    0.03       1.42 f
  s4/DM/c0/mem_w1/mem_reg<16><8>/D (DFFPOSX1)             0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s4/DM/c0/mem_w1/mem_reg<16><8>/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: s4/DM/twoWayStateMach/stateReg[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4/DM/c0/mem_w1/mem_reg<16><9>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U10961/Y (INVX1)                                     0.02       0.13 r
  s4/U10820/Y (INVX1)                                     0.02       0.16 f
  s4/U9655/Y (NAND3X1)                                    0.03       0.19 r
  s4/U17385/Y (NAND3X1)                                   0.02       0.21 f
  s4/U17384/Y (NAND2X1)                                   0.01       0.22 r
  s4/U17383/Y (OAI21X1)                                   0.02       0.25 f
  s4/U8914/Y (INVX2)                                      0.02       0.27 r
  s4/U9602/Y (INVX1)                                      0.02       0.29 f
  s4/U9330/Y (INVX1)                                      0.01       0.30 r
  s4/U10742/Y (INVX1)                                     0.02       0.31 f
  s4/U11161/Y (NOR3X1)                                    0.04       0.35 r
  s4/U8669/Y (INVX2)                                      0.03       0.38 f
  s4/U16964/Y (NOR2X1)                                    0.04       0.42 r
  s4/U16963/Y (NOR2X1)                                    0.02       0.43 f
  s4/U16961/Y (NAND3X1)                                   0.03       0.46 r
  s4/U16955/Y (NOR2X1)                                    0.02       0.49 f
  s4/U16954/Y (AOI21X1)                                   0.01       0.50 r
  s4/U9035/Y (BUFX2)                                      0.04       0.54 r
  s4/U9051/Y (AND2X2)                                     0.03       0.57 r
  s4/U9053/Y (INVX1)                                      0.02       0.59 f
  s4/U9625/Y (NAND2X1)                                    0.03       0.61 r
  s4/U22574/Y (OAI21X1)                                   0.02       0.63 f
  s4/U10908/Y (INVX1)                                     0.00       0.63 r
  s4/U10909/Y (INVX1)                                     0.01       0.65 f
  s4/U17401/Y (AOI22X1)                                   0.03       0.67 r
  s4/U8971/Y (INVX1)                                      0.02       0.70 f
  s4/U5/Y (OR2X2)                                         0.04       0.73 f
  s4/U8882/Y (NOR2X1)                                     0.03       0.76 r
  s4/U8970/Y (INVX1)                                      0.02       0.78 f
  s4/U10885/Y (INVX1)                                     0.00       0.79 r
  s4/U10973/Y (INVX1)                                     0.02       0.80 f
  s4/U17904/Y (AOI22X1)                                   0.04       0.84 r
  s4/U9024/Y (INVX1)                                      0.03       0.87 f
  s4/U8915/Y (OR2X2)                                      0.05       0.92 f
  s4/U500/Y (OR2X2)                                       0.04       0.95 f
  s4/U499/Y (NOR2X1)                                      0.03       0.98 r
  s4/DM/twoWayStateMach/C617/Y (AND2X2)                   0.04       1.02 r
  s4/U418/Y (INVX1)                                       0.02       1.05 f
  s4/U17932/Y (OAI21X1)                                   0.04       1.09 r
  s4/U10646/Y (AND2X2)                                    0.04       1.13 r
  s4/U9009/Y (AND2X2)                                     0.03       1.16 r
  s4/U9010/Y (INVX1)                                      0.02       1.18 f
  s4/U10675/Y (OAI21X1)                                   0.03       1.21 r
  s4/U9674/Y (AND2X2)                                     0.04       1.25 r
  s4/U8556/Y (INVX2)                                      0.03       1.27 f
  s4/U17499/Y (INVX8)                                     0.02       1.30 r
  s4/U8484/Y (AND2X2)                                     0.04       1.33 r
  s4/U8618/Y (INVX4)                                      0.03       1.36 f
  s4/U11093/Y (INVX8)                                     0.02       1.39 r
  s4/U18700/Y (MUX2X1)                                    0.03       1.42 f
  s4/DM/c0/mem_w1/mem_reg<16><9>/D (DFFPOSX1)             0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s4/DM/c0/mem_w1/mem_reg<16><9>/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: s4/DM/twoWayStateMach/stateReg[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4/DM/c0/mem_w1/mem_reg<16><10>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U10961/Y (INVX1)                                     0.02       0.13 r
  s4/U10820/Y (INVX1)                                     0.02       0.16 f
  s4/U9655/Y (NAND3X1)                                    0.03       0.19 r
  s4/U17385/Y (NAND3X1)                                   0.02       0.21 f
  s4/U17384/Y (NAND2X1)                                   0.01       0.22 r
  s4/U17383/Y (OAI21X1)                                   0.02       0.25 f
  s4/U8914/Y (INVX2)                                      0.02       0.27 r
  s4/U9602/Y (INVX1)                                      0.02       0.29 f
  s4/U9330/Y (INVX1)                                      0.01       0.30 r
  s4/U10742/Y (INVX1)                                     0.02       0.31 f
  s4/U11161/Y (NOR3X1)                                    0.04       0.35 r
  s4/U8669/Y (INVX2)                                      0.03       0.38 f
  s4/U16964/Y (NOR2X1)                                    0.04       0.42 r
  s4/U16963/Y (NOR2X1)                                    0.02       0.43 f
  s4/U16961/Y (NAND3X1)                                   0.03       0.46 r
  s4/U16955/Y (NOR2X1)                                    0.02       0.49 f
  s4/U16954/Y (AOI21X1)                                   0.01       0.50 r
  s4/U9035/Y (BUFX2)                                      0.04       0.54 r
  s4/U9051/Y (AND2X2)                                     0.03       0.57 r
  s4/U9053/Y (INVX1)                                      0.02       0.59 f
  s4/U9625/Y (NAND2X1)                                    0.03       0.61 r
  s4/U22574/Y (OAI21X1)                                   0.02       0.63 f
  s4/U10908/Y (INVX1)                                     0.00       0.63 r
  s4/U10909/Y (INVX1)                                     0.01       0.65 f
  s4/U17401/Y (AOI22X1)                                   0.03       0.67 r
  s4/U8971/Y (INVX1)                                      0.02       0.70 f
  s4/U5/Y (OR2X2)                                         0.04       0.73 f
  s4/U8882/Y (NOR2X1)                                     0.03       0.76 r
  s4/U8970/Y (INVX1)                                      0.02       0.78 f
  s4/U10885/Y (INVX1)                                     0.00       0.79 r
  s4/U10973/Y (INVX1)                                     0.02       0.80 f
  s4/U17904/Y (AOI22X1)                                   0.04       0.84 r
  s4/U9024/Y (INVX1)                                      0.03       0.87 f
  s4/U8915/Y (OR2X2)                                      0.05       0.92 f
  s4/U500/Y (OR2X2)                                       0.04       0.95 f
  s4/U499/Y (NOR2X1)                                      0.03       0.98 r
  s4/DM/twoWayStateMach/C617/Y (AND2X2)                   0.04       1.02 r
  s4/U418/Y (INVX1)                                       0.02       1.05 f
  s4/U17932/Y (OAI21X1)                                   0.04       1.09 r
  s4/U10646/Y (AND2X2)                                    0.04       1.13 r
  s4/U9009/Y (AND2X2)                                     0.03       1.16 r
  s4/U9010/Y (INVX1)                                      0.02       1.18 f
  s4/U10675/Y (OAI21X1)                                   0.03       1.21 r
  s4/U9674/Y (AND2X2)                                     0.04       1.25 r
  s4/U8556/Y (INVX2)                                      0.03       1.27 f
  s4/U17499/Y (INVX8)                                     0.02       1.30 r
  s4/U8484/Y (AND2X2)                                     0.04       1.33 r
  s4/U8618/Y (INVX4)                                      0.03       1.36 f
  s4/U11093/Y (INVX8)                                     0.02       1.39 r
  s4/U18699/Y (MUX2X1)                                    0.03       1.42 f
  s4/DM/c0/mem_w1/mem_reg<16><10>/D (DFFPOSX1)            0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s4/DM/c0/mem_w1/mem_reg<16><10>/CLK (DFFPOSX1)          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: s4/DM/twoWayStateMach/stateReg[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4/DM/c0/mem_w1/mem_reg<16><11>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U10961/Y (INVX1)                                     0.02       0.13 r
  s4/U10820/Y (INVX1)                                     0.02       0.16 f
  s4/U9655/Y (NAND3X1)                                    0.03       0.19 r
  s4/U17385/Y (NAND3X1)                                   0.02       0.21 f
  s4/U17384/Y (NAND2X1)                                   0.01       0.22 r
  s4/U17383/Y (OAI21X1)                                   0.02       0.25 f
  s4/U8914/Y (INVX2)                                      0.02       0.27 r
  s4/U9602/Y (INVX1)                                      0.02       0.29 f
  s4/U9330/Y (INVX1)                                      0.01       0.30 r
  s4/U10742/Y (INVX1)                                     0.02       0.31 f
  s4/U11161/Y (NOR3X1)                                    0.04       0.35 r
  s4/U8669/Y (INVX2)                                      0.03       0.38 f
  s4/U16964/Y (NOR2X1)                                    0.04       0.42 r
  s4/U16963/Y (NOR2X1)                                    0.02       0.43 f
  s4/U16961/Y (NAND3X1)                                   0.03       0.46 r
  s4/U16955/Y (NOR2X1)                                    0.02       0.49 f
  s4/U16954/Y (AOI21X1)                                   0.01       0.50 r
  s4/U9035/Y (BUFX2)                                      0.04       0.54 r
  s4/U9051/Y (AND2X2)                                     0.03       0.57 r
  s4/U9053/Y (INVX1)                                      0.02       0.59 f
  s4/U9625/Y (NAND2X1)                                    0.03       0.61 r
  s4/U22574/Y (OAI21X1)                                   0.02       0.63 f
  s4/U10908/Y (INVX1)                                     0.00       0.63 r
  s4/U10909/Y (INVX1)                                     0.01       0.65 f
  s4/U17401/Y (AOI22X1)                                   0.03       0.67 r
  s4/U8971/Y (INVX1)                                      0.02       0.70 f
  s4/U5/Y (OR2X2)                                         0.04       0.73 f
  s4/U8882/Y (NOR2X1)                                     0.03       0.76 r
  s4/U8970/Y (INVX1)                                      0.02       0.78 f
  s4/U10885/Y (INVX1)                                     0.00       0.79 r
  s4/U10973/Y (INVX1)                                     0.02       0.80 f
  s4/U17904/Y (AOI22X1)                                   0.04       0.84 r
  s4/U9024/Y (INVX1)                                      0.03       0.87 f
  s4/U8915/Y (OR2X2)                                      0.05       0.92 f
  s4/U500/Y (OR2X2)                                       0.04       0.95 f
  s4/U499/Y (NOR2X1)                                      0.03       0.98 r
  s4/DM/twoWayStateMach/C617/Y (AND2X2)                   0.04       1.02 r
  s4/U418/Y (INVX1)                                       0.02       1.05 f
  s4/U17932/Y (OAI21X1)                                   0.04       1.09 r
  s4/U10646/Y (AND2X2)                                    0.04       1.13 r
  s4/U9009/Y (AND2X2)                                     0.03       1.16 r
  s4/U9010/Y (INVX1)                                      0.02       1.18 f
  s4/U10675/Y (OAI21X1)                                   0.03       1.21 r
  s4/U9674/Y (AND2X2)                                     0.04       1.25 r
  s4/U8556/Y (INVX2)                                      0.03       1.27 f
  s4/U17499/Y (INVX8)                                     0.02       1.30 r
  s4/U8484/Y (AND2X2)                                     0.04       1.33 r
  s4/U8618/Y (INVX4)                                      0.03       1.36 f
  s4/U11093/Y (INVX8)                                     0.02       1.39 r
  s4/U18698/Y (MUX2X1)                                    0.03       1.42 f
  s4/DM/c0/mem_w1/mem_reg<16><11>/D (DFFPOSX1)            0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s4/DM/c0/mem_w1/mem_reg<16><11>/CLK (DFFPOSX1)          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: s4/DM/twoWayStateMach/stateReg[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4/DM/c0/mem_w1/mem_reg<16><12>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U10961/Y (INVX1)                                     0.02       0.13 r
  s4/U10820/Y (INVX1)                                     0.02       0.16 f
  s4/U9655/Y (NAND3X1)                                    0.03       0.19 r
  s4/U17385/Y (NAND3X1)                                   0.02       0.21 f
  s4/U17384/Y (NAND2X1)                                   0.01       0.22 r
  s4/U17383/Y (OAI21X1)                                   0.02       0.25 f
  s4/U8914/Y (INVX2)                                      0.02       0.27 r
  s4/U9602/Y (INVX1)                                      0.02       0.29 f
  s4/U9330/Y (INVX1)                                      0.01       0.30 r
  s4/U10742/Y (INVX1)                                     0.02       0.31 f
  s4/U11161/Y (NOR3X1)                                    0.04       0.35 r
  s4/U8669/Y (INVX2)                                      0.03       0.38 f
  s4/U16964/Y (NOR2X1)                                    0.04       0.42 r
  s4/U16963/Y (NOR2X1)                                    0.02       0.43 f
  s4/U16961/Y (NAND3X1)                                   0.03       0.46 r
  s4/U16955/Y (NOR2X1)                                    0.02       0.49 f
  s4/U16954/Y (AOI21X1)                                   0.01       0.50 r
  s4/U9035/Y (BUFX2)                                      0.04       0.54 r
  s4/U9051/Y (AND2X2)                                     0.03       0.57 r
  s4/U9053/Y (INVX1)                                      0.02       0.59 f
  s4/U9625/Y (NAND2X1)                                    0.03       0.61 r
  s4/U22574/Y (OAI21X1)                                   0.02       0.63 f
  s4/U10908/Y (INVX1)                                     0.00       0.63 r
  s4/U10909/Y (INVX1)                                     0.01       0.65 f
  s4/U17401/Y (AOI22X1)                                   0.03       0.67 r
  s4/U8971/Y (INVX1)                                      0.02       0.70 f
  s4/U5/Y (OR2X2)                                         0.04       0.73 f
  s4/U8882/Y (NOR2X1)                                     0.03       0.76 r
  s4/U8970/Y (INVX1)                                      0.02       0.78 f
  s4/U10885/Y (INVX1)                                     0.00       0.79 r
  s4/U10973/Y (INVX1)                                     0.02       0.80 f
  s4/U17904/Y (AOI22X1)                                   0.04       0.84 r
  s4/U9024/Y (INVX1)                                      0.03       0.87 f
  s4/U8915/Y (OR2X2)                                      0.05       0.92 f
  s4/U500/Y (OR2X2)                                       0.04       0.95 f
  s4/U499/Y (NOR2X1)                                      0.03       0.98 r
  s4/DM/twoWayStateMach/C617/Y (AND2X2)                   0.04       1.02 r
  s4/U418/Y (INVX1)                                       0.02       1.05 f
  s4/U17932/Y (OAI21X1)                                   0.04       1.09 r
  s4/U10646/Y (AND2X2)                                    0.04       1.13 r
  s4/U9009/Y (AND2X2)                                     0.03       1.16 r
  s4/U9010/Y (INVX1)                                      0.02       1.18 f
  s4/U10675/Y (OAI21X1)                                   0.03       1.21 r
  s4/U9674/Y (AND2X2)                                     0.04       1.25 r
  s4/U8556/Y (INVX2)                                      0.03       1.27 f
  s4/U17499/Y (INVX8)                                     0.02       1.30 r
  s4/U8484/Y (AND2X2)                                     0.04       1.33 r
  s4/U8618/Y (INVX4)                                      0.03       1.36 f
  s4/U11093/Y (INVX8)                                     0.02       1.39 r
  s4/U18697/Y (MUX2X1)                                    0.03       1.42 f
  s4/DM/c0/mem_w1/mem_reg<16><12>/D (DFFPOSX1)            0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s4/DM/c0/mem_w1/mem_reg<16><12>/CLK (DFFPOSX1)          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: s4/DM/twoWayStateMach/stateReg[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4/DM/c0/mem_w1/mem_reg<16><13>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  s4/DM/twoWayStateMach/stateReg[2]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  s4/U10961/Y (INVX1)                                     0.02       0.13 r
  s4/U10820/Y (INVX1)                                     0.02       0.16 f
  s4/U9655/Y (NAND3X1)                                    0.03       0.19 r
  s4/U17385/Y (NAND3X1)                                   0.02       0.21 f
  s4/U17384/Y (NAND2X1)                                   0.01       0.22 r
  s4/U17383/Y (OAI21X1)                                   0.02       0.25 f
  s4/U8914/Y (INVX2)                                      0.02       0.27 r
  s4/U9602/Y (INVX1)                                      0.02       0.29 f
  s4/U9330/Y (INVX1)                                      0.01       0.30 r
  s4/U10742/Y (INVX1)                                     0.02       0.31 f
  s4/U11161/Y (NOR3X1)                                    0.04       0.35 r
  s4/U8669/Y (INVX2)                                      0.03       0.38 f
  s4/U16964/Y (NOR2X1)                                    0.04       0.42 r
  s4/U16963/Y (NOR2X1)                                    0.02       0.43 f
  s4/U16961/Y (NAND3X1)                                   0.03       0.46 r
  s4/U16955/Y (NOR2X1)                                    0.02       0.49 f
  s4/U16954/Y (AOI21X1)                                   0.01       0.50 r
  s4/U9035/Y (BUFX2)                                      0.04       0.54 r
  s4/U9051/Y (AND2X2)                                     0.03       0.57 r
  s4/U9053/Y (INVX1)                                      0.02       0.59 f
  s4/U9625/Y (NAND2X1)                                    0.03       0.61 r
  s4/U22574/Y (OAI21X1)                                   0.02       0.63 f
  s4/U10908/Y (INVX1)                                     0.00       0.63 r
  s4/U10909/Y (INVX1)                                     0.01       0.65 f
  s4/U17401/Y (AOI22X1)                                   0.03       0.67 r
  s4/U8971/Y (INVX1)                                      0.02       0.70 f
  s4/U5/Y (OR2X2)                                         0.04       0.73 f
  s4/U8882/Y (NOR2X1)                                     0.03       0.76 r
  s4/U8970/Y (INVX1)                                      0.02       0.78 f
  s4/U10885/Y (INVX1)                                     0.00       0.79 r
  s4/U10973/Y (INVX1)                                     0.02       0.80 f
  s4/U17904/Y (AOI22X1)                                   0.04       0.84 r
  s4/U9024/Y (INVX1)                                      0.03       0.87 f
  s4/U8915/Y (OR2X2)                                      0.05       0.92 f
  s4/U500/Y (OR2X2)                                       0.04       0.95 f
  s4/U499/Y (NOR2X1)                                      0.03       0.98 r
  s4/DM/twoWayStateMach/C617/Y (AND2X2)                   0.04       1.02 r
  s4/U418/Y (INVX1)                                       0.02       1.05 f
  s4/U17932/Y (OAI21X1)                                   0.04       1.09 r
  s4/U10646/Y (AND2X2)                                    0.04       1.13 r
  s4/U9009/Y (AND2X2)                                     0.03       1.16 r
  s4/U9010/Y (INVX1)                                      0.02       1.18 f
  s4/U10675/Y (OAI21X1)                                   0.03       1.21 r
  s4/U9674/Y (AND2X2)                                     0.04       1.25 r
  s4/U8556/Y (INVX2)                                      0.03       1.27 f
  s4/U17499/Y (INVX8)                                     0.02       1.30 r
  s4/U8484/Y (AND2X2)                                     0.04       1.33 r
  s4/U8618/Y (INVX4)                                      0.03       1.36 f
  s4/U11093/Y (INVX8)                                     0.02       1.39 r
  s4/U18696/Y (MUX2X1)                                    0.03       1.42 f
  s4/DM/c0/mem_w1/mem_reg<16><13>/D (DFFPOSX1)            0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  s4/DM/c0/mem_w1/mem_reg<16><13>/CLK (DFFPOSX1)          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


1
