
*** Running vivado
    with args -log design_1_GapJunctionIP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_GapJunctionIP_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_GapJunctionIP_0_0.tcl -notrace
Command: synth_design -top design_1_GapJunctionIP_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19939 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1118.461 ; gain = 181.086 ; free physical = 6425 ; free virtual = 11545
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_GapJunctionIP_0_0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ip/design_1_GapJunctionIP_0_0/synth/design_1_GapJunctionIP_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP.v:99]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_AXILiteS_s_axi' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_AXILiteS_s_axi.v:208]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_AXILiteS_s_axi' (1#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'execute' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute.v:10]
INFO: [Synth 8-638] synthesizing module 'execute_entry206' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_entry206.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_entry206.v:95]
INFO: [Synth 8-256] done synthesizing module 'execute_entry206' (2#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_entry206.v:10]
INFO: [Synth 8-638] synthesizing module 'execute_Block_codeRe' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_Block_codeRe.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_Block_codeRe.v:46]
INFO: [Synth 8-256] done synthesizing module 'execute_Block_codeRe' (3#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_Block_codeRe.v:10]
INFO: [Synth 8-638] synthesizing module 'blockControl' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/blockControl.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/blockControl.v:148]
INFO: [Synth 8-638] synthesizing module 'getConductances' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/getConductances.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/getConductances.v:81]
INFO: [Synth 8-256] done synthesizing module 'getConductances' (4#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/getConductances.v:10]
INFO: [Synth 8-638] synthesizing module 'getVoltages' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/getVoltages.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/getVoltages.v:74]
INFO: [Synth 8-256] done synthesizing module 'getVoltages' (5#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/getVoltages.v:10]
INFO: [Synth 8-256] done synthesizing module 'blockControl' (6#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/blockControl.v:10]
INFO: [Synth 8-638] synthesizing module 'V_read' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read.v:10]
INFO: [Synth 8-638] synthesizing module 'V_read_voltagesBabkb' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_voltagesBabkb.v:11]
INFO: [Synth 8-638] synthesizing module 'V_read_voltagesBabkb_memcore' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_voltagesBabkb_memcore.v:66]
INFO: [Synth 8-638] synthesizing module 'V_read_voltagesBabkb_memcore_ram' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_voltagesBabkb_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_voltagesBabkb_memcore.v:27]
INFO: [Synth 8-256] done synthesizing module 'V_read_voltagesBabkb_memcore_ram' (7#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_voltagesBabkb_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'V_read_voltagesBabkb_memcore' (8#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_voltagesBabkb_memcore.v:66]
INFO: [Synth 8-256] done synthesizing module 'V_read_voltagesBabkb' (9#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_voltagesBabkb.v:11]
INFO: [Synth 8-638] synthesizing module 'V_read_entry201214' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_entry201214.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_entry201214.v:129]
INFO: [Synth 8-256] done synthesizing module 'V_read_entry201214' (10#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_entry201214.v:10]
INFO: [Synth 8-638] synthesizing module 'readVoltages' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/readVoltages.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/readVoltages.v:100]
INFO: [Synth 8-256] done synthesizing module 'readVoltages' (11#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/readVoltages.v:10]
INFO: [Synth 8-638] synthesizing module 'indexGeneration' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/indexGeneration.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/indexGeneration.v:119]
INFO: [Synth 8-256] done synthesizing module 'indexGeneration' (12#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/indexGeneration.v:10]
INFO: [Synth 8-638] synthesizing module 'writeV2calc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/writeV2calc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/writeV2calc.v:173]
INFO: [Synth 8-256] done synthesizing module 'writeV2calc' (13#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/writeV2calc.v:10]
INFO: [Synth 8-638] synthesizing module 'V_read_simConfig_cud' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_cud.v:45]
INFO: [Synth 8-638] synthesizing module 'V_read_simConfig_cud_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_cud.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_simConfig_cud_shiftReg' (14#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_cud.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_simConfig_cud' (15#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_cud.v:45]
INFO: [Synth 8-638] synthesizing module 'V_read_simConfig_dEe' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_dEe.v:45]
INFO: [Synth 8-638] synthesizing module 'V_read_simConfig_dEe_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_dEe.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_simConfig_dEe_shiftReg' (16#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_dEe.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_simConfig_dEe' (17#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_dEe.v:45]
INFO: [Synth 8-638] synthesizing module 'V_read_simConfig_eOg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_eOg.v:45]
INFO: [Synth 8-638] synthesizing module 'V_read_simConfig_eOg_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_simConfig_eOg_shiftReg' (18#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_simConfig_eOg' (19#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_eOg.v:45]
INFO: [Synth 8-638] synthesizing module 'V_read_simConfig_fYi' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_fYi.v:45]
INFO: [Synth 8-638] synthesizing module 'V_read_simConfig_fYi_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_fYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_simConfig_fYi_shiftReg' (20#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_fYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_simConfig_fYi' (21#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_fYi.v:45]
INFO: [Synth 8-638] synthesizing module 'V_read_simConfig_g8j' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_g8j.v:45]
INFO: [Synth 8-638] synthesizing module 'V_read_simConfig_g8j_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_g8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_simConfig_g8j_shiftReg' (22#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_g8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_simConfig_g8j' (23#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_simConfig_g8j.v:45]
INFO: [Synth 8-638] synthesizing module 'V_read_V_SIZE_chahbi' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_V_SIZE_chahbi.v:45]
INFO: [Synth 8-638] synthesizing module 'V_read_V_SIZE_chahbi_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_V_SIZE_chahbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_V_SIZE_chahbi_shiftReg' (24#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_V_SIZE_chahbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_V_SIZE_chahbi' (25#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_V_SIZE_chahbi.v:45]
INFO: [Synth 8-638] synthesizing module 'V_read_Vi_idx_V_dibs' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vi_idx_V_dibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_Vi_idx_V_dibs' (26#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vi_idx_V_dibs.v:11]
INFO: [Synth 8-638] synthesizing module 'V_read_Vi_idx_V_djbC' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vi_idx_V_djbC.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_Vi_idx_V_djbC' (27#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vi_idx_V_djbC.v:11]
INFO: [Synth 8-638] synthesizing module 'V_read_Vi_idx_V_dkbM' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vi_idx_V_dkbM.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_Vi_idx_V_dkbM' (28#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vi_idx_V_dkbM.v:11]
INFO: [Synth 8-638] synthesizing module 'V_read_Vi_idx_V_dlbW' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vi_idx_V_dlbW.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_Vi_idx_V_dlbW' (29#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vi_idx_V_dlbW.v:11]
INFO: [Synth 8-638] synthesizing module 'V_read_Vj_idx_V_dmb6' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vj_idx_V_dmb6.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_Vj_idx_V_dmb6' (30#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vj_idx_V_dmb6.v:11]
INFO: [Synth 8-638] synthesizing module 'V_read_Vj_idx_V_dncg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vj_idx_V_dncg.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_Vj_idx_V_dncg' (31#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vj_idx_V_dncg.v:11]
INFO: [Synth 8-638] synthesizing module 'V_read_Vj_idx_V_docq' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vj_idx_V_docq.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_Vj_idx_V_docq' (32#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vj_idx_V_docq.v:11]
INFO: [Synth 8-638] synthesizing module 'V_read_Vj_idx_V_dpcA' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vj_idx_V_dpcA.v:11]
INFO: [Synth 8-256] done synthesizing module 'V_read_Vj_idx_V_dpcA' (33#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vj_idx_V_dpcA.v:11]
INFO: [Synth 8-638] synthesizing module 'start_for_indexGeqcK' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_indexGeqcK.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_indexGeqcK_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_indexGeqcK.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_indexGeqcK_shiftReg' (34#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_indexGeqcK.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_indexGeqcK' (35#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_indexGeqcK.v:45]
INFO: [Synth 8-256] done synthesizing module 'V_read' (36#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read.v:10]
INFO: [Synth 8-638] synthesizing module 'calc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/calc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/calc.v:165]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_fsurcU' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fsurcU.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fsub_6_full_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fsub_6_full_dsp_32' (54#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_fsurcU' (55#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fsurcU.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_fmusc4' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fmusc4.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fmul_2_max_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fmul_2_max_dsp_32' (63#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_fmusc4' (64#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fmusc4.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_fextde' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fextde.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fexp_11_full_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fexp_11_full_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fexp_11_full_dsp_32.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fexp_11_full_dsp_32' (79#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fexp_11_full_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_fextde' (80#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fextde.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_muludo' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_muludo.v:43]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_muludo_MulnS_0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_muludo.v:11]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_muludo_MulnS_0' (81#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_muludo.v:11]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_muludo' (82#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_muludo.v:43]
INFO: [Synth 8-256] done synthesizing module 'calc' (83#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/calc.v:10]
INFO: [Synth 8-638] synthesizing module 'acc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/acc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/acc.v:232]
INFO: [Synth 8-638] synthesizing module 'readCalcData' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/readCalcData.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/readCalcData.v:123]
INFO: [Synth 8-256] done synthesizing module 'readCalcData' (84#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/readCalcData.v:10]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_fadvdy' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fadvdy.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fadd_6_full_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fadd_6_full_dsp_32' (85#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_fadvdy' (86#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fadvdy.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_mulwdI' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_mulwdI.v:43]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_mulwdI_MulnS_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_mulwdI.v:11]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_mulwdI_MulnS_1' (87#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_mulwdI.v:11]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_mulwdI' (88#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_mulwdI.v:43]
INFO: [Synth 8-256] done synthesizing module 'acc' (89#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/acc.v:10]
INFO: [Synth 8-638] synthesizing module 'I_calc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/I_calc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/I_calc.v:141]
INFO: [Synth 8-638] synthesizing module 'I_calc_F_temp_data' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/I_calc_F_temp_data.v:62]
INFO: [Synth 8-638] synthesizing module 'I_calc_F_temp_data_ram' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/I_calc_F_temp_data.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/I_calc_F_temp_data.v:26]
INFO: [Synth 8-256] done synthesizing module 'I_calc_F_temp_data_ram' (90#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/I_calc_F_temp_data.v:9]
INFO: [Synth 8-256] done synthesizing module 'I_calc_F_temp_data' (91#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/I_calc_F_temp_data.v:62]
INFO: [Synth 8-638] synthesizing module 'getTotalCurrent' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/getTotalCurrent.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/getTotalCurrent.v:95]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_fptxdS' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fptxdS.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fptrunc_0_no_dsp_64' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fptrunc_0_no_dsp_64' (94#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_fptxdS' (95#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fptxdS.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_fpeyd2' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fpeyd2.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_fpext_0_no_dsp_32' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_fpext_0_no_dsp_32' (96#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_fpeyd2' (97#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fpeyd2.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_dadzec' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_dadzec.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_dadd_6_full_dsp_64' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_dadd_6_full_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_dadd_6_full_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_dadd_6_full_dsp_64' (108#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_dadd_6_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_dadzec' (109#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_dadzec.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_dmuAem' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_dmuAem.v:11]
INFO: [Synth 8-638] synthesizing module 'GapJunctionIP_ap_dmul_7_max_dsp_64' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_dmul_7_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_dmul_7_max_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_ap_dmul_7_max_dsp_64' (111#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/ip/GapJunctionIP_ap_dmul_7_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP_dmuAem' (112#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_dmuAem.v:11]
INFO: [Synth 8-256] done synthesizing module 'getTotalCurrent' (113#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/getTotalCurrent.v:10]
INFO: [Synth 8-256] done synthesizing module 'I_calc' (114#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/I_calc.v:10]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigBew' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigBew.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigBew_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigBew.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigBew_shiftReg' (115#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigBew.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigBew' (116#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigBew.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigCeG' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigCeG.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigCeG_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigCeG.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigCeG_shiftReg' (117#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigCeG.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigCeG' (118#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigCeG.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigDeQ' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigDeQ.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigDeQ_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigDeQ.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigDeQ_shiftReg' (119#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigDeQ.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigDeQ' (120#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigDeQ.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigEe0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigEe0.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigEe0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigEe0.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigEe0_shiftReg' (121#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigEe0.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigEe0' (122#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigEe0.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_size_chanFfa' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_size_chanFfa.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_size_chanFfa_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_size_chanFfa.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_size_chanFfa_shiftReg' (123#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_size_chanFfa.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_size_chanFfa' (124#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_size_chanFfa.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_size_chanGfk' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_size_chanGfk.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_size_chanGfk_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_size_chanGfk.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_size_chanGfk_shiftReg' (125#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_size_chanGfk.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_size_chanGfk' (126#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_size_chanGfk.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_size_assiHfu' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_size_assiHfu.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_size_assiHfu_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_size_assiHfu.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_size_assiHfu_shiftReg' (127#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_size_assiHfu.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_size_assiHfu' (128#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_size_assiHfu.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigIfE' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigIfE.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigIfE_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigIfE.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigIfE_shiftReg' (129#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigIfE.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigIfE' (130#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigIfE.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigJfO' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigJfO.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigJfO_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigJfO.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigJfO_shiftReg' (131#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigJfO.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigJfO' (132#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigJfO.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_data_V_KfY' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_KfY.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_data_V_KfY_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_KfY.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_data_V_KfY_shiftReg' (133#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_KfY.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_data_V_KfY' (134#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_KfY.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_data_V_Lf8' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Lf8.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_data_V_Lf8_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Lf8.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_data_V_Lf8_shiftReg' (135#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Lf8.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_data_V_Lf8' (136#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Lf8.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_data_V_Mgi' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Mgi.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_data_V_Mgi_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Mgi.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_data_V_Mgi_shiftReg' (137#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Mgi.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_data_V_Mgi' (138#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Mgi.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_data_V_Ngs' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Ngs.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_data_V_Ngs_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Ngs.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_data_V_Ngs_shiftReg' (139#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Ngs.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_data_V_Ngs' (140#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Ngs.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_C_data_V_OgC' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_OgC.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_C_data_V_OgC_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_OgC.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_C_data_V_OgC_shiftReg' (141#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_OgC.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_C_data_V_OgC' (142#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_OgC.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_C_data_V_PgM' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_PgM.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_C_data_V_PgM_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_PgM.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_C_data_V_PgM_shiftReg' (143#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_PgM.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_C_data_V_PgM' (144#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_PgM.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_C_data_V_QgW' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_QgW.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_C_data_V_QgW_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_QgW.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_C_data_V_QgW_shiftReg' (145#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_QgW.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_C_data_V_QgW' (146#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_QgW.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_C_data_V_Rg6' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_Rg6.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_C_data_V_Rg6_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_Rg6.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_C_data_V_Rg6_shiftReg' (147#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_Rg6.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_C_data_V_Rg6' (148#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_Rg6.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigShg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigShg.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigShg_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigShg.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigShg_shiftReg' (149#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigShg.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigShg' (150#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigShg.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigThq' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigThq.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfigThq_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigThq.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigThq_shiftReg' (151#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigThq.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfigThq' (152#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfigThq.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_fixedDataUhA' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_fixedDataUhA.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_fixedDataUhA_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_fixedDataUhA.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_fixedDataUhA_shiftReg' (153#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_fixedDataUhA.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_fixedDataUhA' (154#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_fixedDataUhA.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_fixedDataVhK' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_fixedDataVhK.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_fixedDataVhK_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_fixedDataVhK.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_fixedDataVhK_shiftReg' (155#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_fixedDataVhK.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_fixedDataVhK' (156#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_fixedDataVhK.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_processedWhU' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedWhU.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_processedWhU_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedWhU.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_processedWhU_shiftReg' (157#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedWhU.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_processedWhU' (158#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedWhU.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_processedXh4' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedXh4.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_processedXh4_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedXh4.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_processedXh4_shiftReg' (159#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedXh4.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_processedXh4' (160#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedXh4.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_processedYie' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedYie.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_processedYie_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedYie.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_processedYie_shiftReg' (161#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedYie.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_processedYie' (162#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedYie.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_processedZio' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedZio.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_processedZio_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedZio.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_processedZio_shiftReg' (163#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedZio.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_processedZio' (164#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedZio.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfig0iy' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig0iy.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfig0iy_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig0iy.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfig0iy_shiftReg' (165#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig0iy.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfig0iy' (166#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig0iy.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfig1iI' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig1iI.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfig1iI_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig1iI.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfig1iI_shiftReg' (167#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig1iI.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfig1iI' (168#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig1iI.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_V_data_0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_0.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_V_data_0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_0.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_V_data_0_shiftReg' (169#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_0.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_V_data_0' (170#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_0.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_V_data_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_1.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_V_data_1_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_V_data_1_shiftReg' (171#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_V_data_1' (172#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_1.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_V_data_2' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_2.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_V_data_2_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_V_data_2_shiftReg' (173#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_V_data_2' (174#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_2.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_V_data_3' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_3.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_V_data_3_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_V_data_3_shiftReg' (175#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_V_data_3' (176#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_3.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_V_data_0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_0.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_V_data_0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_0.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_V_data_0_shiftReg' (177#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_0.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_V_data_0' (178#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_0.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_V_data_1' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_1.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_V_data_1_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_V_data_1_shiftReg' (179#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_V_data_1' (180#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_1.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_V_data_2' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_2.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_V_data_2_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_V_data_2_shiftReg' (181#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_V_data_2' (182#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_2.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_V_data_3' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_3.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_V_data_3_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_V_data_3_shiftReg' (183#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_V_data_3' (184#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_3.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfig2iS' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig2iS.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfig2iS_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig2iS.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfig2iS_shiftReg' (185#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig2iS.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfig2iS' (186#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig2iS.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfig3i2' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig3i2.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_simConfig3i2_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig3i2.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfig3i2_shiftReg' (187#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig3i2.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_simConfig3i2' (188#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_simConfig3i2.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_acc_V_d4jc' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d4jc.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_acc_V_d4jc_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d4jc.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_acc_V_d4jc_shiftReg' (189#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d4jc.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_acc_V_d4jc' (190#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d4jc.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_acc_V_d5jm' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d5jm.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_acc_V_d5jm_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d5jm.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_acc_V_d5jm_shiftReg' (191#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d5jm.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_acc_V_d5jm' (192#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d5jm.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_acc_V_d6jw' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d6jw.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_acc_V_d6jw_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d6jw.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_acc_V_d6jw_shiftReg' (193#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d6jw.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_acc_V_d6jw' (194#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d6jw.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_acc_V_d7jG' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d7jG.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_F_acc_V_d7jG_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d7jG.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_acc_V_d7jG_shiftReg' (195#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d7jG.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_F_acc_V_d7jG' (196#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d7jG.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_acc_V_d8jQ' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_d8jQ.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_acc_V_d8jQ_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_d8jQ.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_acc_V_d8jQ_shiftReg' (197#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_d8jQ.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_acc_V_d8jQ' (198#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_d8jQ.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_acc_V_d9j0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_d9j0.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_acc_V_d9j0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_d9j0.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_acc_V_d9j0_shiftReg' (199#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_d9j0.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_acc_V_d9j0' (200#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_d9j0.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_acc_V_dbak' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_dbak.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_acc_V_dbak_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_dbak.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_acc_V_dbak_shiftReg' (201#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_dbak.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_acc_V_dbak' (202#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_dbak.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_acc_V_dbbk' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_dbbk.v:45]
INFO: [Synth 8-638] synthesizing module 'execute_V_acc_V_dbbk_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_dbbk.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_acc_V_dbbk_shiftReg' (203#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_dbbk.v:11]
INFO: [Synth 8-256] done synthesizing module 'execute_V_acc_V_dbbk' (204#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_dbbk.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_executebck' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_executebck.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_executebck_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_executebck.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_executebck_shiftReg' (205#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_executebck.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_executebck' (206#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_executebck.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_acc_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_acc_U0.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_acc_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_acc_U0.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_acc_U0_shiftReg' (207#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_acc_U0.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_acc_U0' (208#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_acc_U0.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_calc_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_calc_U0.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_calc_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_calc_U0.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_calc_U0_shiftReg' (209#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_calc_U0.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_calc_U0' (210#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_calc_U0.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_I_calc_U0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_I_calc_U0.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_I_calc_U0_shiftReg' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_I_calc_U0.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_I_calc_U0_shiftReg' (211#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_I_calc_U0.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_I_calc_U0' (212#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_I_calc_U0.v:45]
INFO: [Synth 8-256] done synthesizing module 'execute' (213#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP.v:699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP.v:705]
INFO: [Synth 8-256] done synthesizing module 'GapJunctionIP' (214#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_GapJunctionIP_0_0' (215#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ip/design_1_GapJunctionIP_0_0/synth/design_1_GapJunctionIP_0_0.v:57]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized133 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized133 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized133 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized133 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized133 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized121 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized121 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized121 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized119 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized119 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized119 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized119 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized119 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized117 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized117 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized117 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized115 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized115 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized115 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized115 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized115 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port B[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized113 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized113 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized113 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized113 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized113 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized103 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized103 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized103 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized103 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized103 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized101 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized101 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized101 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized101 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized101 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port B[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized131 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized131 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized131 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized131 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized131 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized129 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized129 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized129 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized129 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized129 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized127 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized125 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized125 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized125 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized125 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized125 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized123 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized123 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized123 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized111 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized111 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized111 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized109 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized109 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized109 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized107 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized107 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized107 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized105 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized105 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized105 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized99 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized99 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized99 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized97 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized97 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized97 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized95 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized95 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized95 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized93 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized93 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized93 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized91 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized91 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized91 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[14]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1426.969 ; gain = 489.594 ; free physical = 5781 ; free virtual = 10910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1426.969 ; gain = 489.594 ; free physical = 5779 ; free virtual = 10907
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1604 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ip/design_1_GapJunctionIP_0_0/constraints/GapJunctionIP_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ip/design_1_GapJunctionIP_0_0/constraints/GapJunctionIP_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.runs/design_1_GapJunctionIP_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.runs/design_1_GapJunctionIP_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  FDE => FDRE: 41 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2029.875 ; gain = 58.000 ; free physical = 5902 ; free virtual = 11030
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:00:53 . Memory (MB): peak = 2029.875 ; gain = 1092.500 ; free physical = 5898 ; free virtual = 11026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:00:53 . Memory (MB): peak = 2029.875 ; gain = 1092.500 ; free physical = 5898 ; free virtual = 11026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:53 . Memory (MB): peak = 2029.875 ; gain = 1092.500 ; free physical = 5898 ; free virtual = 11026
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_2_V_1_reg_421_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/writeV2calc.v:366]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_3_V_1_reg_426_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/writeV2calc.v:367]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_2_V_reg_362_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/writeV2calc.v:373]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_3_V_reg_367_reg' and it is trimmed from '27' to '14' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/writeV2calc.v:374]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vi_idx_V_dibs.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vi_idx_V_djbC.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vi_idx_V_dkbM.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vi_idx_V_dlbW.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vj_idx_V_dmb6.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vj_idx_V_dncg.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vj_idx_V_docq.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/V_read_Vj_idx_V_dpcA.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_i_fu_124_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i_i_fu_446_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_i_fu_446_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "F_temp_data_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_KfY.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Lf8.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Mgi.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_data_V_Ngs.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_OgC.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_PgM.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_QgW.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_C_data_V_Rg6.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_fixedDataUhA.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_fixedDataVhK.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedWhU.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedXh4.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedYie.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_processedZio.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_0.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_1.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_2.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_V_data_3.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_0.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_1.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_2.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_V_data_3.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d4jc.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d5jm.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d6jw.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_F_acc_V_d7jG.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_d8jQ.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_d9j0.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_dbak.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_V_acc_V_dbbk.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_acc_U0.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/start_for_I_calc_U0.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:07 . Memory (MB): peak = 2029.875 ; gain = 1092.500 ; free physical = 5905 ; free virtual = 11037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |execute__GB0       |           1|     22585|
|2     |execute__GB1       |           1|     14427|
|3     |execute__GB2       |           1|     17751|
|4     |execute__GB3       |           1|     22610|
|5     |GapJunctionIP__GC0 |           1|      2193|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_mulwdI.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/b_reg0_reg' and it is trimmed from '27' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_mulwdI.v:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_mulwdI.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_mulwdI.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_mulwdI.v:35]
INFO: [Synth 8-4471] merging register 'execute_entry206_U0/ap_CS_fsm_reg[0:0]' into 'execute_Block_codeRe_U0/ap_CS_fsm_reg[0:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/execute_entry206.v:117]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'calc_U0/GapJunctionIP_fsurcU_U120/din0_buf1_reg[31:0]' into 'calc_U0/GapJunctionIP_fsurcU_U119/din0_buf1_reg[31:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fsurcU.v:52]
INFO: [Synth 8-4471] merging register 'calc_U0/GapJunctionIP_fmusc4_U121/din1_buf1_reg[31:0]' into 'calc_U0/GapJunctionIP_fmusc4_U121/din0_buf1_reg[31:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fmusc4.v:54]
INFO: [Synth 8-4471] merging register 'calc_U0/GapJunctionIP_fmusc4_U122/din1_buf1_reg[31:0]' into 'calc_U0/GapJunctionIP_fmusc4_U122/din0_buf1_reg[31:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fmusc4.v:54]
INFO: [Synth 8-4471] merging register 'calc_U0/GapJunctionIP_fmusc4_U124/din1_buf1_reg[31:0]' into 'calc_U0/GapJunctionIP_fmusc4_U123/din1_buf1_reg[31:0]' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_fmusc4.v:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'calc_U0/GapJunctionIP_muludo_U129/GapJunctionIP_muludo_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_muludo.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'calc_U0/GapJunctionIP_muludo_U129/GapJunctionIP_muludo_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_muludo.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'calc_U0/GapJunctionIP_muludo_U129/GapJunctionIP_muludo_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_muludo.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'calc_U0/GapJunctionIP_muludo_U129/GapJunctionIP_muludo_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ipshared/de60/hdl/verilog/GapJunctionIP_muludo.v:35]
INFO: [Synth 8-3971] The signal gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 15 bits of RAM "mem_reg" due to constant propagation. Old ram width 27 bits, new ram width 12 bits.
INFO: [Synth 8-3971] The signal I_calc_U0/F_temp_data_U/I_calc_F_temp_data_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal I_calc_U0/V_temp_data_U/I_calc_F_temp_data_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_0/acc_U0/grp_readCalcData_fu_179/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_0/acc_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module readCalcData.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized1__4.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[16]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[15]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[14]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[13]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[12]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[11]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[10]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[9]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[8]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[7]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[6]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[5]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[4]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[3]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[2]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[1]) is unused and will be removed from module acc.
WARNING: [Synth 8-3332] Sequential element (GapJunctionIP_mulwdI_U163/GapJunctionIP_mulwdI_MulnS_1_U/a_reg0_reg[0]) is unused and will be removed from module acc.
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_3_U/q_tmp_reg[0]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_3_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[14]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[15]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[16]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[17]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[18]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[19]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[20]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[21]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[22]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[23]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[24]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[25]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[26]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/q_tmp_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_2_U/\q_tmp_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[14]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[15]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[16]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[17]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[18]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[19]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[20]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[21]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[22]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[23]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[24]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[25]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[26]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/q_tmp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_1_U/\q_tmp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_0_U/q_tmp_reg[0]' (FDRE) to 'inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_0_U/q_tmp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/Vj_idx_V_data_V_0_U/\q_tmp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/indexGeneration_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/writeV2calc_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/V_read_U0/indexGeneration_U0/tmp_cast_i_i_reg_265_reg[26]' (FDE) to 'inst/grp_execute_fu_148i_1/V_read_U0/indexGeneration_U0/tmp_cast_i_i_reg_265_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/\V_read_entry201214_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/readVoltages_U0/i_4/\p_i_i_reg_119_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/readVoltages_U0/i_4/\p_i_i_reg_119_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/\blockControl_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/\execute_entry206_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_1/V_read_U0/\V_read_entry201214_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_1/\execute_Block_codeRe_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/blockControl_U0/grp_getConductances_fu_90/r_V_reg_211_reg[0]' (FD) to 'inst/grp_execute_fu_148i_1/blockControl_U0/grp_getConductances_fu_90/r_V_reg_211_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/blockControl_U0/grp_getConductances_fu_90/r_V_reg_211_reg[1]' (FD) to 'inst/grp_execute_fu_148i_1/blockControl_U0/grp_getConductances_fu_90/r_V_reg_211_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_1/blockControl_U0/grp_getConductances_fu_90/r_V_reg_211_reg[2]' (FD) to 'inst/grp_execute_fu_148i_1/blockControl_U0/grp_getConductances_fu_90/r_V_reg_211_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_1/\blockControl_U0/grp_getConductances_fu_90/r_V_reg_211_reg[3] )
WARNING: [Synth 8-3332] Sequential element (p_i_i_reg_119_reg[0]) is unused and will be removed from module readVoltages.
WARNING: [Synth 8-3332] Sequential element (p_i_i_reg_119_reg[1]) is unused and will be removed from module readVoltages.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module indexGeneration.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module writeV2calc.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[26]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[25]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[24]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[23]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[22]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[21]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[20]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[19]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[18]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[17]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[16]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[15]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[14]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[26]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[25]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[24]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[23]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[22]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[21]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[20]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[19]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[18]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[17]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[16]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[15]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[14]) is unused and will be removed from module V_read_Vi_idx_V_dibs.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[26]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[25]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[24]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[23]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[22]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[21]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[20]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[19]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[18]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[17]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[16]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[15]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[14]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[26]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[25]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[24]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[23]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[22]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[21]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[20]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[19]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[18]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[17]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[16]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[15]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (dout_buf_reg[14]) is unused and will be removed from module V_read_Vi_idx_V_djbC.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[26]) is unused and will be removed from module V_read_Vi_idx_V_dkbM.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[25]) is unused and will be removed from module V_read_Vi_idx_V_dkbM.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[24]) is unused and will be removed from module V_read_Vi_idx_V_dkbM.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[23]) is unused and will be removed from module V_read_Vi_idx_V_dkbM.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[22]) is unused and will be removed from module V_read_Vi_idx_V_dkbM.
WARNING: [Synth 8-3332] Sequential element (q_tmp_reg[21]) is unused and will be removed from module V_read_Vi_idx_V_dkbM.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[17]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[18]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[19]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[20]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[21]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[22]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[23]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[24]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[25]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[26]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[27]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[28]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[59]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[60]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[17]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[18]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[19]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[20]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[21]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[22]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[23]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[24]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[25]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[26]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[27]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[28]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[59]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[60]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[61]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[16] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[0]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[1]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[2]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[3]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[4]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[5]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[6]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[7]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[8]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[9]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[10]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[11]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[12]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[13]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[14]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[15]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_2_reg_185_reg[16]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[17]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[18]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[19]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[20]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[21]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[22]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[23]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[24]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[25]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[26]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[27]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[28]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[58] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[59]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[60]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[59] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[60]' (FD) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din0_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[16] )
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[0]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[1]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[2]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[3]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[4]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[5]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[6]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[7]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[8]' (FDE) to 'inst/grp_execute_fu_148i_2/I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/tmp_s_reg_180_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U192/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_execute_fu_148i_2/\I_calc_U0/grp_getTotalCurrent_fu_357/GapJunctionIP_dmuAem_U193/din1_buf1_reg[42] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:07 . Memory (MB): peak = 2029.875 ; gain = 1092.500 ; free physical = 5856 ; free virtual = 11002
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |execute__GB0       |           1|     15587|
|2     |execute__GB1       |           1|     11568|
|3     |execute__GB2       |           1|     15305|
|4     |execute__GB3       |           1|     19833|
|5     |GapJunctionIP__GC0 |           1|      1920|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:17 . Memory (MB): peak = 2029.875 ; gain = 1092.500 ; free physical = 5835 ; free virtual = 10980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:23 . Memory (MB): peak = 2029.875 ; gain = 1092.500 ; free physical = 5826 ; free virtual = 10969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |execute__GB0       |           1|     15587|
|2     |execute__GB1       |           1|     11568|
|3     |execute__GB2       |           1|     15305|
|4     |execute__GB3       |           1|     19833|
|5     |GapJunctionIP__GC0 |           1|      1920|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[0].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/voltagesBackup_U/gen_buffer[1].V_read_voltagesBabkb_memcore_U/V_read_voltagesBabkb_memcore_ram_U/ram_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_0_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_1_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_2_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/Vj_idx_V_data_V_0_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/Vj_idx_V_data_V_1_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/Vj_idx_V_data_V_2_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_execute_fu_148/V_read_U0/Vj_idx_V_data_V_3_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:42 ; elapsed = 00:02:40 . Memory (MB): peak = 2085.586 ; gain = 1148.211 ; free physical = 5758 ; free virtual = 10901
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_execute_fu_148/V_read_U0/indexGeneration_U0/simConfig_BLOCK_NUMB_reg_255_reg[26] is being inverted and renamed to grp_execute_fu_148/V_read_U0/indexGeneration_U0/simConfig_BLOCK_NUMB_reg_255_reg[26]_inv.
INFO: [Synth 8-5365] Flop grp_execute_fu_148/I_calc_U0/simConfig_BLOCK_NUMB_reg_458_reg[26] is being inverted and renamed to grp_execute_fu_148/I_calc_U0/simConfig_BLOCK_NUMB_reg_458_reg[26]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:45 ; elapsed = 00:02:43 . Memory (MB): peak = 2085.586 ; gain = 1148.211 ; free physical = 5758 ; free virtual = 10900
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:45 ; elapsed = 00:02:43 . Memory (MB): peak = 2085.586 ; gain = 1148.211 ; free physical = 5758 ; free virtual = 10900
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:50 ; elapsed = 00:02:48 . Memory (MB): peak = 2085.586 ; gain = 1148.211 ; free physical = 5758 ; free virtual = 10901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:50 ; elapsed = 00:02:49 . Memory (MB): peak = 2085.586 ; gain = 1148.211 ; free physical = 5758 ; free virtual = 10901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:51 ; elapsed = 00:02:49 . Memory (MB): peak = 2085.586 ; gain = 1148.211 ; free physical = 5758 ; free virtual = 10900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:51 ; elapsed = 00:02:49 . Memory (MB): peak = 2085.586 ; gain = 1148.211 ; free physical = 5758 ; free virtual = 10900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   328|
|2     |DSP48E1    |     6|
|3     |DSP48E1_1  |     6|
|4     |DSP48E1_10 |     2|
|5     |DSP48E1_11 |     2|
|6     |DSP48E1_12 |     2|
|7     |DSP48E1_13 |     2|
|8     |DSP48E1_14 |     4|
|9     |DSP48E1_15 |     2|
|10    |DSP48E1_16 |     2|
|11    |DSP48E1_17 |     2|
|12    |DSP48E1_18 |     2|
|13    |DSP48E1_2  |    12|
|14    |DSP48E1_3  |    10|
|15    |DSP48E1_4  |    13|
|16    |DSP48E1_5  |     2|
|17    |DSP48E1_6  |     6|
|18    |DSP48E1_7  |     1|
|19    |DSP48E1_8  |    11|
|20    |DSP48E1_9  |     2|
|21    |LUT1       |   554|
|22    |LUT2       |  1306|
|23    |LUT3       |  1877|
|24    |LUT4       |  2735|
|25    |LUT5       |  1896|
|26    |LUT6       |  4120|
|27    |MUXCY      |   932|
|28    |MUXF7      |  4113|
|29    |MUXF8      |  1861|
|30    |RAMB18E1   |     1|
|31    |RAMB36E1   |    32|
|32    |RAMB36E1_1 |     7|
|33    |RAMB36E1_2 |     2|
|34    |SRL16E     |   532|
|35    |SRLC32E    |  7424|
|36    |XORCY      |   363|
|37    |FDE        |    41|
|38    |FDRE       | 13604|
|39    |FDSE       |   358|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:51 ; elapsed = 00:02:50 . Memory (MB): peak = 2085.586 ; gain = 1148.211 ; free physical = 5758 ; free virtual = 10900
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 229 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 2085.586 ; gain = 441.215 ; free physical = 5758 ; free virtual = 10900
Synthesis Optimization Complete : Time (s): cpu = 00:02:51 ; elapsed = 00:02:50 . Memory (MB): peak = 2085.594 ; gain = 1148.219 ; free physical = 5758 ; free virtual = 10900
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ip/design_1_GapJunctionIP_0_0/constraints/GapJunctionIP_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ip/design_1_GapJunctionIP_0_0/constraints/GapJunctionIP_ooc.xdc:6]
Finished Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.srcs/sources_1/bd/design_1/ip/design_1_GapJunctionIP_0_0/constraints/GapJunctionIP_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 330 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 289 instances
  FDE => FDRE: 41 instances

INFO: [Common 17-83] Releasing license: Synthesis
941 Infos, 196 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:02:56 . Memory (MB): peak = 2085.594 ; gain = 1056.715 ; free physical = 5759 ; free virtual = 10902
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP/hardware_for_IP/hardware_for_IP.runs/design_1_GapJunctionIP_0_0_synth_1/design_1_GapJunctionIP_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2109.598 ; gain = 24.004 ; free physical = 5753 ; free virtual = 10900
