INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/binup/HobbyProjects/ActiveProjects/Git_repos/microbuzz/projects/arty-z7-counter/systemverilog/src/counter.sv" into library binulib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-8426] non-net output port 'count' cannot be initialized at declaration in SystemVerilog mode [C:/Users/binup/HobbyProjects/ActiveProjects/Git_repos/microbuzz/projects/arty-z7-counter/systemverilog/src/counter.sv:3]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/binup/HobbyProjects/ActiveProjects/Git_repos/microbuzz/projects/arty-z7-counter/systemverilog/tb/tb_counter.sv" into library binulib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/binup/HobbyProjects/ActiveProjects/Git_repos/microbuzz/projects/arty-z7-counter/systemverilog/vivado/counter/counter.sim/sim_1/behav/xsim/glbl.v" into library binulib
INFO: [VRFC 10-311] analyzing module glbl
