
*** Running vivado
    with args -log CNN_imp_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CNN_imp_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source CNN_imp_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/CNNIOT/deeplib/deeplib'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top CNN_imp_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1388.008 ; gain = 107.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CNN_imp_wrapper' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/hdl/CNN_imp_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'CNN_imp' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:13]
INFO: [Synth 8-6157] synthesizing module 'CNN_imp_axi_dma_0_0' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/.Xil/Vivado-24496-MOONCELL/realtime/CNN_imp_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CNN_imp_axi_dma_0_0' (1#1) [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/.Xil/Vivado-24496-MOONCELL/realtime/CNN_imp_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'CNN_imp_axi_dma_0_0' is unconnected for instance 'CNN_DMA' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:142]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'CNN_imp_axi_dma_0_0' is unconnected for instance 'CNN_DMA' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:142]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'CNN_imp_axi_dma_0_0' is unconnected for instance 'CNN_DMA' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:142]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'CNN_imp_axi_dma_0_0' is unconnected for instance 'CNN_DMA' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:142]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'CNN_imp_axi_dma_0_0' is unconnected for instance 'CNN_DMA' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:142]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'CNN_imp_axi_dma_0_0' is unconnected for instance 'CNN_DMA' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:142]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'CNN_imp_axi_dma_0_0' is unconnected for instance 'CNN_DMA' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:142]
WARNING: [Synth 8-7023] instance 'CNN_DMA' of module 'CNN_imp_axi_dma_0_0' has 64 connections declared, but only 57 given [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:142]
INFO: [Synth 8-6157] synthesizing module 'CNN_imp_axi_smc_0' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/.Xil/Vivado-24496-MOONCELL/realtime/CNN_imp_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CNN_imp_axi_smc_0' (2#1) [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/.Xil/Vivado-24496-MOONCELL/realtime/CNN_imp_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'CNN_imp_mlp_0_2' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/.Xil/Vivado-24496-MOONCELL/realtime/CNN_imp_mlp_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CNN_imp_mlp_0_2' (3#1) [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/.Xil/Vivado-24496-MOONCELL/realtime/CNN_imp_mlp_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'CNN_imp_ps7_0_axi_periph_0' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:428]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_IVTAM4' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:723]
INFO: [Synth 8-6157] synthesizing module 'CNN_imp_auto_pc_0' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/.Xil/Vivado-24496-MOONCELL/realtime/CNN_imp_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CNN_imp_auto_pc_0' (4#1) [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/.Xil/Vivado-24496-MOONCELL/realtime/CNN_imp_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'CNN_imp_auto_pc_0' is unconnected for instance 'auto_pc' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:950]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'CNN_imp_auto_pc_0' is unconnected for instance 'auto_pc' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:950]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'CNN_imp_auto_pc_0' is unconnected for instance 'auto_pc' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:950]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'CNN_imp_auto_pc_0' has 60 connections declared, but only 57 given [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:950]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_IVTAM4' (5#1) [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:723]
INFO: [Synth 8-6155] done synthesizing module 'CNN_imp_ps7_0_axi_periph_0' (6#1) [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:428]
INFO: [Synth 8-6157] synthesizing module 'CNN_imp_rst_ps7_0_100M_0' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/.Xil/Vivado-24496-MOONCELL/realtime/CNN_imp_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CNN_imp_rst_ps7_0_100M_0' (7#1) [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/.Xil/Vivado-24496-MOONCELL/realtime/CNN_imp_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'CNN_imp_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:338]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'CNN_imp_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:338]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'CNN_imp_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:338]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'CNN_imp_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:338]
INFO: [Synth 8-6157] synthesizing module 'CNN_imp_zynq_ultra_ps_e_0_3' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/.Xil/Vivado-24496-MOONCELL/realtime/CNN_imp_zynq_ultra_ps_e_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CNN_imp_zynq_ultra_ps_e_0_3' (8#1) [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/.Xil/Vivado-24496-MOONCELL/realtime/CNN_imp_zynq_ultra_ps_e_0_3_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'CNN_imp_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:346]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'CNN_imp_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:346]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'CNN_imp_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:346]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'CNN_imp_zynq_ultra_ps_e_0_3' is unconnected for instance 'zynq_ultra_ps_e_0' [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:346]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'CNN_imp_zynq_ultra_ps_e_0_3' has 83 connections declared, but only 79 given [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:346]
INFO: [Synth 8-6155] done synthesizing module 'CNN_imp' (9#1) [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/synth/CNN_imp.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CNN_imp_wrapper' (10#1) [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/hdl/CNN_imp_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1447.406 ; gain = 166.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.277 ; gain = 184.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.277 ; gain = 184.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1465.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0_in_context.xdc] for cell 'CNN_imp_i/CNN_DMA'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0_in_context.xdc] for cell 'CNN_imp_i/CNN_DMA'
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_smc_0/CNN_imp_axi_smc_0/CNN_imp_axi_smc_0_in_context.xdc] for cell 'CNN_imp_i/axi_smc'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_smc_0/CNN_imp_axi_smc_0/CNN_imp_axi_smc_0_in_context.xdc] for cell 'CNN_imp_i/axi_smc'
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_rst_ps7_0_100M_0/CNN_imp_rst_ps7_0_100M_0/CNN_imp_rst_ps7_0_100M_0_in_context.xdc] for cell 'CNN_imp_i/rst_ps7_0_100M'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_rst_ps7_0_100M_0/CNN_imp_rst_ps7_0_100M_0/CNN_imp_rst_ps7_0_100M_0_in_context.xdc] for cell 'CNN_imp_i/rst_ps7_0_100M'
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_zynq_ultra_ps_e_0_3/CNN_imp_zynq_ultra_ps_e_0_3/CNN_imp_zynq_ultra_ps_e_0_3_in_context.xdc] for cell 'CNN_imp_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_zynq_ultra_ps_e_0_3/CNN_imp_zynq_ultra_ps_e_0_3/CNN_imp_zynq_ultra_ps_e_0_3_in_context.xdc] for cell 'CNN_imp_i/zynq_ultra_ps_e_0'
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_auto_pc_0/CNN_imp_auto_pc_0/CNN_imp_auto_pc_0_in_context.xdc] for cell 'CNN_imp_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_auto_pc_0/CNN_imp_auto_pc_0/CNN_imp_auto_pc_0_in_context.xdc] for cell 'CNN_imp_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_mlp_0_2/CNN_imp_mlp_0_2/CNN_imp_mlp_0_2_in_context.xdc] for cell 'CNN_imp_i/mlp_0'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_mlp_0_2/CNN_imp_mlp_0_2/CNN_imp_mlp_0_2_in_context.xdc] for cell 'CNN_imp_i/mlp_0'
Parsing XDC File [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1492.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1492.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1492.953 ; gain = 212.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1492.953 ; gain = 212.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for CNN_imp_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CNN_imp_i/CNN_DMA. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CNN_imp_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CNN_imp_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CNN_imp_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CNN_imp_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CNN_imp_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CNN_imp_i/mlp_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1492.953 ; gain = 212.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1492.953 ; gain = 212.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1492.953 ; gain = 212.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2080.598 ; gain = 799.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2080.598 ; gain = 799.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2100.730 ; gain = 819.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2105.516 ; gain = 824.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2105.516 ; gain = 824.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2105.516 ; gain = 824.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2105.516 ; gain = 824.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2105.516 ; gain = 824.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2105.516 ; gain = 824.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |CNN_imp_auto_pc_0           |         1|
|2     |CNN_imp_axi_dma_0_0         |         1|
|3     |CNN_imp_axi_smc_0           |         1|
|4     |CNN_imp_mlp_0_2             |         1|
|5     |CNN_imp_rst_ps7_0_100M_0    |         1|
|6     |CNN_imp_zynq_ultra_ps_e_0_3 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |CNN_imp_auto_pc           |     1|
|2     |CNN_imp_axi_dma_0         |     1|
|3     |CNN_imp_axi_smc           |     1|
|4     |CNN_imp_mlp_0             |     1|
|5     |CNN_imp_rst_ps7_0_100M    |     1|
|6     |CNN_imp_zynq_ultra_ps_e_0 |     1|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2105.516 ; gain = 824.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2105.516 ; gain = 797.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2105.516 ; gain = 824.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2105.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2140.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2145.734 ; gain = 1134.391
INFO: [Common 17-1381] The checkpoint 'F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/synth_1/CNN_imp_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CNN_imp_wrapper_utilization_synth.rpt -pb CNN_imp_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 00:21:12 2021...
