// Seed: 2267754595
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output id_4,
    output logic id_5,
    input id_6
);
  logic id_7;
  reg   id_8;
  assign id_0 = id_7;
  always #1
    wait (~1)
      id_4 <= id_8#(
          .id_2(1),
          .id_7(id_1),
          .id_7(1),
          .id_1(0 | 1),
          .id_7(id_6)
      );
  logic id_9, id_10;
  logic id_11;
  assign id_11 = 1;
endmodule
`define pp_7 0
