{"vcs1":{"timestamp_begin":1739365143.945481375, "rt":0.28, "ut":0.13, "st":0.11}}
{"vcselab":{"timestamp_begin":1739365144.305776355, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739365144.622948844, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739365143.716422788}
{"VCS_COMP_START_TIME": 1739365143.716422788}
{"VCS_COMP_END_TIME": 1739365144.838856661}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265548}}
{"vcselab": {"peak_mem": 150352}}
