Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed May 29 12:06:28 2024
| Host         : ALV-WIN11-DT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.190        0.000                      0                  239        0.177        0.000                      0                  239        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              0.190        0.000                      0                  239        0.177        0.000                      0                  239        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 5.592ns (58.796%)  route 3.919ns (41.204%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.727     5.248    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 f  songPtr_reg[3]/Q
                         net (fo=27, routed)          1.095     6.799    soundGen/Q[3]
    SLICE_X12Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.923 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.627     7.550    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    11.391 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.842    12.233    soundGen/acc0_n_90
    SLICE_X14Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.753 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    soundGen/acc_carry_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.068 r  soundGen/acc_carry__0/O[3]
                         net (fo=2, routed)           0.768    13.836    soundGen/p_0_in__0[7]
    SLICE_X12Y122        LUT3 (Prop_lut3_I2_O)        0.336    14.172 r  soundGen/y[1][7]_i_1/O
                         net (fo=2, routed)           0.587    14.759    soundGen/y[1][7]_i_1_n_0
    SLICE_X12Y122        FDRE                                         r  soundGen/y_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.601    14.942    soundGen/clk_IBUF_BUFG
    SLICE_X12Y122        FDRE                                         r  soundGen/y_reg[1][7]/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X12Y122        FDRE (Setup_fdre_C_D)       -0.238    14.949    soundGen/y_reg[1][7]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.759    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y[1][7]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 5.592ns (59.255%)  route 3.845ns (40.745%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.727     5.248    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 f  songPtr_reg[3]/Q
                         net (fo=27, routed)          1.095     6.799    soundGen/Q[3]
    SLICE_X12Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.923 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.627     7.550    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    11.391 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.842    12.233    soundGen/acc0_n_90
    SLICE_X14Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.753 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    soundGen/acc_carry_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.068 r  soundGen/acc_carry__0/O[3]
                         net (fo=2, routed)           0.768    13.836    soundGen/p_0_in__0[7]
    SLICE_X12Y122        LUT3 (Prop_lut3_I2_O)        0.336    14.172 r  soundGen/y[1][7]_i_1/O
                         net (fo=2, routed)           0.513    14.685    soundGen/y[1][7]_i_1_n_0
    SLICE_X11Y122        FDRE                                         r  soundGen/y[1][7]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.601    14.942    soundGen/clk_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  soundGen/y[1][7]_i_1_psdsp/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X11Y122        FDRE (Setup_fdre_C_D)       -0.265    14.909    soundGen/y[1][7]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -14.685    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 5.563ns (59.612%)  route 3.769ns (40.388%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.727     5.248    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 f  songPtr_reg[3]/Q
                         net (fo=27, routed)          1.095     6.799    soundGen/Q[3]
    SLICE_X12Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.923 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.627     7.550    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    11.391 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.842    12.233    soundGen/acc0_n_90
    SLICE_X14Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.753 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    soundGen/acc_carry_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.076 r  soundGen/acc_carry__0/O[1]
                         net (fo=2, routed)           0.628    13.704    soundGen/p_0_in__0[5]
    SLICE_X12Y126        LUT3 (Prop_lut3_I2_O)        0.299    14.003 r  soundGen/y[1][5]_i_1/O
                         net (fo=2, routed)           0.577    14.580    soundGen/y[1][5]_i_1_n_0
    SLICE_X11Y123        FDRE                                         r  soundGen/y_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.600    14.941    soundGen/clk_IBUF_BUFG
    SLICE_X11Y123        FDRE                                         r  soundGen/y_reg[1][5]/C
                         clock pessimism              0.267    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y123        FDRE (Setup_fdre_C_D)       -0.282    14.891    soundGen/y_reg[1][5]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -14.580    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y[1][5]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 5.563ns (59.612%)  route 3.769ns (40.388%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.727     5.248    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 f  songPtr_reg[3]/Q
                         net (fo=27, routed)          1.095     6.799    soundGen/Q[3]
    SLICE_X12Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.923 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.627     7.550    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    11.391 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.842    12.233    soundGen/acc0_n_90
    SLICE_X14Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.753 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    soundGen/acc_carry_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.076 r  soundGen/acc_carry__0/O[1]
                         net (fo=2, routed)           0.628    13.704    soundGen/p_0_in__0[5]
    SLICE_X12Y126        LUT3 (Prop_lut3_I2_O)        0.299    14.003 r  soundGen/y[1][5]_i_1/O
                         net (fo=2, routed)           0.577    14.580    soundGen/y[1][5]_i_1_n_0
    SLICE_X11Y123        FDRE                                         r  soundGen/y[1][5]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.600    14.941    soundGen/clk_IBUF_BUFG
    SLICE_X11Y123        FDRE                                         r  soundGen/y[1][5]_i_1_psdsp/C
                         clock pessimism              0.267    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y123        FDRE (Setup_fdre_C_D)       -0.270    14.903    soundGen/y[1][5]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.580    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y[1][8]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 5.572ns (58.870%)  route 3.893ns (41.130%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.727     5.248    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 f  songPtr_reg[3]/Q
                         net (fo=27, routed)          1.095     6.799    soundGen/Q[3]
    SLICE_X12Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.923 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.627     7.550    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    11.391 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.842    12.233    soundGen/acc0_n_90
    SLICE_X14Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.753 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    soundGen/acc_carry_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.870 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.879    soundGen/acc_carry__0_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.098 r  soundGen/acc_carry__1/O[0]
                         net (fo=2, routed)           0.800    13.899    soundGen/p_0_in__0[8]
    SLICE_X11Y122        LUT3 (Prop_lut3_I2_O)        0.295    14.194 r  soundGen/y[1][8]_i_1/O
                         net (fo=2, routed)           0.519    14.713    soundGen/y[1][8]_i_1_n_0
    SLICE_X11Y122        FDRE                                         r  soundGen/y[1][8]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.601    14.942    soundGen/clk_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  soundGen/y[1][8]_i_1_psdsp/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X11Y122        FDRE (Setup_fdre_C_D)       -0.061    15.113    soundGen/y[1][8]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.713    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0_i_5_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.374ns  (logic 5.696ns (60.765%)  route 3.678ns (39.235%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.727     5.248    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 f  songPtr_reg[3]/Q
                         net (fo=27, routed)          1.095     6.799    soundGen/Q[3]
    SLICE_X12Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.923 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.627     7.550    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    11.391 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.842    12.233    soundGen/acc0_n_90
    SLICE_X14Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.753 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    soundGen/acc_carry_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.870 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.879    soundGen/acc_carry__0_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.210 r  soundGen/acc_carry__1/O[3]
                         net (fo=3, routed)           0.773    13.983    soundGen/p_0_in__0[11]
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.307    14.290 r  soundGen/acc0_i_5/O
                         net (fo=1, routed)           0.332    14.622    soundGen/acc0_i_5_n_0
    SLICE_X12Y122        FDRE                                         r  soundGen/acc0_i_5_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.601    14.942    soundGen/clk_IBUF_BUFG
    SLICE_X12Y122        FDRE                                         r  soundGen/acc0_i_5_psdsp/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X12Y122        FDRE (Setup_fdre_C_D)       -0.045    15.142    soundGen/acc0_i_5_psdsp
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -14.622    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y[1][10]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 5.598ns (60.278%)  route 3.689ns (39.722%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.727     5.248    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 f  songPtr_reg[3]/Q
                         net (fo=27, routed)          1.095     6.799    soundGen/Q[3]
    SLICE_X12Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.923 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.627     7.550    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    11.391 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.842    12.233    soundGen/acc0_n_90
    SLICE_X14Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.753 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    soundGen/acc_carry_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.870 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.879    soundGen/acc_carry__0_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.118 r  soundGen/acc_carry__1/O[2]
                         net (fo=2, routed)           0.609    13.728    soundGen/p_0_in__0[10]
    SLICE_X12Y122        LUT3 (Prop_lut3_I2_O)        0.301    14.029 r  soundGen/y[1][10]_i_2/O
                         net (fo=2, routed)           0.507    14.535    soundGen/y[1][10]_i_2_n_0
    SLICE_X11Y122        FDRE                                         r  soundGen/y[1][10]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.601    14.942    soundGen/clk_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  soundGen/y[1][10]_i_2_psdsp/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X11Y122        FDRE (Setup_fdre_C_D)       -0.081    15.093    soundGen/y[1][10]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y[1][6]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 5.481ns (59.050%)  route 3.801ns (40.950%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.727     5.248    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 f  songPtr_reg[3]/Q
                         net (fo=27, routed)          1.095     6.799    soundGen/Q[3]
    SLICE_X12Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.923 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.627     7.550    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    11.391 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.842    12.233    soundGen/acc0_n_90
    SLICE_X14Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.753 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    soundGen/acc_carry_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.992 r  soundGen/acc_carry__0/O[2]
                         net (fo=2, routed)           0.716    13.708    soundGen/p_0_in__0[6]
    SLICE_X15Y121        LUT3 (Prop_lut3_I2_O)        0.301    14.009 r  soundGen/y[1][6]_i_1/O
                         net (fo=2, routed)           0.521    14.530    soundGen/y[1][6]_i_1_n_0
    SLICE_X14Y121        FDRE                                         r  soundGen/y[1][6]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.603    14.944    soundGen/clk_IBUF_BUFG
    SLICE_X14Y121        FDRE                                         r  soundGen/y[1][6]_i_1_psdsp/C
                         clock pessimism              0.280    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y121        FDRE (Setup_fdre_C_D)       -0.028    15.161    soundGen/y[1][6]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -14.530    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 5.687ns (61.591%)  route 3.546ns (38.409%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.727     5.248    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 f  songPtr_reg[3]/Q
                         net (fo=27, routed)          1.095     6.799    soundGen/Q[3]
    SLICE_X12Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.923 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.627     7.550    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    11.391 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.842    12.233    soundGen/acc0_n_90
    SLICE_X14Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.753 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    soundGen/acc_carry_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.870 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.879    soundGen/acc_carry__0_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.202 r  soundGen/acc_carry__1/O[1]
                         net (fo=2, routed)           0.594    13.797    soundGen/p_0_in__0[9]
    SLICE_X15Y122        LUT3 (Prop_lut3_I2_O)        0.306    14.103 r  soundGen/y[1][9]_i_1/O
                         net (fo=2, routed)           0.379    14.482    soundGen/y[1][9]_i_1_n_0
    SLICE_X15Y122        FDRE                                         r  soundGen/y_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.601    14.942    soundGen/clk_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  soundGen/y_reg[1][9]/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X15Y122        FDRE (Setup_fdre_C_D)       -0.069    15.118    soundGen/y_reg[1][9]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 songPtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y[1][9]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 5.687ns (61.591%)  route 3.546ns (38.409%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.727     5.248    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  songPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 f  songPtr_reg[3]/Q
                         net (fo=27, routed)          1.095     6.799    soundGen/Q[3]
    SLICE_X12Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.923 r  soundGen/acc0_i_6/O
                         net (fo=7, routed)           0.627     7.550    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      3.841    11.391 r  soundGen/acc0/P[15]
                         net (fo=2, routed)           0.842    12.233    soundGen/acc0_n_90
    SLICE_X14Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.753 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    12.753    soundGen/acc_carry_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.870 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.879    soundGen/acc_carry__0_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.202 r  soundGen/acc_carry__1/O[1]
                         net (fo=2, routed)           0.594    13.797    soundGen/p_0_in__0[9]
    SLICE_X15Y122        LUT3 (Prop_lut3_I2_O)        0.306    14.103 r  soundGen/y[1][9]_i_1/O
                         net (fo=2, routed)           0.379    14.482    soundGen/y[1][9]_i_1_n_0
    SLICE_X15Y122        FDRE                                         r  soundGen/y[1][9]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.601    14.942    soundGen/clk_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  soundGen/y[1][9]_i_1_psdsp/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X15Y122        FDRE (Setup_fdre_C_D)       -0.057    15.130    soundGen/y[1][9]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                  0.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    soundGen/clk_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  soundGen/y_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  soundGen/y_reg[1][6]/Q
                         net (fo=1, routed)           0.112     1.773    soundGen/y_reg[1][6]
    SLICE_X14Y122        FDRE                                         r  soundGen/y_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.907     2.035    soundGen/clk_IBUF_BUFG
    SLICE_X14Y122        FDRE                                         r  soundGen/y_reg[2][6]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X14Y122        FDRE (Hold_fdre_C_D)         0.063     1.596    soundGen/y_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.493%)  route 0.127ns (40.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.127     1.787    codecInterface/Q[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  codecInterface/clkGen[5]_i_1/O
                         net (fo=1, routed)           0.000     1.832    codecInterface/plusOp[5]
    SLICE_X8Y127         FDRE                                         r  codecInterface/clkGen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.908     2.036    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y127         FDRE                                         r  codecInterface/clkGen_reg[5]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X8Y127         FDRE (Hold_fdre_C_D)         0.121     1.654    codecInterface/clkGen_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.371%)  route 0.177ns (55.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    soundGen/clk_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  soundGen/y_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  soundGen/y_reg[1][8]/Q
                         net (fo=1, routed)           0.177     1.837    soundGen/y_reg[1][8]
    SLICE_X9Y122         FDRE                                         r  soundGen/y_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.908     2.036    soundGen/clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  soundGen/y_reg[2][8]/C
                         clock pessimism             -0.482     1.554    
    SLICE_X9Y122         FDRE (Hold_fdre_C_D)         0.070     1.624    soundGen/y_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 songPtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            songPtr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.538%)  route 0.197ns (51.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.637     1.521    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  songPtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  songPtr_reg[5]/Q
                         net (fo=27, routed)          0.197     1.859    songPtr_reg_n_0_[5]
    SLICE_X12Y120        LUT6 (Prop_lut6_I2_O)        0.045     1.904 r  songPtr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.904    songPtr[4]_i_1_n_0
    SLICE_X12Y120        FDRE                                         r  songPtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.037    clk_IBUF_BUFG
    SLICE_X12Y120        FDRE                                         r  songPtr_reg[4]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X12Y120        FDRE (Hold_fdre_C_D)         0.121     1.655    songPtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 codecInterface/outSampleShifter.sample_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.633     1.517    codecInterface/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.164     1.681 r  codecInterface/outSampleShifter.sample_reg[16]/Q
                         net (fo=1, routed)           0.163     1.844    codecInterface/sample[16]
    SLICE_X10Y124        LUT6 (Prop_lut6_I5_O)        0.045     1.889 r  codecInterface/outSampleShifter.sample[17]_i_1/O
                         net (fo=1, routed)           0.000     1.889    codecInterface/p_2_in__0[17]
    SLICE_X10Y124        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.905     2.033    codecInterface/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[17]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X10Y124        FDRE (Hold_fdre_C_D)         0.121     1.638    codecInterface/outSampleShifter.sample_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 codecInterface/outSampleShifter.sample_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.633     1.517    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y124         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  codecInterface/outSampleShifter.sample_reg[13]/Q
                         net (fo=1, routed)           0.158     1.816    codecInterface/sample[13]
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  codecInterface/outSampleShifter.sample[14]_i_1/O
                         net (fo=1, routed)           0.000     1.861    codecInterface/p_2_in__0[14]
    SLICE_X9Y124         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.905     2.033    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y124         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[14]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X9Y124         FDRE (Hold_fdre_C_D)         0.092     1.609    codecInterface/outSampleShifter.sample_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 codecInterface/outSampleShifter.sample_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.633     1.517    codecInterface/clk_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  codecInterface/outSampleShifter.sample_reg[20]/Q
                         net (fo=1, routed)           0.158     1.816    codecInterface/sample[20]
    SLICE_X11Y124        LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  codecInterface/outSampleShifter.sample[21]_i_1/O
                         net (fo=1, routed)           0.000     1.861    codecInterface/p_2_in__0[21]
    SLICE_X11Y124        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.905     2.033    codecInterface/clk_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[21]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X11Y124        FDRE (Hold_fdre_C_D)         0.092     1.609    codecInterface/outSampleShifter.sample_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.634     1.518    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  codecInterface/clkGen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  codecInterface/clkGen_reg[7]/Q
                         net (fo=20, routed)          0.187     1.869    codecInterface/bitNum[4]
    SLICE_X8Y126         LUT4 (Prop_lut4_I1_O)        0.043     1.912 r  codecInterface/clkGen[8]_i_2/O
                         net (fo=1, routed)           0.000     1.912    codecInterface/plusOp[8]
    SLICE_X8Y126         FDRE                                         r  codecInterface/clkGen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.906     2.034    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  codecInterface/clkGen_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X8Y126         FDRE (Hold_fdre_C_D)         0.131     1.649    codecInterface/clkGen_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.846%)  route 0.192ns (51.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.192     1.852    codecInterface/Q[0]
    SLICE_X9Y127         LUT2 (Prop_lut2_I1_O)        0.042     1.894 r  codecInterface/clkGen[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    codecInterface/plusOp[1]
    SLICE_X9Y127         FDRE                                         r  codecInterface/clkGen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.908     2.036    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  codecInterface/clkGen_reg[1]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X9Y127         FDRE (Hold_fdre_C_D)         0.107     1.627    codecInterface/clkGen_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.894%)  route 0.168ns (53.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    soundGen/clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  soundGen/y_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.148     1.668 r  soundGen/y_reg[1][4]/Q
                         net (fo=1, routed)           0.168     1.835    soundGen/y_reg[1][4]
    SLICE_X9Y122         FDRE                                         r  soundGen/y_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.908     2.036    soundGen/clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  soundGen/y_reg[2][4]/C
                         clock pessimism             -0.482     1.554    
    SLICE_X9Y122         FDRE (Hold_fdre_C_D)         0.013     1.567    soundGen/y_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y122   ldSound_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y120  songPtr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y120  songPtr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y121  songPtr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y120  songPtr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y120  songPtr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y120  songPtr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y119   songPulse.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y121   songPulse.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y122   ldSound_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y122   ldSound_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y120  songPtr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y120  songPtr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y120  songPtr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y120  songPtr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y121  songPtr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y121  songPtr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y120  songPtr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y120  songPtr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y122   ldSound_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y122   ldSound_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y120  songPtr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y120  songPtr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y120  songPtr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y120  songPtr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y121  songPtr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y121  songPtr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y120  songPtr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y120  songPtr_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.331ns  (logic 3.976ns (62.800%)  route 2.355ns (37.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.723     5.244    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          2.355     8.055    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.575 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.575    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.293ns  (logic 4.160ns (66.106%)  route 2.133ns (33.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.723     5.244    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y127         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.478     5.722 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           2.133     7.855    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.682    11.537 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.537    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 4.157ns (66.534%)  route 2.091ns (33.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.722     5.243    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.478     5.721 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           2.091     7.812    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.679    11.491 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.491    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.174ns  (logic 4.180ns (67.704%)  route 1.994ns (32.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.723     5.244    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y127         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.478     5.722 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           1.994     7.716    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.702    11.418 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.418    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.162ns  (logic 3.959ns (64.246%)  route 2.203ns (35.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.723     5.244    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          2.203     7.904    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.407 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.407    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 4.161ns (68.085%)  route 1.950ns (31.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.722     5.243    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.478     5.721 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           1.950     7.672    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.683    11.354 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.354    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.055ns  (logic 3.959ns (65.383%)  route 2.096ns (34.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.721     5.242    codecInterface/clk_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.456     5.698 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           2.096     7.794    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    11.298 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000    11.298    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.345ns (71.161%)  route 0.545ns (28.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.633     1.517    codecInterface/clk_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.545     2.203    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.407 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.407    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.414ns (73.628%)  route 0.506ns (26.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.634     1.518    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.506     2.172    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.266     3.438 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.438    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.410ns (71.907%)  route 0.551ns (28.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.634     1.518    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.551     2.217    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.262     3.479 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.479    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.345ns (68.336%)  route 0.623ns (31.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.623     2.284    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.488 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.488    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.428ns (72.159%)  route 0.551ns (27.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y127         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.148     1.668 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.551     2.218    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.280     3.498 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.498    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.408ns (69.984%)  route 0.604ns (30.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y127         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.148     1.668 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.604     2.272    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.260     3.532 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.532    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.362ns (66.988%)  route 0.671ns (33.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.671     2.332    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.553 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.553    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            resetSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.454ns (28.427%)  route 3.660ns (71.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.660     5.114    resetSynchronizer/aux_reg[0]_0[0]
    SLICE_X2Y119         FDRE                                         r  resetSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.672     5.013    resetSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  resetSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            resetSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.222ns (13.405%)  route 1.433ns (86.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.655    resetSynchronizer/aux_reg[0]_0[0]
    SLICE_X2Y119         FDRE                                         r  resetSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.940     2.068    resetSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  resetSynchronizer/aux_reg[0]/C





