Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/CS152A/lab0/counter_tb0_isim_beh.exe -prj E:/CS152A/lab0/counter_tb0_beh.prj work.counter_tb0 work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "E:/CS152A/lab0/counter.v" into library work
Analyzing Verilog file "E:/CS152A/lab0/counter_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module counter
Compiling module counter_tb0
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/CS152A/lab0/counter_tb0_isim_beh.exe
Fuse Memory Usage: 26980 KB
Fuse CPU Usage: 576 ms
