# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_find_error_0_0/sim/Block_correctionV2_find_error_0_0.v" \
"../../../../Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_calc_parity_0_0/sim/Block_correctionV2_calc_parity_0_0.v" \
"../../../../Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_correct_error_0_0/sim/Block_correctionV2_correct_error_0_0.v" \
"../../../../Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_Input_memmory_0_0/sim/Block_correctionV2_Input_memmory_0_0.v" \
"../../../../Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_ControllerV2_0_0/sim/Block_correctionV2_ControllerV2_0_0.v" \
"../../../../Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_Output_memmory_0_0/sim/Block_correctionV2_Output_memmory_0_0.v" \
"../../../../Demodulator.ip_user_files/bd/Block_correctionV2/ip/Block_correctionV2_Adder_0_0/sim/Block_correctionV2_Adder_0_0.v" \
"../../../../Demodulator.ip_user_files/bd/Block_correctionV2/sim/Block_correctionV2.v" \
"../../../../Demodulator.gen/sources_1/bd/Block_correctionV2/hdl/Block_correctionV2_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
