digraph "CFG for 'mbs_align_pad' function" {
	label="CFG for 'mbs_align_pad' function";

	Node0xb03610 [shape=record,label="{%3:\l  %4 = alloca i8*, align 8\l  %5 = alloca i8*, align 8\l  %6 = alloca i64, align 8\l  store i8* %0, i8** %4, align 8, !tbaa !844\l  call void @llvm.dbg.declare(metadata i8** %4, metadata !841, metadata\l... !DIExpression()), !dbg !848\l  store i8* %1, i8** %5, align 8, !tbaa !844\l  call void @llvm.dbg.declare(metadata i8** %5, metadata !842, metadata\l... !DIExpression()), !dbg !849\l  store i64 %2, i64* %6, align 8, !tbaa !850\l  call void @llvm.dbg.declare(metadata i64* %6, metadata !843, metadata\l... !DIExpression()), !dbg !852\l  br label %7, !dbg !853\l}"];
	Node0xb03610 -> Node0xb06530;
	Node0xb06530 [shape=record,label="{%7:\l\l  %8 = load i64, i64* %6, align 8, !dbg !854, !tbaa !850\l  %9 = add i64 %8, -1, !dbg !854\l  store i64 %9, i64* %6, align 8, !dbg !854, !tbaa !850\l  %10 = icmp ne i64 %8, 0, !dbg !854\l  br i1 %10, label %11, label %15, !dbg !855\l|{<s0>T|<s1>F}}"];
	Node0xb06530:s0 -> Node0xb08e20;
	Node0xb06530:s1 -> Node0xb08e70;
	Node0xb08e20 [shape=record,label="{%11:\l\l  %12 = load i8*, i8** %4, align 8, !dbg !856, !tbaa !844\l  %13 = load i8*, i8** %5, align 8, !dbg !857, !tbaa !844\l  %14 = icmp ult i8* %12, %13, !dbg !858\l  br label %15\l}"];
	Node0xb08e20 -> Node0xb08e70;
	Node0xb08e70 [shape=record,label="{%15:\l\l  %16 = phi i1 [ false, %7 ], [ %14, %11 ], !dbg !859\l  br i1 %16, label %17, label %20, !dbg !853\l|{<s0>T|<s1>F}}"];
	Node0xb08e70:s0 -> Node0xb08ec0;
	Node0xb08e70:s1 -> Node0xb08f10;
	Node0xb08ec0 [shape=record,label="{%17:\l\l  %18 = load i8*, i8** %4, align 8, !dbg !860, !tbaa !844\l  %19 = getelementptr inbounds i8, i8* %18, i32 1, !dbg !860\l  store i8* %19, i8** %4, align 8, !dbg !860, !tbaa !844\l  store i8 32, i8* %18, align 1, !dbg !861, !tbaa !862\l  br label %7, !dbg !853, !llvm.loop !863\l}"];
	Node0xb08ec0 -> Node0xb06530;
	Node0xb08f10 [shape=record,label="{%20:\l\l  %21 = load i8*, i8** %4, align 8, !dbg !865, !tbaa !844\l  store i8 0, i8* %21, align 1, !dbg !866, !tbaa !862\l  %22 = load i8*, i8** %4, align 8, !dbg !867, !tbaa !844\l  ret i8* %22, !dbg !868\l}"];
}
