{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 00:17:44 2011 " "Info: Processing started: Tue Dec 06 00:17:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_game_end.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_game_end.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_game_end-a " "Info: Found design unit 1: g07_game_end-a" {  } { { "g07_game_end.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_game_end.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_game_end " "Info: Found entity 1: g07_game_end" {  } { { "g07_game_end.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_game_end.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_7_segment_led.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_7_segment_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_7_segment_led-a " "Info: Found design unit 1: g07_7_segment_led-a" {  } { { "g07_7_segment_led.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_7_segment_led.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_7_segment_led " "Info: Found entity 1: g07_7_segment_led" {  } { { "g07_7_segment_led.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_7_segment_led.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_number_to_ascii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_number_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_number_to_ascii-a " "Info: Found design unit 1: g07_number_to_ascii-a" {  } { { "g07_number_to_ascii.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_number_to_ascii.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_number_to_ascii " "Info: Found entity 1: g07_number_to_ascii" {  } { { "g07_number_to_ascii.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_number_to_ascii.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_sp_next_move.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g07_sp_next_move.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_sp_next_move " "Info: Found entity 1: g07_sp_next_move" {  } { { "g07_sp_next_move.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_sp_next_move.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_sp_player.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_sp_player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_sp_player-a " "Info: Found design unit 1: g07_sp_player-a" {  } { { "g07_sp_player.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_sp_player.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_sp_player " "Info: Found entity 1: g07_sp_player" {  } { { "g07_sp_player.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_sp_player.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_game_control2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g07_game_control2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_game_control2 " "Info: Found entity 1: g07_game_control2" {  } { { "g07_game_control2.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_game_control2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_asp_registers.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file g07_asp_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_package2 " "Info: Found design unit 1: lab_package2" {  } { { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 g07_asp_registers-a " "Info: Found design unit 2: g07_asp_registers-a" {  } { { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_asp_registers " "Info: Found entity 1: g07_asp_registers" {  } { { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_asp_row_incr.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file g07_asp_row_incr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_package4 " "Info: Found design unit 1: lab_package4" {  } { { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 g07_asp_row_incr-a " "Info: Found design unit 2: g07_asp_row_incr-a" {  } { { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_asp_row_incr " "Info: Found entity 1: g07_asp_row_incr" {  } { { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_gra_arr.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file g07_gra_arr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_package3 " "Info: Found design unit 1: lab_package3" {  } { { "g07_gra_arr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_gra_arr.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 g07_gra_arr-a " "Info: Found design unit 2: g07_gra_arr-a" {  } { { "g07_gra_arr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_gra_arr.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_gra_arr " "Info: Found entity 1: g07_gra_arr" {  } { { "g07_gra_arr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_gra_arr.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_asp_row_config.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file g07_asp_row_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_package " "Info: Found design unit 1: lab_package" {  } { { "g07_asp_row_config.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_config.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 g07_asp_row_config-a " "Info: Found design unit 2: g07_asp_row_config-a" {  } { { "g07_asp_row_config.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_config.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_asp_row_config " "Info: Found entity 1: g07_asp_row_config" {  } { { "g07_asp_row_config.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_config.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_asp_next_move.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g07_asp_next_move.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_asp_next_move " "Info: Found entity 1: g07_asp_next_move" {  } { { "g07_asp_next_move.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_asp_next_move.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_game_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_game_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_game_control-a " "Info: Found design unit 1: g07_game_control-a" {  } { { "g07_game_control.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_game_control.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_game_control " "Info: Found entity 1: g07_game_control" {  } { { "g07_game_control.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_game_control.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_complete_game.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g07_complete_game.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_complete_game " "Info: Found entity 1: g07_complete_game" {  } { { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_game_termination.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g07_game_termination.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_game_termination " "Info: Found entity 1: g07_game_termination" {  } { { "g07_game_termination.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_game_termination.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_complete_game2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g07_complete_game2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_complete_game2 " "Info: Found entity 1: g07_complete_game2" {  } { { "g07_complete_game2.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_complete_game2 " "Info: Elaborating entity \"g07_complete_game2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_7_segment_led g07_7_segment_led:inst3 " "Info: Elaborating entity \"g07_7_segment_led\" for hierarchy \"g07_7_segment_led:inst3\"" {  } { { "g07_complete_game2.bdf" "inst3" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { { 328 2544 2752 424 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM g07_7_segment_led:inst3\|LPM_ROM:crc_table " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"g07_7_segment_led:inst3\|LPM_ROM:crc_table\"" {  } { { "g07_7_segment_led.vhd" "crc_table" { Text "P:/altera/dsd/projects/lab5/g07_7_segment_led.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g07_7_segment_led:inst3\|LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"g07_7_segment_led:inst3\|LPM_ROM:crc_table\"" {  } { { "g07_7_segment_led.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_7_segment_led.vhd" 19 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g07_7_segment_led:inst3\|LPM_ROM:crc_table " "Info: Instantiated megafunction \"g07_7_segment_led:inst3\|LPM_ROM:crc_table\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 7 " "Info: Parameter \"LPM_WIDTHAD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 128 " "Info: Parameter \"LPM_NUMWORDS\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE lcd_decoder_rom.mif " "Info: Parameter \"LPM_FILE\" = \"lcd_decoder_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g07_7_segment_led.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_7_segment_led.vhd" 19 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom g07_7_segment_led:inst3\|LPM_ROM:crc_table\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"g07_7_segment_led:inst3\|LPM_ROM:crc_table\|altrom:srom\"" {  } { { "LPM_ROM.tdf" "srom" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g07_7_segment_led:inst3\|LPM_ROM:crc_table\|altrom:srom g07_7_segment_led:inst3\|LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"g07_7_segment_led:inst3\|LPM_ROM:crc_table\|altrom:srom\", which is child of megafunction instantiation \"g07_7_segment_led:inst3\|LPM_ROM:crc_table\"" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } } { "g07_7_segment_led.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_7_segment_led.vhd" 19 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g07_7_segment_led:inst3\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"g07_7_segment_led:inst3\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/90/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g07_7_segment_led:inst3\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block g07_7_segment_led:inst3\|LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"g07_7_segment_led:inst3\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"g07_7_segment_led:inst3\|LPM_ROM:crc_table\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "g07_7_segment_led.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_7_segment_led.vhd" 19 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_os01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os01 " "Info: Found entity 1: altsyncram_os01" {  } { { "db/altsyncram_os01.tdf" "" { Text "P:/altera/dsd/projects/lab5/db/altsyncram_os01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_os01 g07_7_segment_led:inst3\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_os01:auto_generated " "Info: Elaborating entity \"altsyncram_os01\" for hierarchy \"g07_7_segment_led:inst3\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_os01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_game_end g07_game_end:inst5 " "Info: Elaborating entity \"g07_game_end\" for hierarchy \"g07_game_end:inst5\"" {  } { { "g07_complete_game2.bdf" "inst5" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { { 480 2248 2432 608 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_game_control g07_game_control:inst23 " "Info: Elaborating entity \"g07_game_control\" for hierarchy \"g07_game_control:inst23\"" {  } { { "g07_complete_game2.bdf" "inst23" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { { 264 56 264 424 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_asp_registers g07_asp_registers:inst26 " "Info: Elaborating entity \"g07_asp_registers\" for hierarchy \"g07_asp_registers:inst26\"" {  } { { "g07_complete_game2.bdf" "inst26" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { { 496 1088 1400 688 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "asp_row_array " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"asp_row_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "asp_col_array " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"asp_col_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_asp_row_incr g07_asp_row_incr:inst21 " "Info: Elaborating entity \"g07_asp_row_incr\" for hierarchy \"g07_asp_row_incr:inst21\"" {  } { { "g07_complete_game2.bdf" "inst21" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { { 144 1136 1400 496 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_gra " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_gra\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_asp_row_config g07_asp_row_config:inst11 " "Info: Elaborating entity \"g07_asp_row_config\" for hierarchy \"g07_asp_row_config:inst11\"" {  } { { "g07_complete_game2.bdf" "inst11" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { { 160 792 992 288 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_gra_arr g07_gra_arr:inst12 " "Info: Elaborating entity \"g07_gra_arr\" for hierarchy \"g07_gra_arr:inst12\"" {  } { { "g07_complete_game2.bdf" "inst12" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { { 288 728 992 544 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_gra " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_gra\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_sp_player g07_sp_player:inst " "Info: Elaborating entity \"g07_sp_player\" for hierarchy \"g07_sp_player:inst\"" {  } { { "g07_complete_game2.bdf" "inst" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { { 544 720 896 704 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[0\] letter1-1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[0\]\" to the node \"letter1-1\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[1\] letter1-2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[1\]\" to the node \"letter1-2\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[2\] letter1-3 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[2\]\" to the node \"letter1-3\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[3\] letter1-4 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[3\]\" to the node \"letter1-4\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[4\] letter1-5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[4\]\" to the node \"letter1-5\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[5\] letter1-6 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[5\]\" to the node \"letter1-6\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[6\] letter1-7 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst3\|lpm_rom:crc_table\|otri\[6\]\" to the node \"letter1-7\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[0\] letter2-1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[0\]\" to the node \"letter2-1\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[1\] letter2-2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[1\]\" to the node \"letter2-2\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[2\] letter2-3 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[2\]\" to the node \"letter2-3\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[3\] letter2-4 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[3\]\" to the node \"letter2-4\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[4\] letter2-5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[4\]\" to the node \"letter2-5\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[5\] letter2-6 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[5\]\" to the node \"letter2-6\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[6\] letter2-7 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst17\|lpm_rom:crc_table\|otri\[6\]\" to the node \"letter2-7\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[0\] letter3-1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[0\]\" to the node \"letter3-1\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[1\] letter3-2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[1\]\" to the node \"letter3-2\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[2\] letter3-3 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[2\]\" to the node \"letter3-3\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[3\] letter3-4 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[3\]\" to the node \"letter3-4\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[4\] letter3-5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[4\]\" to the node \"letter3-5\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[5\] letter3-6 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[5\]\" to the node \"letter3-6\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[6\] letter3-7 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst18\|lpm_rom:crc_table\|otri\[6\]\" to the node \"letter3-7\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[2\] letter4-3 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[2\]\" to the node \"letter4-3\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[1\] letter4-2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[1\]\" to the node \"letter4-2\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[0\] letter4-1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[0\]\" to the node \"letter4-1\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[3\] letter4-4 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[3\]\" to the node \"letter4-4\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[4\] letter4-5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[4\]\" to the node \"letter4-5\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[5\] letter4-6 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[5\]\" to the node \"letter4-6\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[6\] letter4-7 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"g07_7_segment_led:inst20\|lpm_rom:crc_table\|otri\[6\]\" to the node \"letter4-7\" into a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 48 -1 0 } } { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 55 -1 0 } } { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 49 -1 0 } } { "g07_sp_player.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_sp_player.vhd" 37 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "g07_7_segment_led:inst3\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_os01:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"g07_7_segment_led:inst3\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_os01:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_os01.tdf" "" { Text "P:/altera/dsd/projects/lab5/db/altsyncram_os01.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altrom.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } } { "g07_7_segment_led.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_7_segment_led.vhd" 19 0 0 } } { "g07_complete_game2.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { { 328 2544 2752 424 "inst3" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "g07_7_segment_led:inst17\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_os01:auto_generated\|ALTSYNCRAM 4 " "Info: Removed 4 MSB VCC or GND address nodes from RAM block \"g07_7_segment_led:inst17\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_os01:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_os01.tdf" "" { Text "P:/altera/dsd/projects/lab5/db/altsyncram_os01.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altrom.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } } { "g07_7_segment_led.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_7_segment_led.vhd" 19 0 0 } } { "g07_complete_game2.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { { 464 2544 2752 560 "inst17" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "g07_7_segment_led:inst18\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_os01:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"g07_7_segment_led:inst18\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_os01:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_os01.tdf" "" { Text "P:/altera/dsd/projects/lab5/db/altsyncram_os01.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altrom.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "LPM_ROM.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } } { "g07_7_segment_led.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_7_segment_led.vhd" 19 0 0 } } { "g07_complete_game2.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game2.bdf" { { 584 2544 2752 680 "inst18" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "g07_lab5 " "Warning: Ignored assignments for entity \"g07_lab5\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity g07_lab5 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity g07_lab5 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g07_lab5 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g07_lab5 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3786 " "Info: Implemented 3786 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3715 " "Info: Implemented 3715 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Info: Implemented 28 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 00:19:14 2011 " "Info: Processing ended: Tue Dec 06 00:19:14 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Info: Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Info: Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
