{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 16:27:32 2017 " "Info: Processing started: Mon Oct 16 16:27:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70_D5M_XVGA -c DE2_70_D5M_XVGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_D5M_XVGA -c DE2_70_D5M_XVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/TERASIC_CAMERA/CAMERA_IF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/TERASIC_CAMERA/CAMERA_IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_IF " "Info: Found entity 1: CAMERA_IF" {  } { { "ip/TERASIC_CAMERA/CAMERA_IF.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/ip/TERASIC_CAMERA/CAMERA_IF.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/RAW2RGB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/RAW2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Info: Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Sdram_Control_4Port/command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/Sdram_Control_4Port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "v/Sdram_Control_4Port/command.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Sdram_Control_4Port/control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/Sdram_Control_4Port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "v/Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "v/Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Sdram_Control_4Port/sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/Sdram_Control_4Port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "v/Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(100) " "Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(100): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 100 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Sdram_Control_4Port/Sdram_Control_4Port.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/Sdram_Control_4Port/Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Info: Found entity 1: Sdram_Control_4Port" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Sdram_Control_4Port/Sdram_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/Sdram_Control_4Port/Sdram_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Info: Found entity 1: Sdram_FIFO" {  } { { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/CCD_Capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/CCD_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Info: Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/I2C_CCD_Config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/I2C_CCD_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Info: Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/I2C_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Line_Buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Info: Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Line_Buffer.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SEG7_LUT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/SEG7_LUT.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SEG7_LUT_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/SEG7_LUT_8.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Stack_RAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/Stack_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_RAM " "Info: Found entity 1: Stack_RAM" {  } { { "v/Stack_RAM.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Stack_RAM.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/VGA_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info: Found entity 1: vga_pll" {  } { { "v/vga_pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/vga_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_dffpipe_l2c " "Info: Found entity 1: pll_dffpipe_l2c" {  } { { "pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pll_stdsync_sv6 " "Info: Found entity 2: pll_stdsync_sv6" {  } { { "pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 98 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 pll " "Info: Found entity 3: pll" {  } { { "pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 129 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Info: Found entity 1: camera" {  } { { "camera.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/camera.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "a Test_Module.sv(749) " "Error (10759): Verilog HDL error at Test_Module.sv(749): object a declared in a list of port declarations cannot be redeclared within the module body" {  } { { "v/Test_Module.sv" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Test_Module.sv" 749 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Test_Module Test_Module.sv(1) " "Error (10112): Ignored design unit \"Test_Module\" at Test_Module.sv(1) due to previous errors" {  } { { "v/Test_Module.sv" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Test_Module.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Test_Module.sv 0 0 " "Info: Found 0 design units, including 0 entities, in source file v/Test_Module.sv" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Error: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 16 16:27:33 2017 " "Error: Processing ended: Mon Oct 16 16:27:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
