#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b6e420ba70 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x55b6e427d620_0 .var "clk", 0 0;
v0x55b6e427d6c0_0 .var "reset", 0 0;
S_0x55b6e422bd00 .scope module, "micpu" "cpu" 2 17, 3 1 0, S_0x55b6e420ba70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x55b6e427cf40_0 .net "clk", 0 0, v0x55b6e427d620_0;  1 drivers
v0x55b6e427d000_0 .net "op_alu", 2 0, v0x55b6e427c770_0;  1 drivers
v0x55b6e427d0c0_0 .net "opcode", 5 0, L_0x55b6e428f160;  1 drivers
v0x55b6e427d1b0_0 .net "reset", 0 0, v0x55b6e427d6c0_0;  1 drivers
v0x55b6e427d250_0 .net "s_inc", 0 0, v0x55b6e427c960_0;  1 drivers
v0x55b6e427d340_0 .net "s_inm", 0 0, v0x55b6e427ca50_0;  1 drivers
v0x55b6e427d3e0_0 .net "we3", 0 0, v0x55b6e427cb40_0;  1 drivers
v0x55b6e427d480_0 .net "wez", 0 0, v0x55b6e427cc80_0;  1 drivers
v0x55b6e427d520_0 .net "z", 0 0, v0x55b6e42797b0_0;  1 drivers
S_0x55b6e422c010 .scope module, "camino_datos" "cd" 3 8, 4 1 0, S_0x55b6e422bd00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 3 "op_alu"
    .port_info 7 /OUTPUT 1 "z"
    .port_info 8 /OUTPUT 6 "opcode"
v0x55b6e427b5c0_0 .net "Mux_EntPC", 9 0, L_0x55b6e428dbc0;  1 drivers
v0x55b6e427b6d0_0 .net "Mux_Sal_toBR", 7 0, L_0x55b6e428ef90;  1 drivers
v0x55b6e427b7e0_0 .net "R1", 7 0, L_0x55b6e428e320;  1 drivers
v0x55b6e427b8d0_0 .net "R2", 7 0, L_0x55b6e428ea30;  1 drivers
v0x55b6e427b9e0_0 .net "SalPC", 9 0, v0x55b6e4276df0_0;  1 drivers
v0x55b6e427baf0_0 .net "Sal_alu", 7 0, v0x55b6e42775e0_0;  1 drivers
v0x55b6e427bc00_0 .net "alu_ffz", 0 0, L_0x55b6e428ef20;  1 drivers
v0x55b6e427bcf0_0 .net "clk", 0 0, v0x55b6e427d620_0;  alias, 1 drivers
v0x55b6e427bd90_0 .net "instruccion", 15 0, L_0x55b6e427d950;  1 drivers
v0x55b6e427be50_0 .net "op_alu", 2 0, v0x55b6e427c770_0;  alias, 1 drivers
v0x55b6e427bef0_0 .net "opcode", 5 0, L_0x55b6e428f160;  alias, 1 drivers
v0x55b6e427bfb0_0 .net "reset", 0 0, v0x55b6e427d6c0_0;  alias, 1 drivers
v0x55b6e427c050_0 .net "s_inc", 0 0, v0x55b6e427c960_0;  alias, 1 drivers
v0x55b6e427c0f0_0 .net "s_inm", 0 0, v0x55b6e427ca50_0;  alias, 1 drivers
v0x55b6e427c190_0 .net "sum_mux", 9 0, L_0x55b6e427da30;  1 drivers
v0x55b6e427c230_0 .net "we3", 0 0, v0x55b6e427cb40_0;  alias, 1 drivers
v0x55b6e427c2d0_0 .net "wez", 0 0, v0x55b6e427cc80_0;  alias, 1 drivers
v0x55b6e427c370_0 .net "z", 0 0, v0x55b6e42797b0_0;  alias, 1 drivers
L_0x55b6e428dda0 .part L_0x55b6e427d950, 0, 10;
L_0x55b6e428eb80 .part L_0x55b6e427d950, 8, 4;
L_0x55b6e428ecb0 .part L_0x55b6e427d950, 4, 4;
L_0x55b6e428ed50 .part L_0x55b6e427d950, 0, 4;
L_0x55b6e428f0c0 .part L_0x55b6e427d950, 4, 8;
L_0x55b6e428f160 .part L_0x55b6e427d950, 10, 6;
S_0x55b6e4232cb0 .scope module, "PC" "registro" 4 9, 5 38 0, S_0x55b6e422c010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x55b6e4232e80 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x55b6e42536b0_0 .net "clk", 0 0, v0x55b6e427d620_0;  alias, 1 drivers
v0x55b6e4253780_0 .net "d", 9 0, L_0x55b6e428dbc0;  alias, 1 drivers
v0x55b6e4276df0_0 .var "q", 9 0;
v0x55b6e4276eb0_0 .net "reset", 0 0, v0x55b6e427d6c0_0;  alias, 1 drivers
E_0x55b6e425a580 .event posedge, v0x55b6e4276eb0_0, v0x55b6e42536b0_0;
S_0x55b6e4276ff0 .scope module, "alu_cpu" "alu" 4 24, 6 1 0, S_0x55b6e422c010;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55b6e428ef20 .functor NOT 1, L_0x55b6e428edf0, C4<0>, C4<0>, C4<0>;
v0x55b6e4277280_0 .net *"_s3", 0 0, L_0x55b6e428edf0;  1 drivers
v0x55b6e4277360_0 .net "a", 7 0, L_0x55b6e428e320;  alias, 1 drivers
v0x55b6e4277440_0 .net "b", 7 0, L_0x55b6e428ea30;  alias, 1 drivers
v0x55b6e4277500_0 .net "op_alu", 2 0, v0x55b6e427c770_0;  alias, 1 drivers
v0x55b6e42775e0_0 .var "s", 7 0;
v0x55b6e4277710_0 .net "y", 7 0, v0x55b6e42775e0_0;  alias, 1 drivers
v0x55b6e42777f0_0 .net "zero", 0 0, L_0x55b6e428ef20;  alias, 1 drivers
E_0x55b6e425a2b0 .event edge, v0x55b6e4277500_0, v0x55b6e4277440_0, v0x55b6e4277360_0;
L_0x55b6e428edf0 .reduce/or v0x55b6e42775e0_0;
S_0x55b6e4277950 .scope module, "banco_registros" "regfile" 4 21, 5 4 0, S_0x55b6e422c010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55b6e4277c60_0 .net *"_s0", 31 0, L_0x55b6e428de40;  1 drivers
v0x55b6e4277d60_0 .net *"_s10", 5 0, L_0x55b6e428e110;  1 drivers
L_0x7f9629c1c138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b6e4277e40_0 .net *"_s13", 1 0, L_0x7f9629c1c138;  1 drivers
L_0x7f9629c1c180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b6e4277f30_0 .net/2u *"_s14", 7 0, L_0x7f9629c1c180;  1 drivers
v0x55b6e4278010_0 .net *"_s18", 31 0, L_0x55b6e428e4b0;  1 drivers
L_0x7f9629c1c1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b6e4278140_0 .net *"_s21", 27 0, L_0x7f9629c1c1c8;  1 drivers
L_0x7f9629c1c210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b6e4278220_0 .net/2u *"_s22", 31 0, L_0x7f9629c1c210;  1 drivers
v0x55b6e4278300_0 .net *"_s24", 0 0, L_0x55b6e428e5e0;  1 drivers
v0x55b6e42783c0_0 .net *"_s26", 7 0, L_0x55b6e428e720;  1 drivers
v0x55b6e42784a0_0 .net *"_s28", 5 0, L_0x55b6e428e810;  1 drivers
L_0x7f9629c1c0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b6e4278580_0 .net *"_s3", 27 0, L_0x7f9629c1c0a8;  1 drivers
L_0x7f9629c1c258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b6e4278660_0 .net *"_s31", 1 0, L_0x7f9629c1c258;  1 drivers
L_0x7f9629c1c2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b6e4278740_0 .net/2u *"_s32", 7 0, L_0x7f9629c1c2a0;  1 drivers
L_0x7f9629c1c0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b6e4278820_0 .net/2u *"_s4", 31 0, L_0x7f9629c1c0f0;  1 drivers
v0x55b6e4278900_0 .net *"_s6", 0 0, L_0x55b6e428df30;  1 drivers
v0x55b6e42789c0_0 .net *"_s8", 7 0, L_0x55b6e428e070;  1 drivers
v0x55b6e4278aa0_0 .net "clk", 0 0, v0x55b6e427d620_0;  alias, 1 drivers
v0x55b6e4278b40_0 .net "ra1", 3 0, L_0x55b6e428eb80;  1 drivers
v0x55b6e4278c00_0 .net "ra2", 3 0, L_0x55b6e428ecb0;  1 drivers
v0x55b6e4278ce0_0 .net "rd1", 7 0, L_0x55b6e428e320;  alias, 1 drivers
v0x55b6e4278dd0_0 .net "rd2", 7 0, L_0x55b6e428ea30;  alias, 1 drivers
v0x55b6e4278ea0 .array "regb", 15 0, 7 0;
v0x55b6e4278f40_0 .net "wa3", 3 0, L_0x55b6e428ed50;  1 drivers
v0x55b6e4279020_0 .net "wd3", 7 0, L_0x55b6e428ef90;  alias, 1 drivers
v0x55b6e4279100_0 .net "we3", 0 0, v0x55b6e427cb40_0;  alias, 1 drivers
E_0x55b6e4259fa0 .event posedge, v0x55b6e42536b0_0;
L_0x55b6e428de40 .concat [ 4 28 0 0], L_0x55b6e428eb80, L_0x7f9629c1c0a8;
L_0x55b6e428df30 .cmp/ne 32, L_0x55b6e428de40, L_0x7f9629c1c0f0;
L_0x55b6e428e070 .array/port v0x55b6e4278ea0, L_0x55b6e428e110;
L_0x55b6e428e110 .concat [ 4 2 0 0], L_0x55b6e428eb80, L_0x7f9629c1c138;
L_0x55b6e428e320 .functor MUXZ 8, L_0x7f9629c1c180, L_0x55b6e428e070, L_0x55b6e428df30, C4<>;
L_0x55b6e428e4b0 .concat [ 4 28 0 0], L_0x55b6e428ecb0, L_0x7f9629c1c1c8;
L_0x55b6e428e5e0 .cmp/ne 32, L_0x55b6e428e4b0, L_0x7f9629c1c210;
L_0x55b6e428e720 .array/port v0x55b6e4278ea0, L_0x55b6e428e810;
L_0x55b6e428e810 .concat [ 4 2 0 0], L_0x55b6e428ecb0, L_0x7f9629c1c258;
L_0x55b6e428ea30 .functor MUXZ 8, L_0x7f9629c1c2a0, L_0x55b6e428e720, L_0x55b6e428e5e0, C4<>;
S_0x55b6e42792c0 .scope module, "ffz" "ffd" 4 30, 5 61 0, S_0x55b6e422c010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55b6e42794f0_0 .net "carga", 0 0, v0x55b6e427cc80_0;  alias, 1 drivers
v0x55b6e42795d0_0 .net "clk", 0 0, v0x55b6e427d620_0;  alias, 1 drivers
v0x55b6e42796e0_0 .net "d", 0 0, L_0x55b6e428ef20;  alias, 1 drivers
v0x55b6e42797b0_0 .var "q", 0 0;
v0x55b6e4279850_0 .net "reset", 0 0, v0x55b6e427d6c0_0;  alias, 1 drivers
S_0x55b6e42799b0 .scope module, "memoria" "memprog" 4 12, 7 3 0, S_0x55b6e422c010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x55b6e427d950 .functor BUFZ 16, L_0x55b6e427d780, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b6e4279c40_0 .net *"_s0", 15 0, L_0x55b6e427d780;  1 drivers
v0x55b6e4279d40_0 .net *"_s2", 11 0, L_0x55b6e427d820;  1 drivers
L_0x7f9629c1c018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b6e4279e20_0 .net *"_s5", 1 0, L_0x7f9629c1c018;  1 drivers
v0x55b6e4279ee0_0 .net "a", 9 0, v0x55b6e4276df0_0;  alias, 1 drivers
v0x55b6e4279fa0_0 .net "clk", 0 0, v0x55b6e427d620_0;  alias, 1 drivers
v0x55b6e427a090 .array "mem", 1023 0, 15 0;
v0x55b6e427a130_0 .net "rd", 15 0, L_0x55b6e427d950;  alias, 1 drivers
L_0x55b6e427d780 .array/port v0x55b6e427a090, L_0x55b6e427d820;
L_0x55b6e427d820 .concat [ 10 2 0 0], v0x55b6e4276df0_0, L_0x7f9629c1c018;
S_0x55b6e427a290 .scope module, "multiplexor_A" "mux2" 4 18, 5 50 0, S_0x55b6e422c010;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55b6e427a460 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0x55b6e427a530_0 .net "d0", 9 0, L_0x55b6e428dda0;  1 drivers
v0x55b6e427a610_0 .net "d1", 9 0, L_0x55b6e427da30;  alias, 1 drivers
v0x55b6e427a6f0_0 .net "s", 0 0, v0x55b6e427c960_0;  alias, 1 drivers
v0x55b6e427a7c0_0 .net "y", 9 0, L_0x55b6e428dbc0;  alias, 1 drivers
L_0x55b6e428dbc0 .functor MUXZ 10, L_0x55b6e428dda0, L_0x55b6e427da30, v0x55b6e427c960_0, C4<>;
S_0x55b6e427a940 .scope module, "multiplexor_B" "mux2" 4 27, 5 50 0, S_0x55b6e422c010;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55b6e427ab10 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001000>;
v0x55b6e427ac50_0 .net "d0", 7 0, v0x55b6e42775e0_0;  alias, 1 drivers
v0x55b6e427ad60_0 .net "d1", 7 0, L_0x55b6e428f0c0;  1 drivers
v0x55b6e427ae20_0 .net "s", 0 0, v0x55b6e427ca50_0;  alias, 1 drivers
v0x55b6e427aef0_0 .net "y", 7 0, L_0x55b6e428ef90;  alias, 1 drivers
L_0x55b6e428ef90 .functor MUXZ 8, v0x55b6e42775e0_0, L_0x55b6e428f0c0, v0x55b6e427ca50_0, C4<>;
S_0x55b6e427b070 .scope module, "sumador_A" "sum" 4 15, 5 30 0, S_0x55b6e422c010;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x55b6e427b2b0_0 .net "a", 9 0, v0x55b6e4276df0_0;  alias, 1 drivers
L_0x7f9629c1c060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55b6e427b3e0_0 .net "b", 9 0, L_0x7f9629c1c060;  1 drivers
v0x55b6e427b4c0_0 .net "y", 9 0, L_0x55b6e427da30;  alias, 1 drivers
L_0x55b6e427da30 .arith/sum 10, v0x55b6e4276df0_0, L_0x7f9629c1c060;
S_0x55b6e427c500 .scope module, "unidad_control" "uc" 3 11, 8 1 0, S_0x55b6e422bd00;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 3 "op_alu"
v0x55b6e427c770_0 .var "op_alu", 2 0;
v0x55b6e427c8a0_0 .net "opcode", 5 0, L_0x55b6e428f160;  alias, 1 drivers
v0x55b6e427c960_0 .var "s_inc", 0 0;
v0x55b6e427ca50_0 .var "s_inm", 0 0;
v0x55b6e427cb40_0 .var "we3", 0 0;
v0x55b6e427cc80_0 .var "wez", 0 0;
v0x55b6e427cd70_0 .net "z", 0 0, v0x55b6e42797b0_0;  alias, 1 drivers
E_0x55b6e425b270 .event edge, v0x55b6e427bef0_0, v0x55b6e42797b0_0;
    .scope S_0x55b6e4232cb0;
T_0 ;
    %wait E_0x55b6e425a580;
    %load/vec4 v0x55b6e4276eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55b6e4276df0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b6e4253780_0;
    %assign/vec4 v0x55b6e4276df0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b6e42799b0;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x55b6e427a090 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55b6e4277950;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x55b6e4278ea0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55b6e4277950;
T_3 ;
    %wait E_0x55b6e4259fa0;
    %load/vec4 v0x55b6e4279100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55b6e4279020_0;
    %load/vec4 v0x55b6e4278f40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b6e4278ea0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b6e4276ff0;
T_4 ;
    %wait E_0x55b6e425a2b0;
    %load/vec4 v0x55b6e4277500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55b6e42775e0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55b6e4277360_0;
    %store/vec4 v0x55b6e42775e0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55b6e4277360_0;
    %inv;
    %store/vec4 v0x55b6e42775e0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55b6e4277360_0;
    %load/vec4 v0x55b6e4277440_0;
    %add;
    %store/vec4 v0x55b6e42775e0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55b6e4277360_0;
    %load/vec4 v0x55b6e4277440_0;
    %sub;
    %store/vec4 v0x55b6e42775e0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55b6e4277360_0;
    %load/vec4 v0x55b6e4277440_0;
    %and;
    %store/vec4 v0x55b6e42775e0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55b6e4277360_0;
    %load/vec4 v0x55b6e4277440_0;
    %or;
    %store/vec4 v0x55b6e42775e0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55b6e4277360_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55b6e42775e0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55b6e4277440_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55b6e42775e0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55b6e42792c0;
T_5 ;
    %wait E_0x55b6e425a580;
    %load/vec4 v0x55b6e4279850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b6e42797b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b6e42794f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55b6e42796e0_0;
    %assign/vec4 v0x55b6e42797b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b6e427c500;
T_6 ;
    %wait E_0x55b6e425b270;
    %load/vec4 v0x55b6e427c8a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 0, 3, 6;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 3, 6;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 40, 3, 6;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 44, 3, 6;
    %cmp/x;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 48, 3, 6;
    %cmp/x;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 52, 3, 6;
    %cmp/x;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/x;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/x;
    %jmp/1 T_6.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.1 ;
    %load/vec4 v0x55b6e427cd70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.2 ;
    %load/vec4 v0x55b6e427cd70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
T_6.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427cc80_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b6e427c770_0, 0, 3;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55b6e420ba70;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427d620_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427d620_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b6e420ba70;
T_8 ;
    %vpi_call 2 21 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b6e4278ea0, 1> {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b6e4278ea0, 2> {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55b6e4278ea0, 3> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6e427d6c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6e427d6c0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55b6e420ba70;
T_9 ;
    %delay 300000, 0;
    %vpi_call 2 35 "$write", "R1 =%d\012R2 =%d =%d\012", &A<v0x55b6e4278ea0, 1>, &A<v0x55b6e4278ea0, 2>, &A<v0x55b6e4278ea0, 3> {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "componentes.v";
    "alu.v";
    "memprog.v";
    "uc.v";
