Analysis & Synthesis report for Project
Wed Mar 09 14:54:48 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Mar 09 14:54:48 2016           ;
; Quartus Prime Version       ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name               ; Project                                     ;
; Top-level Entity Name       ; Project                                     ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Project            ; Project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Mar 09 14:54:16 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
    Info (16304): Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: Pll File: C:/Users/Yuna/Downloads/Project2_restored/Pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: Pll_0002 File: C:/Users/Yuna/Downloads/Project2_restored/Pll/Pll_0002.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file project.v
    Info (12023): Found entity 1: Project File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 1
    Info (12023): Found entity 2: SXT File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 346
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg File: C:/Users/Yuna/Downloads/Project2_restored/SevenSeg.v Line: 1
Error (10161): Verilog HDL error at Project.v(146): object "LdMAR" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 146
Error (10161): Verilog HDL error at Project.v(201): object "OP2_F" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 201
Error (10161): Verilog HDL error at Project.v(202): object "OP2_T" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 202
Error (10161): Verilog HDL error at Project.v(205): object "OP2_LTE" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 205
Error (10161): Verilog HDL error at Project.v(206): object "OP2_EQZ" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 206
Error (10161): Verilog HDL error at Project.v(207): object "OP2_LTZ" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 207
Error (10161): Verilog HDL error at Project.v(208): object "OP2_LTEZ" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 208
Error (10161): Verilog HDL error at Project.v(210): object "OP2_GTE" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 210
Error (10161): Verilog HDL error at Project.v(211): object "OP2_GT" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 211
Error (10161): Verilog HDL error at Project.v(212): object "OP2_NEZ" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 212
Error (10161): Verilog HDL error at Project.v(213): object "OP2_GTEZ" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 213
Error (10161): Verilog HDL error at Project.v(214): object "OP2_GTZ" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 214
Error (10161): Verilog HDL error at Project.v(269): object "op_t" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 269
Error (10161): Verilog HDL error at Project.v(270): object "LdMAR" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 270
Error (10161): Verilog HDL error at Project.v(303): object "op2_i" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 303
Error (10161): Verilog HDL error at Project.v(308): object "LdMAR" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 308
Error (10161): Verilog HDL error at Project.v(308): object "OP2_ALU_ADD" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 308
Error (10161): Verilog HDL error at Project.v(312): object "LdMAR" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 312
Error (10161): Verilog HDL error at Project.v(312): object "OP2_ALU_ADD" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Yuna/Downloads/Project2_restored/Project.v Line: 312
Info (144001): Generated suppressed messages file C:/Users/Yuna/Downloads/Project2_restored/Project.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings
    Error: Peak virtual memory: 834 megabytes
    Error: Processing ended: Wed Mar 09 14:54:48 2016
    Error: Elapsed time: 00:00:32
    Error: Total CPU time (on all processors): 00:01:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Yuna/Downloads/Project2_restored/Project.map.smsg.


