 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Thu Dec  1 15:11:42 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: req_data[498]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_498_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[498] (in)                                     0.000      0.000 r
  req_data_SYN_reg_498_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_498_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[483]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_483_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[483] (in)                                     0.000      0.000 r
  req_data_SYN_reg_483_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_483_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[468]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_468_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[468] (in)                                     0.000      0.000 r
  req_data_SYN_reg_468_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_468_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[453]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_453_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[453] (in)                                     0.000      0.000 r
  req_data_SYN_reg_453_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_453_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[438]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_438_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[438] (in)                                     0.000      0.000 r
  req_data_SYN_reg_438_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_438_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[423]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_423_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[423] (in)                                     0.000      0.000 r
  req_data_SYN_reg_423_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_423_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[408]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_408_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[408] (in)                                     0.000      0.000 r
  req_data_SYN_reg_408_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_408_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[393]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_393_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[393] (in)                                     0.000      0.000 r
  req_data_SYN_reg_393_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_393_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[378]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_378_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[378] (in)                                     0.000      0.000 r
  req_data_SYN_reg_378_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_378_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[363]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_363_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[363] (in)                                     0.000      0.000 r
  req_data_SYN_reg_363_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_363_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[348]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_348_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[348] (in)                                     0.000      0.000 r
  req_data_SYN_reg_348_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_348_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[333]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_333_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[333] (in)                                     0.000      0.000 r
  req_data_SYN_reg_333_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_333_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[318]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_318_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[318] (in)                                     0.000      0.000 r
  req_data_SYN_reg_318_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_318_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[303]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_303_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[303] (in)                                     0.000      0.000 r
  req_data_SYN_reg_303_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_303_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[288]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_288_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[288] (in)                                     0.000      0.000 r
  req_data_SYN_reg_288_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_288_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[273]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_273_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[273] (in)                                     0.000      0.000 r
  req_data_SYN_reg_273_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_273_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[258]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_258_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[258] (in)                                     0.000      0.000 r
  req_data_SYN_reg_258_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_258_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[243]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_243_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[243] (in)                                     0.000      0.000 r
  req_data_SYN_reg_243_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_243_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[228]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_228_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[228] (in)                                     0.000      0.000 r
  req_data_SYN_reg_228_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_228_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[213]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_213_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[213] (in)                                     0.000      0.000 r
  req_data_SYN_reg_213_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_213_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[198]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_198_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[198] (in)                                     0.000      0.000 r
  req_data_SYN_reg_198_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_198_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[183]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_183_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[183] (in)                                     0.000      0.000 r
  req_data_SYN_reg_183_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_183_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[168]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_168_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[168] (in)                                     0.000      0.000 r
  req_data_SYN_reg_168_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_168_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[153]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_153_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[153] (in)                                     0.000      0.000 r
  req_data_SYN_reg_153_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_153_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[138]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_138_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[138] (in)                                     0.000      0.000 r
  req_data_SYN_reg_138_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_138_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[123]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_123_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[123] (in)                                     0.000      0.000 r
  req_data_SYN_reg_123_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_123_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[108]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_108_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[108] (in)                                     0.000      0.000 r
  req_data_SYN_reg_108_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_108_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[93]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_93_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[93] (in)                       0.000      0.000 r
  req_data_SYN_reg_93_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_93_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[78]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_78_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[78] (in)                       0.000      0.000 r
  req_data_SYN_reg_78_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_78_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[63]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_63_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[63] (in)                       0.000      0.000 r
  req_data_SYN_reg_63_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_63_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[48]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_48_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[48] (in)                       0.000      0.000 r
  req_data_SYN_reg_48_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_48_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[33]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_33_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[33] (in)                       0.000      0.000 r
  req_data_SYN_reg_33_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_33_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[18]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[18] (in)                       0.000      0.000 r
  req_data_SYN_reg_18_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_18_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[3]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[3] (in)                        0.000      0.000 r
  req_data_SYN_reg_3_/D (DFFRQX1MTR)      0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_3_/CK (DFFRQX1MTR)     0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: DRAM_data[500]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_500_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[500] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_500_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_500_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[485]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_485_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[485] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_485_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_485_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[470]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_470_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[470] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_470_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_470_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[455]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_455_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[455] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_455_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_455_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[440]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_440_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[440] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_440_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_440_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[425]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_425_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[425] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_425_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_425_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[410]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_410_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[410] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_410_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_410_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[395]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_395_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[395] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_395_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_395_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[380]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_380_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[380] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_380_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_380_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[365]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_365_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[365] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_365_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_365_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[350]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_350_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[350] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_350_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_350_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[335]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_335_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[335] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_335_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_335_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[320]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_320_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[320] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_320_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_320_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[305]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_305_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[305] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_305_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_305_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[290]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_290_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[290] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_290_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_290_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[275]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_275_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[275] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_275_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_275_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[260]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_260_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[260] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_260_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_260_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[245]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_245_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[245] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_245_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_245_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[230]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_230_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[230] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_230_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_230_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[215]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_215_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[215] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_215_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_215_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[200]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_200_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[200] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_200_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_200_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[185]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_185_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[185] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_185_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_185_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[170]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_170_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[170] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_170_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_170_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[155]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_155_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[155] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_155_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_155_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[140]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_140_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[140] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_140_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_140_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[125]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_125_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[125] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_125_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_125_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[110]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_110_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[110] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_110_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_110_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[95]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_95_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[95] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_95_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_95_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[80]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_80_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[80] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_80_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_80_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[65]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_65_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[65] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_65_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_65_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[50]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_50_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[50] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_50_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_50_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[35]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_35_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[35] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_35_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_35_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[20]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[20] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_20_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_20_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[5]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  DRAM_data[5] (in)                       0.000      0.000 r
  DRAM_data_SYN_reg_5_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  DRAM_data_SYN_reg_5_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: bank_config[7]
              (input port clocked by clk_ext)
  Endpoint: bank_config_SYN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  bank_config[7] (in)                                    0.000      0.000 r
  bank_config_SYN_reg_7_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  bank_config_SYN_reg_7_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[497]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_497_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[497] (in)                                     0.000      0.000 r
  req_data_SYN_reg_497_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_497_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[481]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_481_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[481] (in)                                     0.000      0.000 r
  req_data_SYN_reg_481_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_481_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[465]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_465_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[465] (in)                                     0.000      0.000 r
  req_data_SYN_reg_465_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_465_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[449]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_449_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[449] (in)                                     0.000      0.000 r
  req_data_SYN_reg_449_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_449_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[433]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_433_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[433] (in)                                     0.000      0.000 r
  req_data_SYN_reg_433_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_433_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[417]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_417_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[417] (in)                                     0.000      0.000 r
  req_data_SYN_reg_417_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_417_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[401]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_401_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[401] (in)                                     0.000      0.000 r
  req_data_SYN_reg_401_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_401_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[385]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_385_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[385] (in)                                     0.000      0.000 r
  req_data_SYN_reg_385_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_385_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[369]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_369_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[369] (in)                                     0.000      0.000 r
  req_data_SYN_reg_369_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_369_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[353]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_353_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[353] (in)                                     0.000      0.000 r
  req_data_SYN_reg_353_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_353_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[337]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_337_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[337] (in)                                     0.000      0.000 r
  req_data_SYN_reg_337_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_337_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[321]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_321_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[321] (in)                                     0.000      0.000 r
  req_data_SYN_reg_321_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_321_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[305]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_305_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[305] (in)                                     0.000      0.000 r
  req_data_SYN_reg_305_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_305_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[289]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_289_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[289] (in)                                     0.000      0.000 r
  req_data_SYN_reg_289_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_289_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[272]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_272_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[272] (in)                                     0.000      0.000 r
  req_data_SYN_reg_272_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_272_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[256]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_256_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[256] (in)                                     0.000      0.000 r
  req_data_SYN_reg_256_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_256_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[240]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_240_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[240] (in)                                     0.000      0.000 r
  req_data_SYN_reg_240_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_240_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[224]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_224_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[224] (in)                                     0.000      0.000 r
  req_data_SYN_reg_224_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_224_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[208]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_208_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[208] (in)                                     0.000      0.000 r
  req_data_SYN_reg_208_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_208_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[192]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_192_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[192] (in)                                     0.000      0.000 r
  req_data_SYN_reg_192_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_192_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[176]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_176_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[176] (in)                                     0.000      0.000 r
  req_data_SYN_reg_176_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_176_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[160]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_160_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[160] (in)                                     0.000      0.000 r
  req_data_SYN_reg_160_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_160_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[144]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_144_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[144] (in)                                     0.000      0.000 r
  req_data_SYN_reg_144_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_144_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[128]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_128_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[128] (in)                                     0.000      0.000 r
  req_data_SYN_reg_128_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_128_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[112]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_112_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[112] (in)                                     0.000      0.000 r
  req_data_SYN_reg_112_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_112_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[96]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_96_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[96] (in)                       0.000      0.000 r
  req_data_SYN_reg_96_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_96_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[80]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_80_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[80] (in)                       0.000      0.000 r
  req_data_SYN_reg_80_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_80_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[64]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_64_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[64] (in)                       0.000      0.000 r
  req_data_SYN_reg_64_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_64_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[47]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_47_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[47] (in)                       0.000      0.000 r
  req_data_SYN_reg_47_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_47_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[31]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_31_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[31] (in)                       0.000      0.000 r
  req_data_SYN_reg_31_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_31_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[15]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[15] (in)                       0.000      0.000 r
  req_data_SYN_reg_15_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_15_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: DRAM_data[511]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_511_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[511] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_511_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_511_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[495]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_495_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[495] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_495_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_495_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[479]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_479_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[479] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_479_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_479_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[463]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_463_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[463] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_463_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_463_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[447]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_447_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[447] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_447_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_447_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[431]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_431_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[431] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_431_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_431_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[415]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_415_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[415] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_415_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_415_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[399]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_399_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[399] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_399_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_399_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[383]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_383_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[383] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_383_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_383_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[367]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_367_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[367] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_367_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_367_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[351]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_351_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[351] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_351_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_351_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[334]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_334_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[334] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_334_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_334_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[318]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_318_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[318] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_318_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_318_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[302]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_302_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[302] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_302_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_302_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[286]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_286_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[286] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_286_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_286_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[270]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_270_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[270] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_270_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_270_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[254]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_254_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[254] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_254_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_254_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[238]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_238_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[238] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_238_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_238_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[222]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_222_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[222] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_222_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_222_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[206]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_206_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[206] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_206_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_206_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[190]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_190_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[190] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_190_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_190_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[174]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_174_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[174] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_174_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_174_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[158]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_158_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[158] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_158_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_158_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[142]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_142_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[142] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_142_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_142_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[126]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_126_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[126] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_126_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_126_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[109]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_109_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[109] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_109_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_109_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[93]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_93_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[93] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_93_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_93_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[77]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_77_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[77] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_77_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_77_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[61]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_61_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[61] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_61_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_61_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[45]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_45_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[45] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_45_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_45_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[29]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_29_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[29] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_29_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_29_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[13]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[13] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_13_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_13_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: dst_C_WR_pass
              (input port clocked by clk_ext)
  Endpoint: dst_C_WR_pass_SYN_reg
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  dst_C_WR_pass (in)                                     0.000      0.000 r
  dst_C_WR_pass_SYN_reg/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  dst_C_WR_pass_SYN_reg/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[496]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_496_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[496] (in)                                     0.000      0.000 r
  req_data_SYN_reg_496_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_496_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[479]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_479_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[479] (in)                                     0.000      0.000 r
  req_data_SYN_reg_479_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_479_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[462]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_462_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[462] (in)                                     0.000      0.000 r
  req_data_SYN_reg_462_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_462_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[445]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_445_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[445] (in)                                     0.000      0.000 r
  req_data_SYN_reg_445_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_445_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[428]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_428_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[428] (in)                                     0.000      0.000 r
  req_data_SYN_reg_428_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_428_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[411]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_411_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[411] (in)                                     0.000      0.000 r
  req_data_SYN_reg_411_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_411_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[394]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_394_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[394] (in)                                     0.000      0.000 r
  req_data_SYN_reg_394_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_394_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[376]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_376_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[376] (in)                                     0.000      0.000 r
  req_data_SYN_reg_376_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_376_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[359]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_359_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[359] (in)                                     0.000      0.000 r
  req_data_SYN_reg_359_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_359_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[342]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_342_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[342] (in)                                     0.000      0.000 r
  req_data_SYN_reg_342_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_342_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[325]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_325_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[325] (in)                                     0.000      0.000 r
  req_data_SYN_reg_325_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_325_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[308]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_308_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[308] (in)                                     0.000      0.000 r
  req_data_SYN_reg_308_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_308_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[291]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_291_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[291] (in)                                     0.000      0.000 r
  req_data_SYN_reg_291_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_291_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[274]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_274_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[274] (in)                                     0.000      0.000 r
  req_data_SYN_reg_274_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_274_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[255]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_255_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[255] (in)                                     0.000      0.000 r
  req_data_SYN_reg_255_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_255_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[238]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_238_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[238] (in)                                     0.000      0.000 r
  req_data_SYN_reg_238_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_238_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[221]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_221_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[221] (in)                                     0.000      0.000 r
  req_data_SYN_reg_221_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_221_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[204]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_204_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[204] (in)                                     0.000      0.000 r
  req_data_SYN_reg_204_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_204_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[187]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_187_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[187] (in)                                     0.000      0.000 r
  req_data_SYN_reg_187_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_187_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[170]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_170_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[170] (in)                                     0.000      0.000 r
  req_data_SYN_reg_170_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_170_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[152]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_152_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[152] (in)                                     0.000      0.000 r
  req_data_SYN_reg_152_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_152_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[135]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_135_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[135] (in)                                     0.000      0.000 r
  req_data_SYN_reg_135_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_135_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[118]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_118_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[118] (in)                                     0.000      0.000 r
  req_data_SYN_reg_118_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_118_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[101]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_101_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[101] (in)                                     0.000      0.000 r
  req_data_SYN_reg_101_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_101_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[84]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_84_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[84] (in)                       0.000      0.000 r
  req_data_SYN_reg_84_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_84_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[67]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_67_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[67] (in)                       0.000      0.000 r
  req_data_SYN_reg_67_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_67_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[50]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_50_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[50] (in)                       0.000      0.000 r
  req_data_SYN_reg_50_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_50_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[32]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_32_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[32] (in)                       0.000      0.000 r
  req_data_SYN_reg_32_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_32_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[14]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[14] (in)                       0.000      0.000 r
  req_data_SYN_reg_14_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_14_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: DRAM_data[509]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_509_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[509] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_509_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_509_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[492]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_492_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[492] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_492_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_492_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[475]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_475_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[475] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_475_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_475_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[458]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_458_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[458] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_458_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_458_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[441]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_441_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[441] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_441_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_441_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[423]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_423_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[423] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_423_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_423_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[406]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_406_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[406] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_406_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_406_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[389]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_389_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[389] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_389_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_389_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[372]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_372_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[372] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_372_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_372_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[355]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_355_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[355] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_355_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_355_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[338]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_338_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[338] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_338_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_338_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[321]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_321_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[321] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_321_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_321_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[303]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_303_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[303] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_303_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_303_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[285]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_285_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[285] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_285_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_285_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[268]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_268_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[268] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_268_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_268_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[251]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_251_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[251] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_251_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_251_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[234]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_234_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[234] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_234_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_234_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[217]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_217_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[217] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_217_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_217_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[199]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_199_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[199] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_199_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_199_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[182]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_182_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[182] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_182_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_182_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[165]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_165_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[165] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_165_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_165_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[148]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_148_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[148] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_148_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_148_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[131]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_131_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[131] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_131_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_131_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[114]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_114_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[114] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_114_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_114_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[97]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_97_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[97] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_97_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_97_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[79]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_79_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[79] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_79_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_79_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[62]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_62_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[62] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_62_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_62_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[44]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_44_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[44] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_44_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_44_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[27]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_27_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[27] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_27_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_27_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[10]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[10] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_10_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_10_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: bank_config[10]
              (input port clocked by clk_ext)
  Endpoint: bank_config_SYN_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  bank_config[10] (in)                                   0.000      0.000 r
  bank_config_SYN_reg_10_/D (DFFRQX1MTR)                 0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  bank_config_SYN_reg_10_/CK (DFFRQX1MTR)                0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[495]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_495_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[495] (in)                                     0.000      0.000 r
  req_data_SYN_reg_495_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_495_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[477]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_477_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[477] (in)                                     0.000      0.000 r
  req_data_SYN_reg_477_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_477_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[459]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_459_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[459] (in)                                     0.000      0.000 r
  req_data_SYN_reg_459_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_459_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[441]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_441_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[441] (in)                                     0.000      0.000 r
  req_data_SYN_reg_441_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_441_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[422]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_422_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[422] (in)                                     0.000      0.000 r
  req_data_SYN_reg_422_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_422_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[404]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_404_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[404] (in)                                     0.000      0.000 r
  req_data_SYN_reg_404_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_404_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[386]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_386_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[386] (in)                                     0.000      0.000 r
  req_data_SYN_reg_386_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_386_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[367]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_367_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[367] (in)                                     0.000      0.000 r
  req_data_SYN_reg_367_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_367_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[349]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_349_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[349] (in)                                     0.000      0.000 r
  req_data_SYN_reg_349_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_349_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[330]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_330_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[330] (in)                                     0.000      0.000 r
  req_data_SYN_reg_330_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_330_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[312]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_312_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[312] (in)                                     0.000      0.000 r
  req_data_SYN_reg_312_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_312_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[294]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_294_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[294] (in)                                     0.000      0.000 r
  req_data_SYN_reg_294_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_294_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[276]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_276_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[276] (in)                                     0.000      0.000 r
  req_data_SYN_reg_276_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_276_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[257]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_257_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[257] (in)                                     0.000      0.000 r
  req_data_SYN_reg_257_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_257_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[237]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_237_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[237] (in)                                     0.000      0.000 r
  req_data_SYN_reg_237_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_237_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[219]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_219_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[219] (in)                                     0.000      0.000 r
  req_data_SYN_reg_219_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_219_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[201]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_201_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[201] (in)                                     0.000      0.000 r
  req_data_SYN_reg_201_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_201_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[182]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_182_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[182] (in)                                     0.000      0.000 r
  req_data_SYN_reg_182_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_182_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[164]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_164_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[164] (in)                                     0.000      0.000 r
  req_data_SYN_reg_164_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_164_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[146]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_146_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[146] (in)                                     0.000      0.000 r
  req_data_SYN_reg_146_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_146_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[127]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_127_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[127] (in)                                     0.000      0.000 r
  req_data_SYN_reg_127_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_127_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[109]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_109_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[109] (in)                                     0.000      0.000 r
  req_data_SYN_reg_109_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_109_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_data[90]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_90_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[90] (in)                       0.000      0.000 r
  req_data_SYN_reg_90_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_90_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[72]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_72_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[72] (in)                       0.000      0.000 r
  req_data_SYN_reg_72_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_72_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[54]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_54_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[54] (in)                       0.000      0.000 r
  req_data_SYN_reg_54_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_54_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[36]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_36_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[36] (in)                       0.000      0.000 r
  req_data_SYN_reg_36_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_36_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: req_data[17]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[17] (in)                       0.000      0.000 r
  req_data_SYN_reg_17_/D (DFFRQX1MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_17_/CK (DFFRQX1MTR)    0.000     20.000 r
  library setup time                     -0.274     19.726
  data required time                                19.726
  -----------------------------------------------------------
  data required time                                19.726
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.726


  Startpoint: DRAM_data[510]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_510_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[510] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_510_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_510_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[491]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_491_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[491] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_491_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_491_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[473]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_473_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[473] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_473_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_473_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[454]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_454_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[454] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_454_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_454_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[436]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_436_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[436] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_436_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_436_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[418]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_418_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[418] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_418_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_418_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[400]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_400_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[400] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_400_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_400_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[381]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_381_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[381] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_381_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_381_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[362]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_362_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[362] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_362_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_362_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[344]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_344_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[344] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_344_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_344_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[326]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_326_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[326] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_326_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_326_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[308]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_308_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[308] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_308_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_308_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[289]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_289_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[289] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_289_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_289_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[271]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_271_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[271] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_271_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_271_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[252]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_252_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[252] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_252_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_252_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[233]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_233_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[233] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_233_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_233_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[214]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_214_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[214] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_214_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_214_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[196]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_196_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[196] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_196_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_196_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[178]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_178_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[178] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_178_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_178_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[160]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_160_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[160] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_160_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_160_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[141]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_141_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[141] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_141_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_141_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[122]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_122_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[122] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_122_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_122_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[104]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_104_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[104] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_104_/D (DFFRQX1MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_104_/CK (DFFRQX1MTR)                 0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[86]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_86_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[86] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_86_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_86_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[68]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_68_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[68] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_68_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_68_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[49]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_49_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[49] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_49_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_49_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[31]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_31_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[31] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_31_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_31_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: DRAM_data[12]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[12] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_12_/D (DFFRQX1MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_12_/CK (DFFRQX1MTR)                  0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: bank_config[11]
              (input port clocked by clk_ext)
  Endpoint: bank_config_SYN_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  bank_config[11] (in)                                   0.000      0.000 r
  bank_config_SYN_reg_11_/D (DFFRQX1MTR)                 0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  bank_config_SYN_reg_11_/CK (DFFRQX1MTR)                0.000     20.000 r
  library setup time                                    -0.274     19.726
  data required time                                               19.726
  --------------------------------------------------------------------------
  data required time                                               19.726
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.726


  Startpoint: req_CONFIG_wr
              (input port clocked by clk_ext)
  Endpoint: req_CONFIG_wr_SYN_reg
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_CONFIG_wr (in)                                     0.000      0.000 r
  req_CONFIG_wr_SYN_reg/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_CONFIG_wr_SYN_reg/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[511]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_511_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[511] (in)                                     0.000      0.000 r
  req_data_SYN_reg_511_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_511_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[510]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_510_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[510] (in)                                     0.000      0.000 r
  req_data_SYN_reg_510_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_510_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[509]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_509_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[509] (in)                                     0.000      0.000 r
  req_data_SYN_reg_509_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_509_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[508]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_508_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[508] (in)                                     0.000      0.000 r
  req_data_SYN_reg_508_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_508_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[507]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_507_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[507] (in)                                     0.000      0.000 r
  req_data_SYN_reg_507_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_507_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[506]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_506_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[506] (in)                                     0.000      0.000 r
  req_data_SYN_reg_506_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_506_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[505]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_505_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[505] (in)                                     0.000      0.000 r
  req_data_SYN_reg_505_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_505_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[504]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_504_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[504] (in)                                     0.000      0.000 r
  req_data_SYN_reg_504_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_504_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[503]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_503_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[503] (in)                                     0.000      0.000 r
  req_data_SYN_reg_503_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_503_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[502]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_502_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[502] (in)                                     0.000      0.000 r
  req_data_SYN_reg_502_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_502_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[501]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_501_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[501] (in)                                     0.000      0.000 r
  req_data_SYN_reg_501_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_501_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[500]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_500_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[500] (in)                                     0.000      0.000 r
  req_data_SYN_reg_500_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_500_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[499]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_499_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[499] (in)                                     0.000      0.000 r
  req_data_SYN_reg_499_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_499_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[494]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_494_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[494] (in)                                     0.000      0.000 r
  req_data_SYN_reg_494_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_494_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[493]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_493_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[493] (in)                                     0.000      0.000 r
  req_data_SYN_reg_493_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_493_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[492]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_492_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[492] (in)                                     0.000      0.000 r
  req_data_SYN_reg_492_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_492_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[491]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_491_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[491] (in)                                     0.000      0.000 r
  req_data_SYN_reg_491_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_491_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[490]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_490_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[490] (in)                                     0.000      0.000 r
  req_data_SYN_reg_490_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_490_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[489]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_489_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[489] (in)                                     0.000      0.000 r
  req_data_SYN_reg_489_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_489_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[488]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_488_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[488] (in)                                     0.000      0.000 r
  req_data_SYN_reg_488_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_488_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[487]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_487_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[487] (in)                                     0.000      0.000 r
  req_data_SYN_reg_487_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_487_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[486]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_486_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[486] (in)                                     0.000      0.000 r
  req_data_SYN_reg_486_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_486_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[485]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_485_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[485] (in)                                     0.000      0.000 r
  req_data_SYN_reg_485_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_485_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[484]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_484_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[484] (in)                                     0.000      0.000 r
  req_data_SYN_reg_484_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_484_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[482]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_482_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[482] (in)                                     0.000      0.000 r
  req_data_SYN_reg_482_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_482_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[480]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_480_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[480] (in)                                     0.000      0.000 r
  req_data_SYN_reg_480_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_480_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[478]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_478_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[478] (in)                                     0.000      0.000 r
  req_data_SYN_reg_478_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_478_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[476]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_476_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[476] (in)                                     0.000      0.000 r
  req_data_SYN_reg_476_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_476_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[475]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_475_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[475] (in)                                     0.000      0.000 r
  req_data_SYN_reg_475_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_475_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[474]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_474_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[474] (in)                                     0.000      0.000 r
  req_data_SYN_reg_474_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_474_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[473]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_473_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[473] (in)                                     0.000      0.000 r
  req_data_SYN_reg_473_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_473_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[472]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_472_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[472] (in)                                     0.000      0.000 r
  req_data_SYN_reg_472_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_472_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[471]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_471_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[471] (in)                                     0.000      0.000 r
  req_data_SYN_reg_471_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_471_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[470]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_470_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[470] (in)                                     0.000      0.000 r
  req_data_SYN_reg_470_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_470_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[469]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_469_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[469] (in)                                     0.000      0.000 r
  req_data_SYN_reg_469_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_469_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[467]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_467_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[467] (in)                                     0.000      0.000 r
  req_data_SYN_reg_467_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_467_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[466]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_466_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[466] (in)                                     0.000      0.000 r
  req_data_SYN_reg_466_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_466_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[464]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_464_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[464] (in)                                     0.000      0.000 r
  req_data_SYN_reg_464_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_464_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[463]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_463_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[463] (in)                                     0.000      0.000 r
  req_data_SYN_reg_463_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_463_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[461]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_461_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[461] (in)                                     0.000      0.000 r
  req_data_SYN_reg_461_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_461_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[460]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_460_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[460] (in)                                     0.000      0.000 r
  req_data_SYN_reg_460_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_460_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[458]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_458_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[458] (in)                                     0.000      0.000 r
  req_data_SYN_reg_458_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_458_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[457]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_457_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[457] (in)                                     0.000      0.000 r
  req_data_SYN_reg_457_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_457_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[456]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_456_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[456] (in)                                     0.000      0.000 r
  req_data_SYN_reg_456_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_456_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[455]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_455_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[455] (in)                                     0.000      0.000 r
  req_data_SYN_reg_455_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_455_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[454]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_454_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[454] (in)                                     0.000      0.000 r
  req_data_SYN_reg_454_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_454_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[452]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_452_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[452] (in)                                     0.000      0.000 r
  req_data_SYN_reg_452_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_452_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[451]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_451_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[451] (in)                                     0.000      0.000 r
  req_data_SYN_reg_451_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_451_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[450]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_450_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[450] (in)                                     0.000      0.000 r
  req_data_SYN_reg_450_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_450_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[448]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_448_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[448] (in)                                     0.000      0.000 r
  req_data_SYN_reg_448_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_448_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[447]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_447_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[447] (in)                                     0.000      0.000 r
  req_data_SYN_reg_447_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_447_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[446]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_446_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[446] (in)                                     0.000      0.000 r
  req_data_SYN_reg_446_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_446_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[444]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_444_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[444] (in)                                     0.000      0.000 r
  req_data_SYN_reg_444_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_444_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[443]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_443_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[443] (in)                                     0.000      0.000 r
  req_data_SYN_reg_443_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_443_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[442]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_442_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[442] (in)                                     0.000      0.000 r
  req_data_SYN_reg_442_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_442_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[440]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_440_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[440] (in)                                     0.000      0.000 r
  req_data_SYN_reg_440_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_440_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[439]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_439_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[439] (in)                                     0.000      0.000 r
  req_data_SYN_reg_439_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_439_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[437]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_437_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[437] (in)                                     0.000      0.000 r
  req_data_SYN_reg_437_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_437_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[436]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_436_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[436] (in)                                     0.000      0.000 r
  req_data_SYN_reg_436_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_436_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[435]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_435_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[435] (in)                                     0.000      0.000 r
  req_data_SYN_reg_435_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_435_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[434]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_434_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[434] (in)                                     0.000      0.000 r
  req_data_SYN_reg_434_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_434_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[432]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_432_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[432] (in)                                     0.000      0.000 r
  req_data_SYN_reg_432_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_432_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[431]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_431_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[431] (in)                                     0.000      0.000 r
  req_data_SYN_reg_431_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_431_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[430]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_430_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[430] (in)                                     0.000      0.000 r
  req_data_SYN_reg_430_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_430_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[429]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_429_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[429] (in)                                     0.000      0.000 r
  req_data_SYN_reg_429_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_429_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[427]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_427_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[427] (in)                                     0.000      0.000 r
  req_data_SYN_reg_427_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_427_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[426]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_426_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[426] (in)                                     0.000      0.000 r
  req_data_SYN_reg_426_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_426_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[425]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_425_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[425] (in)                                     0.000      0.000 r
  req_data_SYN_reg_425_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_425_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[424]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_424_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[424] (in)                                     0.000      0.000 r
  req_data_SYN_reg_424_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_424_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[421]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_421_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[421] (in)                                     0.000      0.000 r
  req_data_SYN_reg_421_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_421_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[420]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_420_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[420] (in)                                     0.000      0.000 r
  req_data_SYN_reg_420_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_420_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[419]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_419_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[419] (in)                                     0.000      0.000 r
  req_data_SYN_reg_419_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_419_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[418]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_418_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[418] (in)                                     0.000      0.000 r
  req_data_SYN_reg_418_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_418_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[416]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_416_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[416] (in)                                     0.000      0.000 r
  req_data_SYN_reg_416_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_416_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[415]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_415_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[415] (in)                                     0.000      0.000 r
  req_data_SYN_reg_415_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_415_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[414]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_414_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[414] (in)                                     0.000      0.000 r
  req_data_SYN_reg_414_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_414_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[413]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_413_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[413] (in)                                     0.000      0.000 r
  req_data_SYN_reg_413_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_413_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[412]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_412_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[412] (in)                                     0.000      0.000 r
  req_data_SYN_reg_412_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_412_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[410]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_410_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[410] (in)                                     0.000      0.000 r
  req_data_SYN_reg_410_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_410_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[409]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_409_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[409] (in)                                     0.000      0.000 r
  req_data_SYN_reg_409_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_409_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[407]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_407_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[407] (in)                                     0.000      0.000 r
  req_data_SYN_reg_407_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_407_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[406]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_406_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[406] (in)                                     0.000      0.000 r
  req_data_SYN_reg_406_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_406_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[405]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_405_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[405] (in)                                     0.000      0.000 r
  req_data_SYN_reg_405_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_405_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[403]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_403_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[403] (in)                                     0.000      0.000 r
  req_data_SYN_reg_403_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_403_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[402]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_402_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[402] (in)                                     0.000      0.000 r
  req_data_SYN_reg_402_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_402_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[400]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_400_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[400] (in)                                     0.000      0.000 r
  req_data_SYN_reg_400_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_400_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[399]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_399_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[399] (in)                                     0.000      0.000 r
  req_data_SYN_reg_399_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_399_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[398]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_398_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[398] (in)                                     0.000      0.000 r
  req_data_SYN_reg_398_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_398_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[397]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_397_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[397] (in)                                     0.000      0.000 r
  req_data_SYN_reg_397_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_397_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[396]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_396_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[396] (in)                                     0.000      0.000 r
  req_data_SYN_reg_396_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_396_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[395]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_395_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[395] (in)                                     0.000      0.000 r
  req_data_SYN_reg_395_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_395_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[392]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_392_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[392] (in)                                     0.000      0.000 r
  req_data_SYN_reg_392_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_392_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[391]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_391_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[391] (in)                                     0.000      0.000 r
  req_data_SYN_reg_391_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_391_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[390]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_390_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[390] (in)                                     0.000      0.000 r
  req_data_SYN_reg_390_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_390_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[389]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_389_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[389] (in)                                     0.000      0.000 r
  req_data_SYN_reg_389_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_389_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[388]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_388_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[388] (in)                                     0.000      0.000 r
  req_data_SYN_reg_388_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_388_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[387]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_387_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[387] (in)                                     0.000      0.000 r
  req_data_SYN_reg_387_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_387_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[384]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_384_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[384] (in)                                     0.000      0.000 r
  req_data_SYN_reg_384_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_384_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[383]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_383_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[383] (in)                                     0.000      0.000 r
  req_data_SYN_reg_383_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_383_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[382]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_382_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[382] (in)                                     0.000      0.000 r
  req_data_SYN_reg_382_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_382_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[381]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_381_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[381] (in)                                     0.000      0.000 r
  req_data_SYN_reg_381_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_381_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[380]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_380_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[380] (in)                                     0.000      0.000 r
  req_data_SYN_reg_380_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_380_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[379]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_379_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[379] (in)                                     0.000      0.000 r
  req_data_SYN_reg_379_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_379_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[377]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_377_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[377] (in)                                     0.000      0.000 r
  req_data_SYN_reg_377_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_377_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[375]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_375_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[375] (in)                                     0.000      0.000 r
  req_data_SYN_reg_375_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_375_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[374]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_374_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[374] (in)                                     0.000      0.000 r
  req_data_SYN_reg_374_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_374_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[373]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_373_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[373] (in)                                     0.000      0.000 r
  req_data_SYN_reg_373_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_373_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[372]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_372_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[372] (in)                                     0.000      0.000 r
  req_data_SYN_reg_372_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_372_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[371]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_371_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[371] (in)                                     0.000      0.000 r
  req_data_SYN_reg_371_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_371_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[370]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_370_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[370] (in)                                     0.000      0.000 r
  req_data_SYN_reg_370_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_370_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[368]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_368_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[368] (in)                                     0.000      0.000 r
  req_data_SYN_reg_368_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_368_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[366]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_366_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[366] (in)                                     0.000      0.000 r
  req_data_SYN_reg_366_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_366_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[365]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_365_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[365] (in)                                     0.000      0.000 r
  req_data_SYN_reg_365_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_365_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[364]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_364_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[364] (in)                                     0.000      0.000 r
  req_data_SYN_reg_364_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_364_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[362]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_362_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[362] (in)                                     0.000      0.000 r
  req_data_SYN_reg_362_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_362_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[361]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_361_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[361] (in)                                     0.000      0.000 r
  req_data_SYN_reg_361_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_361_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[360]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_360_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[360] (in)                                     0.000      0.000 r
  req_data_SYN_reg_360_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_360_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[358]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_358_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[358] (in)                                     0.000      0.000 r
  req_data_SYN_reg_358_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_358_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[357]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_357_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[357] (in)                                     0.000      0.000 r
  req_data_SYN_reg_357_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_357_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[356]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_356_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[356] (in)                                     0.000      0.000 r
  req_data_SYN_reg_356_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_356_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[355]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_355_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[355] (in)                                     0.000      0.000 r
  req_data_SYN_reg_355_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_355_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[354]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_354_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[354] (in)                                     0.000      0.000 r
  req_data_SYN_reg_354_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_354_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[352]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_352_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[352] (in)                                     0.000      0.000 r
  req_data_SYN_reg_352_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_352_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[351]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_351_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[351] (in)                                     0.000      0.000 r
  req_data_SYN_reg_351_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_351_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[350]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_350_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[350] (in)                                     0.000      0.000 r
  req_data_SYN_reg_350_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_350_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[347]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_347_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[347] (in)                                     0.000      0.000 r
  req_data_SYN_reg_347_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_347_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[346]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_346_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[346] (in)                                     0.000      0.000 r
  req_data_SYN_reg_346_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_346_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[345]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_345_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[345] (in)                                     0.000      0.000 r
  req_data_SYN_reg_345_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_345_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[344]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_344_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[344] (in)                                     0.000      0.000 r
  req_data_SYN_reg_344_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_344_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[343]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_343_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[343] (in)                                     0.000      0.000 r
  req_data_SYN_reg_343_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_343_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[341]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_341_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[341] (in)                                     0.000      0.000 r
  req_data_SYN_reg_341_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_341_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[340]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_340_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[340] (in)                                     0.000      0.000 r
  req_data_SYN_reg_340_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_340_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[339]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_339_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[339] (in)                                     0.000      0.000 r
  req_data_SYN_reg_339_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_339_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[338]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_338_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[338] (in)                                     0.000      0.000 r
  req_data_SYN_reg_338_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_338_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[336]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_336_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[336] (in)                                     0.000      0.000 r
  req_data_SYN_reg_336_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_336_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[335]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_335_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[335] (in)                                     0.000      0.000 r
  req_data_SYN_reg_335_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_335_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[334]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_334_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[334] (in)                                     0.000      0.000 r
  req_data_SYN_reg_334_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_334_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[332]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_332_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[332] (in)                                     0.000      0.000 r
  req_data_SYN_reg_332_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_332_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[331]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_331_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[331] (in)                                     0.000      0.000 r
  req_data_SYN_reg_331_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_331_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[329]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_329_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[329] (in)                                     0.000      0.000 r
  req_data_SYN_reg_329_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_329_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[328]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_328_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[328] (in)                                     0.000      0.000 r
  req_data_SYN_reg_328_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_328_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[327]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_327_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[327] (in)                                     0.000      0.000 r
  req_data_SYN_reg_327_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_327_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[326]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_326_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[326] (in)                                     0.000      0.000 r
  req_data_SYN_reg_326_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_326_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[324]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_324_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[324] (in)                                     0.000      0.000 r
  req_data_SYN_reg_324_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_324_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[323]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_323_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[323] (in)                                     0.000      0.000 r
  req_data_SYN_reg_323_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_323_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[322]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_322_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[322] (in)                                     0.000      0.000 r
  req_data_SYN_reg_322_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_322_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[320]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_320_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[320] (in)                                     0.000      0.000 r
  req_data_SYN_reg_320_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_320_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[319]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_319_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[319] (in)                                     0.000      0.000 r
  req_data_SYN_reg_319_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_319_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[317]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_317_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[317] (in)                                     0.000      0.000 r
  req_data_SYN_reg_317_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_317_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[316]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_316_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[316] (in)                                     0.000      0.000 r
  req_data_SYN_reg_316_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_316_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[315]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_315_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[315] (in)                                     0.000      0.000 r
  req_data_SYN_reg_315_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_315_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[314]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_314_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[314] (in)                                     0.000      0.000 r
  req_data_SYN_reg_314_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_314_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[313]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_313_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[313] (in)                                     0.000      0.000 r
  req_data_SYN_reg_313_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_313_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[311]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_311_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[311] (in)                                     0.000      0.000 r
  req_data_SYN_reg_311_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_311_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[310]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_310_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[310] (in)                                     0.000      0.000 r
  req_data_SYN_reg_310_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_310_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[309]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_309_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[309] (in)                                     0.000      0.000 r
  req_data_SYN_reg_309_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_309_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[307]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_307_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[307] (in)                                     0.000      0.000 r
  req_data_SYN_reg_307_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_307_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[306]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_306_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[306] (in)                                     0.000      0.000 r
  req_data_SYN_reg_306_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_306_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[304]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_304_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[304] (in)                                     0.000      0.000 r
  req_data_SYN_reg_304_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_304_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[302]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_302_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[302] (in)                                     0.000      0.000 r
  req_data_SYN_reg_302_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_302_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[301]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_301_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[301] (in)                                     0.000      0.000 r
  req_data_SYN_reg_301_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_301_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[300]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_300_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[300] (in)                                     0.000      0.000 r
  req_data_SYN_reg_300_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_300_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[299]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_299_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[299] (in)                                     0.000      0.000 r
  req_data_SYN_reg_299_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_299_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[298]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_298_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[298] (in)                                     0.000      0.000 r
  req_data_SYN_reg_298_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_298_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[297]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_297_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[297] (in)                                     0.000      0.000 r
  req_data_SYN_reg_297_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_297_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[296]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_296_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[296] (in)                                     0.000      0.000 r
  req_data_SYN_reg_296_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_296_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[295]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_295_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[295] (in)                                     0.000      0.000 r
  req_data_SYN_reg_295_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_295_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[293]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_293_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[293] (in)                                     0.000      0.000 r
  req_data_SYN_reg_293_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_293_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[292]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_292_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[292] (in)                                     0.000      0.000 r
  req_data_SYN_reg_292_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_292_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[290]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_290_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[290] (in)                                     0.000      0.000 r
  req_data_SYN_reg_290_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_290_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[287]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_287_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[287] (in)                                     0.000      0.000 r
  req_data_SYN_reg_287_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_287_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[286]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_286_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[286] (in)                                     0.000      0.000 r
  req_data_SYN_reg_286_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_286_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[285]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_285_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[285] (in)                                     0.000      0.000 r
  req_data_SYN_reg_285_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_285_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[284]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_284_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[284] (in)                                     0.000      0.000 r
  req_data_SYN_reg_284_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_284_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[283]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_283_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[283] (in)                                     0.000      0.000 r
  req_data_SYN_reg_283_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_283_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[282]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_282_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[282] (in)                                     0.000      0.000 r
  req_data_SYN_reg_282_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_282_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[281]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_281_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[281] (in)                                     0.000      0.000 r
  req_data_SYN_reg_281_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_281_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[280]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_280_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[280] (in)                                     0.000      0.000 r
  req_data_SYN_reg_280_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_280_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[279]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_279_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[279] (in)                                     0.000      0.000 r
  req_data_SYN_reg_279_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_279_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[278]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_278_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[278] (in)                                     0.000      0.000 r
  req_data_SYN_reg_278_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_278_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[277]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_277_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[277] (in)                                     0.000      0.000 r
  req_data_SYN_reg_277_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_277_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[275]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_275_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[275] (in)                                     0.000      0.000 r
  req_data_SYN_reg_275_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_275_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[271]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_271_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[271] (in)                                     0.000      0.000 r
  req_data_SYN_reg_271_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_271_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[270]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_270_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[270] (in)                                     0.000      0.000 r
  req_data_SYN_reg_270_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_270_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[269]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_269_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[269] (in)                                     0.000      0.000 r
  req_data_SYN_reg_269_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_269_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[268]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_268_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[268] (in)                                     0.000      0.000 r
  req_data_SYN_reg_268_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_268_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[267]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_267_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[267] (in)                                     0.000      0.000 r
  req_data_SYN_reg_267_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_267_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[266]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_266_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[266] (in)                                     0.000      0.000 r
  req_data_SYN_reg_266_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_266_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[265]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_265_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[265] (in)                                     0.000      0.000 r
  req_data_SYN_reg_265_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_265_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[264]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_264_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[264] (in)                                     0.000      0.000 r
  req_data_SYN_reg_264_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_264_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[263]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_263_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[263] (in)                                     0.000      0.000 r
  req_data_SYN_reg_263_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_263_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[262]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_262_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[262] (in)                                     0.000      0.000 r
  req_data_SYN_reg_262_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_262_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[261]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_261_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[261] (in)                                     0.000      0.000 r
  req_data_SYN_reg_261_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_261_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[260]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_260_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[260] (in)                                     0.000      0.000 r
  req_data_SYN_reg_260_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_260_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[259]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_259_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[259] (in)                                     0.000      0.000 r
  req_data_SYN_reg_259_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_259_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[254]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_254_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[254] (in)                                     0.000      0.000 r
  req_data_SYN_reg_254_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_254_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[253]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_253_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[253] (in)                                     0.000      0.000 r
  req_data_SYN_reg_253_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_253_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[252]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_252_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[252] (in)                                     0.000      0.000 r
  req_data_SYN_reg_252_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_252_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[251]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_251_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[251] (in)                                     0.000      0.000 r
  req_data_SYN_reg_251_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_251_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[250]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_250_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[250] (in)                                     0.000      0.000 r
  req_data_SYN_reg_250_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_250_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[249]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_249_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[249] (in)                                     0.000      0.000 r
  req_data_SYN_reg_249_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_249_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[248]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_248_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[248] (in)                                     0.000      0.000 r
  req_data_SYN_reg_248_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_248_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[247]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_247_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[247] (in)                                     0.000      0.000 r
  req_data_SYN_reg_247_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_247_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[246]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_246_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[246] (in)                                     0.000      0.000 r
  req_data_SYN_reg_246_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_246_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[245]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_245_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[245] (in)                                     0.000      0.000 r
  req_data_SYN_reg_245_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_245_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[244]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_244_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[244] (in)                                     0.000      0.000 r
  req_data_SYN_reg_244_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_244_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[242]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_242_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[242] (in)                                     0.000      0.000 r
  req_data_SYN_reg_242_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_242_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[241]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_241_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[241] (in)                                     0.000      0.000 r
  req_data_SYN_reg_241_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_241_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[239]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_239_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[239] (in)                                     0.000      0.000 r
  req_data_SYN_reg_239_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_239_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[236]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_236_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[236] (in)                                     0.000      0.000 r
  req_data_SYN_reg_236_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_236_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[235]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_235_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[235] (in)                                     0.000      0.000 r
  req_data_SYN_reg_235_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_235_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[234]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_234_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[234] (in)                                     0.000      0.000 r
  req_data_SYN_reg_234_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_234_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[233]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_233_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[233] (in)                                     0.000      0.000 r
  req_data_SYN_reg_233_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_233_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[232]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_232_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[232] (in)                                     0.000      0.000 r
  req_data_SYN_reg_232_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_232_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[231]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_231_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[231] (in)                                     0.000      0.000 r
  req_data_SYN_reg_231_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_231_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[230]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_230_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[230] (in)                                     0.000      0.000 r
  req_data_SYN_reg_230_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_230_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[229]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_229_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[229] (in)                                     0.000      0.000 r
  req_data_SYN_reg_229_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_229_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[227]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_227_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[227] (in)                                     0.000      0.000 r
  req_data_SYN_reg_227_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_227_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[226]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_226_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[226] (in)                                     0.000      0.000 r
  req_data_SYN_reg_226_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_226_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[225]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_225_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[225] (in)                                     0.000      0.000 r
  req_data_SYN_reg_225_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_225_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[223]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_223_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[223] (in)                                     0.000      0.000 r
  req_data_SYN_reg_223_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_223_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[222]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_222_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[222] (in)                                     0.000      0.000 r
  req_data_SYN_reg_222_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_222_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[220]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_220_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[220] (in)                                     0.000      0.000 r
  req_data_SYN_reg_220_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_220_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[218]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_218_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[218] (in)                                     0.000      0.000 r
  req_data_SYN_reg_218_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_218_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[217]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_217_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[217] (in)                                     0.000      0.000 r
  req_data_SYN_reg_217_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_217_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[216]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_216_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[216] (in)                                     0.000      0.000 r
  req_data_SYN_reg_216_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_216_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[215]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_215_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[215] (in)                                     0.000      0.000 r
  req_data_SYN_reg_215_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_215_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[214]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_214_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[214] (in)                                     0.000      0.000 r
  req_data_SYN_reg_214_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_214_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[212]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_212_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[212] (in)                                     0.000      0.000 r
  req_data_SYN_reg_212_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_212_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[211]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_211_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[211] (in)                                     0.000      0.000 r
  req_data_SYN_reg_211_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_211_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[210]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_210_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[210] (in)                                     0.000      0.000 r
  req_data_SYN_reg_210_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_210_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[209]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_209_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[209] (in)                                     0.000      0.000 r
  req_data_SYN_reg_209_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_209_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[207]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_207_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[207] (in)                                     0.000      0.000 r
  req_data_SYN_reg_207_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_207_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[206]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_206_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[206] (in)                                     0.000      0.000 r
  req_data_SYN_reg_206_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_206_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[205]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_205_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[205] (in)                                     0.000      0.000 r
  req_data_SYN_reg_205_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_205_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[203]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_203_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[203] (in)                                     0.000      0.000 r
  req_data_SYN_reg_203_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_203_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[202]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_202_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[202] (in)                                     0.000      0.000 r
  req_data_SYN_reg_202_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_202_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[200]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_200_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[200] (in)                                     0.000      0.000 r
  req_data_SYN_reg_200_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_200_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[199]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_199_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[199] (in)                                     0.000      0.000 r
  req_data_SYN_reg_199_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_199_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[197]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_197_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[197] (in)                                     0.000      0.000 r
  req_data_SYN_reg_197_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_197_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[196]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_196_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[196] (in)                                     0.000      0.000 r
  req_data_SYN_reg_196_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_196_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[195]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_195_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[195] (in)                                     0.000      0.000 r
  req_data_SYN_reg_195_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_195_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[194]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_194_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[194] (in)                                     0.000      0.000 r
  req_data_SYN_reg_194_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_194_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[193]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_193_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[193] (in)                                     0.000      0.000 r
  req_data_SYN_reg_193_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_193_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[191]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_191_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[191] (in)                                     0.000      0.000 r
  req_data_SYN_reg_191_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_191_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[190]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_190_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[190] (in)                                     0.000      0.000 r
  req_data_SYN_reg_190_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_190_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[189]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_189_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[189] (in)                                     0.000      0.000 r
  req_data_SYN_reg_189_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_189_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[188]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_188_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[188] (in)                                     0.000      0.000 r
  req_data_SYN_reg_188_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_188_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[186]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_186_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[186] (in)                                     0.000      0.000 r
  req_data_SYN_reg_186_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_186_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[185]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_185_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[185] (in)                                     0.000      0.000 r
  req_data_SYN_reg_185_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_185_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[184]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_184_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[184] (in)                                     0.000      0.000 r
  req_data_SYN_reg_184_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_184_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[181]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_181_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[181] (in)                                     0.000      0.000 r
  req_data_SYN_reg_181_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_181_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[180]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_180_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[180] (in)                                     0.000      0.000 r
  req_data_SYN_reg_180_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_180_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[179]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_179_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[179] (in)                                     0.000      0.000 r
  req_data_SYN_reg_179_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_179_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[178]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_178_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[178] (in)                                     0.000      0.000 r
  req_data_SYN_reg_178_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_178_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[177]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_177_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[177] (in)                                     0.000      0.000 r
  req_data_SYN_reg_177_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_177_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[175]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_175_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[175] (in)                                     0.000      0.000 r
  req_data_SYN_reg_175_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_175_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[174]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_174_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[174] (in)                                     0.000      0.000 r
  req_data_SYN_reg_174_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_174_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[173]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_173_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[173] (in)                                     0.000      0.000 r
  req_data_SYN_reg_173_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_173_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[172]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_172_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[172] (in)                                     0.000      0.000 r
  req_data_SYN_reg_172_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_172_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[171]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_171_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[171] (in)                                     0.000      0.000 r
  req_data_SYN_reg_171_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_171_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[169]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_169_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[169] (in)                                     0.000      0.000 r
  req_data_SYN_reg_169_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_169_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[167]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_167_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[167] (in)                                     0.000      0.000 r
  req_data_SYN_reg_167_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_167_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[166]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_166_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[166] (in)                                     0.000      0.000 r
  req_data_SYN_reg_166_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_166_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[165]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_165_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[165] (in)                                     0.000      0.000 r
  req_data_SYN_reg_165_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_165_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[163]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_163_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[163] (in)                                     0.000      0.000 r
  req_data_SYN_reg_163_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_163_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[162]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_162_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[162] (in)                                     0.000      0.000 r
  req_data_SYN_reg_162_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_162_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[161]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_161_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[161] (in)                                     0.000      0.000 r
  req_data_SYN_reg_161_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_161_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[159]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_159_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[159] (in)                                     0.000      0.000 r
  req_data_SYN_reg_159_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_159_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[158]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_158_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[158] (in)                                     0.000      0.000 r
  req_data_SYN_reg_158_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_158_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[157]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_157_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[157] (in)                                     0.000      0.000 r
  req_data_SYN_reg_157_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_157_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[156]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_156_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[156] (in)                                     0.000      0.000 r
  req_data_SYN_reg_156_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_156_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[155]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_155_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[155] (in)                                     0.000      0.000 r
  req_data_SYN_reg_155_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_155_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[154]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_154_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[154] (in)                                     0.000      0.000 r
  req_data_SYN_reg_154_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_154_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[151]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_151_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[151] (in)                                     0.000      0.000 r
  req_data_SYN_reg_151_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_151_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[150]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_150_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[150] (in)                                     0.000      0.000 r
  req_data_SYN_reg_150_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_150_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[149]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_149_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[149] (in)                                     0.000      0.000 r
  req_data_SYN_reg_149_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_149_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[148]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_148_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[148] (in)                                     0.000      0.000 r
  req_data_SYN_reg_148_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_148_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[147]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_147_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[147] (in)                                     0.000      0.000 r
  req_data_SYN_reg_147_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_147_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[145]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_145_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[145] (in)                                     0.000      0.000 r
  req_data_SYN_reg_145_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_145_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[143]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_143_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[143] (in)                                     0.000      0.000 r
  req_data_SYN_reg_143_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_143_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[142]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_142_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[142] (in)                                     0.000      0.000 r
  req_data_SYN_reg_142_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_142_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[141]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_141_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[141] (in)                                     0.000      0.000 r
  req_data_SYN_reg_141_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_141_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[140]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_140_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[140] (in)                                     0.000      0.000 r
  req_data_SYN_reg_140_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_140_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[139]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_139_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[139] (in)                                     0.000      0.000 r
  req_data_SYN_reg_139_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_139_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[137]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_137_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[137] (in)                                     0.000      0.000 r
  req_data_SYN_reg_137_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_137_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[136]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_136_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[136] (in)                                     0.000      0.000 r
  req_data_SYN_reg_136_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_136_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[134]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_134_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[134] (in)                                     0.000      0.000 r
  req_data_SYN_reg_134_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_134_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[133]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_133_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[133] (in)                                     0.000      0.000 r
  req_data_SYN_reg_133_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_133_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[132]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_132_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[132] (in)                                     0.000      0.000 r
  req_data_SYN_reg_132_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_132_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[131]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_131_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[131] (in)                                     0.000      0.000 r
  req_data_SYN_reg_131_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_131_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[130]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_130_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[130] (in)                                     0.000      0.000 r
  req_data_SYN_reg_130_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_130_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[129]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_129_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[129] (in)                                     0.000      0.000 r
  req_data_SYN_reg_129_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_129_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[126]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_126_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[126] (in)                                     0.000      0.000 r
  req_data_SYN_reg_126_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_126_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[125]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_125_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[125] (in)                                     0.000      0.000 r
  req_data_SYN_reg_125_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_125_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[124]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_124_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[124] (in)                                     0.000      0.000 r
  req_data_SYN_reg_124_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_124_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[122]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_122_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[122] (in)                                     0.000      0.000 r
  req_data_SYN_reg_122_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_122_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[121]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_121_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[121] (in)                                     0.000      0.000 r
  req_data_SYN_reg_121_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_121_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[120]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_120_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[120] (in)                                     0.000      0.000 r
  req_data_SYN_reg_120_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_120_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[119]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_119_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[119] (in)                                     0.000      0.000 r
  req_data_SYN_reg_119_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_119_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[117]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_117_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[117] (in)                                     0.000      0.000 r
  req_data_SYN_reg_117_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_117_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[116]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_116_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[116] (in)                                     0.000      0.000 r
  req_data_SYN_reg_116_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_116_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[115]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_115_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[115] (in)                                     0.000      0.000 r
  req_data_SYN_reg_115_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_115_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[114]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_114_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[114] (in)                                     0.000      0.000 r
  req_data_SYN_reg_114_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_114_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[113]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_113_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[113] (in)                                     0.000      0.000 r
  req_data_SYN_reg_113_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_113_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[111]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_111_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[111] (in)                                     0.000      0.000 r
  req_data_SYN_reg_111_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_111_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[110]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_110_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[110] (in)                                     0.000      0.000 r
  req_data_SYN_reg_110_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_110_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[107]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_107_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[107] (in)                                     0.000      0.000 r
  req_data_SYN_reg_107_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_107_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[106]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_106_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[106] (in)                                     0.000      0.000 r
  req_data_SYN_reg_106_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_106_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[105]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_105_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[105] (in)                                     0.000      0.000 r
  req_data_SYN_reg_105_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_105_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[104]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_104_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[104] (in)                                     0.000      0.000 r
  req_data_SYN_reg_104_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_104_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[103]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_103_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[103] (in)                                     0.000      0.000 r
  req_data_SYN_reg_103_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_103_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[102]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_102_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[102] (in)                                     0.000      0.000 r
  req_data_SYN_reg_102_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_102_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[100]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_100_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  req_data[100] (in)                                     0.000      0.000 r
  req_data_SYN_reg_100_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  req_data_SYN_reg_100_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: req_data[99]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_99_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[99] (in)                       0.000      0.000 r
  req_data_SYN_reg_99_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_99_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[98]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_98_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[98] (in)                       0.000      0.000 r
  req_data_SYN_reg_98_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_98_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[97]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_97_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[97] (in)                       0.000      0.000 r
  req_data_SYN_reg_97_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_97_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[95]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_95_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[95] (in)                       0.000      0.000 r
  req_data_SYN_reg_95_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_95_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[94]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_94_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[94] (in)                       0.000      0.000 r
  req_data_SYN_reg_94_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_94_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[92]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_92_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[92] (in)                       0.000      0.000 r
  req_data_SYN_reg_92_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_92_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[91]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_91_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[91] (in)                       0.000      0.000 r
  req_data_SYN_reg_91_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_91_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[89]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_89_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[89] (in)                       0.000      0.000 r
  req_data_SYN_reg_89_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_89_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[88]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_88_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[88] (in)                       0.000      0.000 r
  req_data_SYN_reg_88_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_88_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[87]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_87_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[87] (in)                       0.000      0.000 r
  req_data_SYN_reg_87_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_87_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[86]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_86_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[86] (in)                       0.000      0.000 r
  req_data_SYN_reg_86_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_86_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[85]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_85_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[85] (in)                       0.000      0.000 r
  req_data_SYN_reg_85_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_85_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[83]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_83_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[83] (in)                       0.000      0.000 r
  req_data_SYN_reg_83_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_83_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[82]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_82_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[82] (in)                       0.000      0.000 r
  req_data_SYN_reg_82_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_82_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[81]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_81_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[81] (in)                       0.000      0.000 r
  req_data_SYN_reg_81_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_81_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[79]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_79_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[79] (in)                       0.000      0.000 r
  req_data_SYN_reg_79_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_79_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[77]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_77_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[77] (in)                       0.000      0.000 r
  req_data_SYN_reg_77_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_77_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[76]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_76_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[76] (in)                       0.000      0.000 r
  req_data_SYN_reg_76_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_76_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[75]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_75_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[75] (in)                       0.000      0.000 r
  req_data_SYN_reg_75_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_75_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[74]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_74_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[74] (in)                       0.000      0.000 r
  req_data_SYN_reg_74_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_74_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[73]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_73_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[73] (in)                       0.000      0.000 r
  req_data_SYN_reg_73_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_73_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[71]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_71_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[71] (in)                       0.000      0.000 r
  req_data_SYN_reg_71_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_71_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[70]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_70_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[70] (in)                       0.000      0.000 r
  req_data_SYN_reg_70_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_70_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[69]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_69_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[69] (in)                       0.000      0.000 r
  req_data_SYN_reg_69_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_69_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[68]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_68_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[68] (in)                       0.000      0.000 r
  req_data_SYN_reg_68_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_68_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[66]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_66_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[66] (in)                       0.000      0.000 r
  req_data_SYN_reg_66_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_66_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[65]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_65_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[65] (in)                       0.000      0.000 r
  req_data_SYN_reg_65_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_65_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[62]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_62_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[62] (in)                       0.000      0.000 r
  req_data_SYN_reg_62_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_62_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[61]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_61_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[61] (in)                       0.000      0.000 r
  req_data_SYN_reg_61_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_61_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[60]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_60_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[60] (in)                       0.000      0.000 r
  req_data_SYN_reg_60_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_60_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[59]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_59_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[59] (in)                       0.000      0.000 r
  req_data_SYN_reg_59_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_59_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[58]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_58_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[58] (in)                       0.000      0.000 r
  req_data_SYN_reg_58_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_58_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[57]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_57_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[57] (in)                       0.000      0.000 r
  req_data_SYN_reg_57_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_57_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[56]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_56_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[56] (in)                       0.000      0.000 r
  req_data_SYN_reg_56_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_56_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[55]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_55_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[55] (in)                       0.000      0.000 r
  req_data_SYN_reg_55_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_55_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[53]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_53_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[53] (in)                       0.000      0.000 r
  req_data_SYN_reg_53_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_53_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[52]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_52_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[52] (in)                       0.000      0.000 r
  req_data_SYN_reg_52_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_52_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[51]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_51_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[51] (in)                       0.000      0.000 r
  req_data_SYN_reg_51_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_51_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[49]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_49_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[49] (in)                       0.000      0.000 r
  req_data_SYN_reg_49_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_49_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[46]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_46_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[46] (in)                       0.000      0.000 r
  req_data_SYN_reg_46_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_46_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[45]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_45_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[45] (in)                       0.000      0.000 r
  req_data_SYN_reg_45_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_45_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[44]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_44_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[44] (in)                       0.000      0.000 r
  req_data_SYN_reg_44_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_44_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[43]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_43_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[43] (in)                       0.000      0.000 r
  req_data_SYN_reg_43_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_43_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[42]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_42_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[42] (in)                       0.000      0.000 r
  req_data_SYN_reg_42_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_42_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[41]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_41_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[41] (in)                       0.000      0.000 r
  req_data_SYN_reg_41_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_41_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[40]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_40_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[40] (in)                       0.000      0.000 r
  req_data_SYN_reg_40_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_40_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[39]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_39_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[39] (in)                       0.000      0.000 r
  req_data_SYN_reg_39_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_39_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[38]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_38_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[38] (in)                       0.000      0.000 r
  req_data_SYN_reg_38_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_38_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[37]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_37_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[37] (in)                       0.000      0.000 r
  req_data_SYN_reg_37_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_37_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[35]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_35_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[35] (in)                       0.000      0.000 r
  req_data_SYN_reg_35_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_35_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[34]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_34_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[34] (in)                       0.000      0.000 r
  req_data_SYN_reg_34_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_34_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[30]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_30_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[30] (in)                       0.000      0.000 r
  req_data_SYN_reg_30_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_30_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[29]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_29_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[29] (in)                       0.000      0.000 r
  req_data_SYN_reg_29_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_29_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[28]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_28_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[28] (in)                       0.000      0.000 r
  req_data_SYN_reg_28_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_28_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[27]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_27_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[27] (in)                       0.000      0.000 r
  req_data_SYN_reg_27_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_27_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[26]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_26_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[26] (in)                       0.000      0.000 r
  req_data_SYN_reg_26_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_26_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[25]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_25_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[25] (in)                       0.000      0.000 r
  req_data_SYN_reg_25_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_25_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[24]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_24_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[24] (in)                       0.000      0.000 r
  req_data_SYN_reg_24_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_24_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[23]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_23_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[23] (in)                       0.000      0.000 r
  req_data_SYN_reg_23_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_23_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[22]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_22_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[22] (in)                       0.000      0.000 r
  req_data_SYN_reg_22_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_22_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[21]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[21] (in)                       0.000      0.000 r
  req_data_SYN_reg_21_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_21_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[20]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[20] (in)                       0.000      0.000 r
  req_data_SYN_reg_20_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_20_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[19]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[19] (in)                       0.000      0.000 r
  req_data_SYN_reg_19_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_19_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[16]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[16] (in)                       0.000      0.000 r
  req_data_SYN_reg_16_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_16_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[13]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[13] (in)                       0.000      0.000 r
  req_data_SYN_reg_13_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_13_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[12]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[12] (in)                       0.000      0.000 r
  req_data_SYN_reg_12_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_12_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[11]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[11] (in)                       0.000      0.000 r
  req_data_SYN_reg_11_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_11_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[10]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[10] (in)                       0.000      0.000 r
  req_data_SYN_reg_10_/D (DFFRQX2MTR)     0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_10_/CK (DFFRQX2MTR)    0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[9]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[9] (in)                        0.000      0.000 r
  req_data_SYN_reg_9_/D (DFFRQX2MTR)      0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_9_/CK (DFFRQX2MTR)     0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[8]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[8] (in)                        0.000      0.000 r
  req_data_SYN_reg_8_/D (DFFRQX2MTR)      0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_8_/CK (DFFRQX2MTR)     0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[7]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[7] (in)                        0.000      0.000 r
  req_data_SYN_reg_7_/D (DFFRQX2MTR)      0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_7_/CK (DFFRQX2MTR)     0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[6]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[6] (in)                        0.000      0.000 r
  req_data_SYN_reg_6_/D (DFFRQX2MTR)      0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_6_/CK (DFFRQX2MTR)     0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[5]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[5] (in)                        0.000      0.000 r
  req_data_SYN_reg_5_/D (DFFRQX2MTR)      0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_5_/CK (DFFRQX2MTR)     0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[4]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[4] (in)                        0.000      0.000 r
  req_data_SYN_reg_4_/D (DFFRQX2MTR)      0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_4_/CK (DFFRQX2MTR)     0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[2]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[2] (in)                        0.000      0.000 r
  req_data_SYN_reg_2_/D (DFFRQX2MTR)      0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_2_/CK (DFFRQX2MTR)     0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[1]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[1] (in)                        0.000      0.000 r
  req_data_SYN_reg_1_/D (DFFRQX2MTR)      0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_1_/CK (DFFRQX2MTR)     0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: req_data[0]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  req_data[0] (in)                        0.000      0.000 r
  req_data_SYN_reg_0_/D (DFFRQX2MTR)      0.000      0.000 r
  data arrival time                                  0.000

  clock clk_ext (rise edge)              20.000     20.000
  clock network delay (ideal)             0.000     20.000
  req_data_SYN_reg_0_/CK (DFFRQX2MTR)     0.000     20.000 r
  library setup time                     -0.270     19.730
  data required time                                19.730
  -----------------------------------------------------------
  data required time                                19.730
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (MET)                                       19.730


  Startpoint: DRAM_data[508]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_508_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[508] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_508_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_508_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[507]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_507_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[507] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_507_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_507_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[506]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_506_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[506] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_506_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_506_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[505]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_505_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[505] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_505_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_505_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[504]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_504_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[504] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_504_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_504_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[503]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_503_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[503] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_503_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_503_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[502]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_502_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[502] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_502_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_502_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[501]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_501_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[501] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_501_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_501_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[499]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_499_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[499] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_499_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_499_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[498]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_498_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[498] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_498_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_498_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[497]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_497_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[497] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_497_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_497_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[496]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_496_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[496] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_496_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_496_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[494]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_494_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[494] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_494_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_494_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[493]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_493_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[493] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_493_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_493_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[490]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_490_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[490] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_490_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_490_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[489]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_489_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[489] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_489_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_489_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[488]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_488_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[488] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_488_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_488_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[487]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_487_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[487] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_487_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_487_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[486]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_486_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[486] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_486_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_486_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[484]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_484_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[484] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_484_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_484_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[483]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_483_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[483] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_483_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_483_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[482]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_482_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[482] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_482_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_482_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[481]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_481_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[481] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_481_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_481_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[480]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_480_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[480] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_480_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_480_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[478]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_478_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[478] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_478_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_478_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[477]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_477_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[477] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_477_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_477_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[476]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_476_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[476] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_476_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_476_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[474]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_474_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[474] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_474_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_474_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[472]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_472_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[472] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_472_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_472_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[471]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_471_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[471] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_471_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_471_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[469]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_469_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[469] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_469_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_469_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[468]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_468_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[468] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_468_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_468_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[467]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_467_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[467] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_467_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_467_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[466]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_466_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[466] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_466_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_466_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[465]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_465_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[465] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_465_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_465_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[464]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_464_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[464] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_464_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_464_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[462]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_462_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[462] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_462_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_462_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[461]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_461_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[461] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_461_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_461_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[460]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_460_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[460] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_460_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_460_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[459]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_459_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[459] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_459_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_459_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[457]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_457_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[457] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_457_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_457_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[456]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_456_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[456] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_456_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_456_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[453]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_453_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[453] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_453_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_453_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[452]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_452_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[452] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_452_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_452_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[451]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_451_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[451] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_451_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_451_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[450]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_450_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[450] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_450_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_450_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[449]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_449_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[449] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_449_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_449_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[448]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_448_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[448] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_448_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_448_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[446]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_446_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[446] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_446_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_446_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[445]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_445_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[445] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_445_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_445_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[444]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_444_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[444] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_444_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_444_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[443]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_443_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[443] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_443_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_443_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[442]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_442_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[442] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_442_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_442_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[439]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_439_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[439] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_439_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_439_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[438]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_438_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[438] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_438_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_438_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[437]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_437_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[437] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_437_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_437_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[435]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_435_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[435] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_435_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_435_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[434]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_434_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[434] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_434_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_434_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[433]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_433_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[433] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_433_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_433_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[432]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_432_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[432] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_432_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_432_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[430]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_430_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[430] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_430_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_430_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[429]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_429_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[429] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_429_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_429_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[428]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_428_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[428] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_428_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_428_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[427]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_427_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[427] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_427_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_427_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[426]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_426_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[426] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_426_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_426_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[424]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_424_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[424] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_424_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_424_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[422]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_422_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[422] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_422_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_422_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[421]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_421_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[421] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_421_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_421_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[420]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_420_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[420] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_420_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_420_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[419]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_419_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[419] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_419_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_419_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[417]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_417_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[417] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_417_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_417_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[416]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_416_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[416] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_416_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_416_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[414]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_414_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[414] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_414_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_414_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[413]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_413_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[413] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_413_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_413_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[412]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_412_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[412] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_412_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_412_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[411]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_411_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[411] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_411_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_411_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[409]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_409_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[409] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_409_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_409_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[408]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_408_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[408] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_408_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_408_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[407]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_407_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[407] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_407_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_407_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[405]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_405_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[405] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_405_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_405_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[404]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_404_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[404] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_404_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_404_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[403]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_403_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[403] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_403_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_403_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[402]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_402_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[402] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_402_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_402_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[401]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_401_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[401] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_401_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_401_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[398]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_398_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[398] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_398_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_398_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[397]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_397_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[397] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_397_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_397_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[396]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_396_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[396] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_396_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_396_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[394]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_394_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[394] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_394_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_394_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[393]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_393_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[393] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_393_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_393_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[392]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_392_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[392] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_392_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_392_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[391]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_391_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[391] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_391_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_391_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[390]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_390_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[390] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_390_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_390_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[388]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_388_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[388] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_388_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_388_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[387]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_387_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[387] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_387_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_387_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[386]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_386_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[386] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_386_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_386_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[385]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_385_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[385] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_385_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_385_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[384]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_384_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[384] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_384_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_384_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[382]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_382_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[382] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_382_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_382_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[379]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_379_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[379] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_379_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_379_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[378]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_378_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[378] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_378_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_378_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[377]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_377_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[377] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_377_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_377_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[376]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_376_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[376] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_376_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_376_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[375]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_375_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[375] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_375_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_375_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[374]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_374_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[374] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_374_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_374_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[373]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_373_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[373] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_373_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_373_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[371]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_371_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[371] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_371_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_371_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[370]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_370_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[370] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_370_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_370_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[369]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_369_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[369] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_369_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_369_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[368]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_368_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[368] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_368_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_368_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[366]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_366_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[366] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_366_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_366_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[364]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_364_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[364] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_364_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_364_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[363]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_363_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[363] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_363_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_363_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[361]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_361_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[361] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_361_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_361_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[360]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_360_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[360] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_360_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_360_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[359]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_359_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[359] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_359_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_359_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[358]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_358_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[358] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_358_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_358_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[357]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_357_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[357] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_357_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_357_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[356]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_356_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[356] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_356_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_356_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[354]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_354_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[354] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_354_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_354_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[353]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_353_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[353] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_353_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_353_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[352]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_352_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[352] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_352_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_352_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[349]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_349_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[349] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_349_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_349_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[348]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_348_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[348] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_348_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_348_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[347]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_347_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[347] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_347_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_347_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[346]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_346_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[346] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_346_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_346_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[345]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_345_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[345] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_345_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_345_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[343]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_343_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[343] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_343_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_343_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[342]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_342_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[342] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_342_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_342_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[341]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_341_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[341] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_341_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_341_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[340]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_340_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[340] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_340_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_340_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[339]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_339_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[339] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_339_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_339_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[337]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_337_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[337] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_337_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_337_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[336]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_336_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[336] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_336_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_336_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[333]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_333_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[333] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_333_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_333_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[332]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_332_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[332] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_332_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_332_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[331]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_331_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[331] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_331_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_331_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[330]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_330_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[330] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_330_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_330_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[329]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_329_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[329] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_329_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_329_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[328]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_328_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[328] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_328_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_328_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[327]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_327_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[327] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_327_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_327_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[325]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_325_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[325] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_325_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_325_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[324]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_324_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[324] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_324_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_324_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[323]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_323_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[323] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_323_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_323_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[322]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_322_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[322] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_322_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_322_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[319]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_319_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[319] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_319_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_319_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[317]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_317_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[317] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_317_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_317_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[316]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_316_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[316] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_316_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_316_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[315]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_315_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[315] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_315_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_315_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[314]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_314_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[314] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_314_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_314_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[313]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_313_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[313] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_313_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_313_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[312]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_312_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[312] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_312_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_312_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[311]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_311_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[311] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_311_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_311_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[310]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_310_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[310] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_310_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_310_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[309]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_309_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[309] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_309_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_309_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[307]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_307_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[307] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_307_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_307_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[306]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_306_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[306] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_306_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_306_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[304]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_304_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[304] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_304_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_304_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[301]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_301_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[301] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_301_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_301_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[300]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_300_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[300] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_300_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_300_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[299]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_299_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[299] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_299_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_299_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[298]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_298_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[298] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_298_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_298_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[297]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_297_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[297] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_297_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_297_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[296]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_296_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[296] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_296_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_296_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[295]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_295_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[295] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_295_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_295_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[294]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_294_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[294] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_294_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_294_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[293]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_293_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[293] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_293_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_293_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[292]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_292_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[292] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_292_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_292_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[291]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_291_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[291] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_291_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_291_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[288]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_288_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[288] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_288_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_288_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[287]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_287_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[287] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_287_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_287_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[284]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_284_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[284] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_284_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_284_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[283]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_283_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[283] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_283_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_283_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[282]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_282_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[282] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_282_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_282_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[281]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_281_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[281] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_281_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_281_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[280]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_280_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[280] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_280_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_280_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[279]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_279_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[279] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_279_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_279_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[278]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_278_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[278] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_278_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_278_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[277]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_277_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[277] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_277_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_277_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[276]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_276_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[276] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_276_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_276_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[274]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_274_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[274] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_274_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_274_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[273]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_273_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[273] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_273_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_273_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[272]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_272_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[272] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_272_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_272_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[269]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_269_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[269] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_269_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_269_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[267]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_267_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[267] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_267_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_267_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[266]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_266_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[266] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_266_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_266_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[265]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_265_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[265] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_265_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_265_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[264]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_264_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[264] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_264_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_264_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[263]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_263_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[263] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_263_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_263_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[262]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_262_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[262] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_262_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_262_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[261]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_261_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[261] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_261_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_261_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[259]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_259_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[259] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_259_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_259_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[258]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_258_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[258] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_258_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_258_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[257]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_257_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[257] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_257_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_257_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[256]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_256_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[256] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_256_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_256_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[255]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_255_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[255] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_255_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_255_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[253]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_253_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[253] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_253_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_253_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[250]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_250_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[250] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_250_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_250_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[249]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_249_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[249] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_249_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_249_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[248]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_248_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[248] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_248_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_248_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[247]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_247_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[247] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_247_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_247_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[246]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_246_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[246] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_246_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_246_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[244]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_244_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[244] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_244_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_244_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[243]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_243_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[243] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_243_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_243_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[242]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_242_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[242] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_242_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_242_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[241]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_241_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[241] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_241_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_241_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[240]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_240_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[240] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_240_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_240_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[239]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_239_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[239] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_239_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_239_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[237]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_237_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[237] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_237_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_237_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[236]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_236_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[236] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_236_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_236_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[235]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_235_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[235] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_235_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_235_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[232]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_232_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[232] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_232_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_232_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[231]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_231_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[231] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_231_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_231_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[229]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_229_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[229] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_229_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_229_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[228]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_228_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[228] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_228_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_228_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[227]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_227_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[227] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_227_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_227_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[226]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_226_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[226] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_226_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_226_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[225]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_225_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[225] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_225_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_225_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[224]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_224_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[224] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_224_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_224_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[223]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_223_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[223] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_223_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_223_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[221]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_221_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[221] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_221_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_221_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[220]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_220_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[220] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_220_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_220_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[219]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_219_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[219] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_219_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_219_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[218]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_218_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[218] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_218_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_218_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[216]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_216_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[216] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_216_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_216_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[213]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_213_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[213] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_213_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_213_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[212]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_212_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[212] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_212_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_212_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[211]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_211_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[211] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_211_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_211_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[210]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_210_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[210] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_210_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_210_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[209]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_209_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[209] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_209_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_209_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[208]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_208_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[208] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_208_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_208_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[207]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_207_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[207] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_207_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_207_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[205]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_205_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[205] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_205_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_205_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[204]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_204_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[204] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_204_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_204_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[203]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_203_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[203] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_203_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_203_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[202]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_202_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[202] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_202_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_202_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[201]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_201_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[201] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_201_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_201_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[198]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_198_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[198] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_198_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_198_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[197]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_197_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[197] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_197_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_197_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[195]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_195_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[195] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_195_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_195_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[194]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_194_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[194] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_194_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_194_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[193]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_193_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[193] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_193_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_193_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[192]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_192_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[192] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_192_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_192_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[191]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_191_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[191] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_191_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_191_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[189]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_189_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[189] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_189_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_189_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[188]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_188_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[188] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_188_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_188_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[187]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_187_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[187] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_187_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_187_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[186]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_186_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[186] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_186_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_186_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[184]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_184_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[184] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_184_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_184_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[183]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_183_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[183] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_183_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_183_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[181]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_181_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[181] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_181_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_181_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[180]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_180_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[180] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_180_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_180_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[179]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_179_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[179] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_179_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_179_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[177]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_177_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[177] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_177_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_177_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[176]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_176_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[176] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_176_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_176_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[175]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_175_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[175] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_175_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_175_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[173]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_173_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[173] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_173_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_173_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[172]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_172_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[172] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_172_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_172_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[171]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_171_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[171] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_171_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_171_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[169]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_169_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[169] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_169_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_169_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[168]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_168_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[168] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_168_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_168_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[167]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_167_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[167] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_167_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_167_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[166]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_166_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[166] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_166_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_166_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[164]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_164_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[164] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_164_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_164_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[163]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_163_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[163] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_163_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_163_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[162]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_162_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[162] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_162_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_162_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[161]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_161_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[161] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_161_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_161_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[159]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_159_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[159] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_159_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_159_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[157]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_157_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[157] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_157_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_157_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[156]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_156_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[156] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_156_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_156_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[154]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_154_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[154] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_154_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_154_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[153]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_153_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[153] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_153_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_153_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[152]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_152_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[152] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_152_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_152_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[151]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_151_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[151] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_151_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_151_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[150]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_150_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[150] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_150_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_150_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[149]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_149_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[149] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_149_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_149_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[147]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_147_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[147] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_147_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_147_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[146]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_146_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[146] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_146_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_146_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[145]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_145_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[145] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_145_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_145_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[144]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_144_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[144] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_144_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_144_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[143]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_143_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[143] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_143_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_143_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[139]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_139_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[139] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_139_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_139_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[138]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_138_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[138] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_138_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_138_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[137]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_137_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[137] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_137_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_137_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[136]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_136_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[136] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_136_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_136_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[135]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_135_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[135] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_135_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_135_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[134]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_134_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[134] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_134_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_134_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[133]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_133_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[133] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_133_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_133_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[132]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_132_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[132] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_132_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_132_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[130]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_130_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[130] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_130_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_130_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[129]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_129_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[129] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_129_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_129_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[128]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_128_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[128] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_128_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_128_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[127]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_127_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[127] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_127_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_127_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[124]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_124_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[124] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_124_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_124_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[123]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_123_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[123] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_123_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_123_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[121]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_121_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[121] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_121_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_121_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[120]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_120_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[120] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_120_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_120_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[119]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_119_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[119] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_119_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_119_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[118]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_118_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[118] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_118_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_118_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[117]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_117_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[117] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_117_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_117_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[116]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_116_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[116] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_116_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_116_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[115]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_115_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[115] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_115_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_115_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[113]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_113_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[113] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_113_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_113_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[112]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_112_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[112] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_112_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_112_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[111]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_111_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[111] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_111_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_111_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[108]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_108_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[108] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_108_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_108_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[107]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_107_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[107] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_107_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_107_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[106]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_106_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[106] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_106_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_106_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[105]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_105_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[105] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_105_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_105_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[103]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_103_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[103] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_103_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_103_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[102]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_102_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[102] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_102_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_102_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[101]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_101_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[101] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_101_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_101_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[100]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_100_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[100] (in)                                    0.000      0.000 r
  DRAM_data_SYN_reg_100_/D (DFFRQX2MTR)                  0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_100_/CK (DFFRQX2MTR)                 0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[99]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_99_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[99] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_99_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_99_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[98]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_98_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[98] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_98_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_98_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[96]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_96_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[96] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_96_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_96_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[94]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_94_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[94] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_94_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_94_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[92]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_92_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[92] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_92_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_92_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[91]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_91_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[91] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_91_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_91_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[90]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_90_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[90] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_90_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_90_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[89]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_89_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[89] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_89_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_89_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[88]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_88_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[88] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_88_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_88_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[87]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_87_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[87] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_87_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_87_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[85]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_85_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[85] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_85_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_85_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[84]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_84_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[84] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_84_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_84_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[83]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_83_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[83] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_83_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_83_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[82]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_82_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[82] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_82_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_82_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[81]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_81_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[81] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_81_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_81_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[78]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_78_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[78] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_78_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_78_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[76]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_76_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[76] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_76_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_76_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[75]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_75_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[75] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_75_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_75_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[74]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_74_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[74] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_74_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_74_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[73]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_73_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[73] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_73_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_73_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[72]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_72_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[72] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_72_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_72_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[71]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_71_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[71] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_71_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_71_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[70]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_70_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[70] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_70_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_70_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[69]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_69_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[69] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_69_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_69_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[67]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_67_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[67] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_67_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_67_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[66]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_66_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[66] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_66_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_66_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[64]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_64_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[64] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_64_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_64_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[63]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_63_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[63] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_63_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_63_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[60]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_60_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[60] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_60_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_60_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[59]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_59_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[59] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_59_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_59_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[58]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_58_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[58] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_58_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_58_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[57]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_57_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[57] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_57_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_57_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[56]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_56_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[56] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_56_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_56_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[55]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_55_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[55] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_55_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_55_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[54]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_54_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[54] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_54_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_54_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[53]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_53_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[53] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_53_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_53_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[52]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_52_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[52] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_52_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_52_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[51]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_51_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[51] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_51_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_51_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[48]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_48_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[48] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_48_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_48_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[47]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_47_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[47] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_47_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_47_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[46]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_46_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[46] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_46_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_46_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[43]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_43_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[43] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_43_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_43_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[42]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_42_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[42] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_42_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_42_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[41]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_41_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[41] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_41_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_41_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[40]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_40_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[40] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_40_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_40_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[39]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_39_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[39] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_39_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_39_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


  Startpoint: DRAM_data[38]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_38_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 r
  DRAM_data[38] (in)                                     0.000      0.000 r
  DRAM_data_SYN_reg_38_/D (DFFRQX2MTR)                   0.000      0.000 r
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  DRAM_data_SYN_reg_38_/CK (DFFRQX2MTR)                  0.000     20.000 r
  library setup time                                    -0.270     19.730
  data required time                                               19.730
  --------------------------------------------------------------------------
  data required time                                               19.730
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (MET)                                                      19.730


1
