Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: inputProcessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "inputProcessor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "inputProcessor"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : inputProcessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/CRenc4bin.vhd" in Library work.
Architecture behavioral of Entity crenc4bin is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/DCM_50M.vhd" in Library work.
Architecture behavioral of Entity dcm_50m is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/bin2BCD3en.vhd" in Library work.
Architecture behavioral of Entity bin2bcd3en is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/Decoder.vhf" in Library work.
Architecture behavioral of Entity decoder is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.vhf" in Library work.
Architecture behavioral of Entity d4_16e_mxilinx_inputprocessor is up to date.
Architecture behavioral of Entity m2_1_mxilinx_inputprocessor is up to date.
Architecture behavioral of Entity m2_1b1_mxilinx_inputprocessor is up to date.
Architecture behavioral of Entity ftclex_mxilinx_inputprocessor is up to date.
Architecture behavioral of Entity cb2cled_mxilinx_inputprocessor is up to date.
Architecture behavioral of Entity fd4ce_mxilinx_inputprocessor is up to date.
Architecture behavioral of Entity inputprocessor is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <inputProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB2CLED_MXILINX_inputProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD4CE_MXILINX_inputProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_inputProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D4_16E_MXILINX_inputProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTCLEX_MXILINX_inputProcessor> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1B1_MXILINX_inputProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CRenc4bin> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_50M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 50
	DIV1k = 500
	DIV50 = 25

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin2BCD3en> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sel_strobeB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_inputProcessor> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <inputProcessor> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.vhf" line 799: Unconnected output port 'CEO' of component 'CB2CLED_MXILINX_inputProcessor'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.vhf" line 799: Unconnected output port 'TC' of component 'CB2CLED_MXILINX_inputProcessor'.
    Set user-defined property "HU_SET =  XLXI_5_10" for instance <XLXI_5> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_6_6" for instance <XLXI_6> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_7_7" for instance <XLXI_7> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_8_8" for instance <XLXI_8> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_9_9" for instance <XLXI_9> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_18_5" for instance <XLXI_18> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_158_11" for instance <XLXI_158> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_159_12" for instance <XLXI_159> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_160_13" for instance <XLXI_160> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_161_14" for instance <XLXI_161> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_162_18" for instance <XLXI_162> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_163_15" for instance <XLXI_163> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_164_16" for instance <XLXI_164> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_165_17" for instance <XLXI_165> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_306_20" for instance <XLXI_306> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_307_19" for instance <XLXI_307> in unit <inputProcessor>.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.vhf" line 1020: Unconnected output port 'anO' of component 'Decoder'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.vhf" line 1020: Unconnected output port 'dpO' of component 'Decoder'.
Entity <inputProcessor> analyzed. Unit <inputProcessor> generated.

Analyzing Entity <CB2CLED_MXILINX_inputProcessor> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_2" for instance <I_Q0> in unit <CB2CLED_MXILINX_inputProcessor>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB2CLED_MXILINX_inputProcessor>.
    Set user-defined property "HU_SET =  I_TC_3" for instance <I_TC> in unit <CB2CLED_MXILINX_inputProcessor>.
    Set user-defined property "HU_SET =  I_T1_4" for instance <I_T1> in unit <CB2CLED_MXILINX_inputProcessor>.
Entity <CB2CLED_MXILINX_inputProcessor> analyzed. Unit <CB2CLED_MXILINX_inputProcessor> generated.

Analyzing generic Entity <FTCLEX_MXILINX_inputProcessor> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "HU_SET =  I_36_30_0" for instance <I_36_30> in unit <FTCLEX_MXILINX_inputProcessor>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCLEX_MXILINX_inputProcessor>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCLEX_MXILINX_inputProcessor>.
Entity <FTCLEX_MXILINX_inputProcessor> analyzed. Unit <FTCLEX_MXILINX_inputProcessor> generated.

Analyzing Entity <M2_1B1_MXILINX_inputProcessor> in library <work> (Architecture <behavioral>).
Entity <M2_1B1_MXILINX_inputProcessor> analyzed. Unit <M2_1B1_MXILINX_inputProcessor> generated.

Analyzing Entity <FD4CE_MXILINX_inputProcessor> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD4CE_MXILINX_inputProcessor>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD4CE_MXILINX_inputProcessor>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD4CE_MXILINX_inputProcessor>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD4CE_MXILINX_inputProcessor>.
Entity <FD4CE_MXILINX_inputProcessor> analyzed. Unit <FD4CE_MXILINX_inputProcessor> generated.

Analyzing Entity <M2_1_MXILINX_inputProcessor> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_inputProcessor> analyzed. Unit <M2_1_MXILINX_inputProcessor> generated.

Analyzing Entity <D4_16E_MXILINX_inputProcessor> in library <work> (Architecture <behavioral>).
Entity <D4_16E_MXILINX_inputProcessor> analyzed. Unit <D4_16E_MXILINX_inputProcessor> generated.

Analyzing Entity <Decoder> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/Decoder.vhf" line 119: Unconnected output port 'CLK1k' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/Decoder.vhf" line 119: Unconnected output port 'CLK1' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/Decoder.vhf" line 139: Unconnected output port 'RBout' of component 'bin2BCD3en'.
Entity <Decoder> analyzed. Unit <Decoder> generated.

Analyzing Entity <CRenc4bin> in library <work> (Architecture <behavioral>).
Entity <CRenc4bin> analyzed. Unit <CRenc4bin> generated.

Analyzing generic Entity <DCM_50M> in library <work> (Architecture <behavioral>).
	DIV100 = 50
	DIV1k = 500
	DIV50 = 25
Entity <DCM_50M> analyzed. Unit <DCM_50M> generated.

Analyzing Entity <mux4SSD> in library <work> (Architecture <behavioral>).
Entity <mux4SSD> analyzed. Unit <mux4SSD> generated.

Analyzing Entity <bin2BCD3en> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <Dout3> in unit <bin2BCD3en> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <bin2BCD3en> analyzed. Unit <bin2BCD3en> generated.

Analyzing Entity <sel_strobeB> in library <work> (Architecture <behavioral>).
Entity <sel_strobeB> analyzed. Unit <sel_strobeB> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CRenc4bin>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/CRenc4bin.vhd".
    Found 4-bit register for signal <colO>.
    Found 1-bit register for signal <keyO>.
    Found 4-bit register for signal <binO>.
    Found 4-bit register for signal <colI>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <CRenc4bin> synthesized.


Synthesizing Unit <DCM_50M>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/DCM_50M.vhd".
    Found 1-bit register for signal <clk_1>.
    Found 32-bit adder for signal <clk_1$addsub0000> created at line 121.
    Found 32-bit comparator greater for signal <clk_1$cmp_gt0000> created at line 122.
    Found 1-bit register for signal <clk_10k>.
    Found 1-bit register for signal <clk_1k>.
    Found 32-bit adder for signal <clk_1k$addsub0000> created at line 101.
    Found 32-bit comparator greater for signal <clk_1k$cmp_gt0000> created at line 102.
    Found 1-bit register for signal <clk_1m>.
    Found 32-bit adder for signal <clk_1m$addsub0000> created at line 61.
    Found 32-bit comparator greatequal for signal <clk_1m$cmp_ge0000> created at line 62.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$addsub0000> created at line 81.
    Found 32-bit comparator greater for signal <cnt10k$cmp_gt0000> created at line 82.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit up counter for signal <cnt1M>.
    Summary:
	inferred   4 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <DCM_50M> synthesized.


Synthesizing Unit <mux4SSD>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/mux4SSD.vhd".
Unit <mux4SSD> synthesized.


Synthesizing Unit <bin2BCD3en>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/bin2BCD3en.vhd".
    Found 16x4-bit ROM for signal <b9$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b8$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b7$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b6$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b4$mux0000> created at line 50.
    Found 8x4-bit ROM for signal <b$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b11$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b10$mux0000> created at line 50.
    Found 4-bit register for signal <RBout>.
    Found 4-bit register for signal <Dout0>.
    Found 4-bit register for signal <Dout1>.
    Found 4-bit register for signal <Dout2>.
    Summary:
	inferred   8 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <bin2BCD3en> synthesized.


Synthesizing Unit <sel_strobeB>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <sel_strobeB> synthesized.


Synthesizing Unit <FD4CE_MXILINX_inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.vhf".
Unit <FD4CE_MXILINX_inputProcessor> synthesized.


Synthesizing Unit <M2_1_MXILINX_inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.vhf".
Unit <M2_1_MXILINX_inputProcessor> synthesized.


Synthesizing Unit <D4_16E_MXILINX_inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.vhf".
Unit <D4_16E_MXILINX_inputProcessor> synthesized.


Synthesizing Unit <Decoder>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/Decoder.vhf".
WARNING:Xst:653 - Signal <binO<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_4_dp_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <Decoder> synthesized.


Synthesizing Unit <M2_1B1_MXILINX_inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.vhf".
Unit <M2_1B1_MXILINX_inputProcessor> synthesized.


Synthesizing Unit <FTCLEX_MXILINX_inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.vhf".
Unit <FTCLEX_MXILINX_inputProcessor> synthesized.


Synthesizing Unit <CB2CLED_MXILINX_inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.vhf".
Unit <CB2CLED_MXILINX_inputProcessor> synthesized.


Synthesizing Unit <inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/RyanSandbox/ic/ic/inputProcessor.vhf".
WARNING:Xst:1306 - Output <displayData<8>> is never assigned.
WARNING:Xst:647 - Input <writeToMM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fgumfghmfgj> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <sseg> is never assigned.
WARNING:Xst:1306 - Output <anO> is never assigned.
WARNING:Xst:646 - Signal <displayData8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <XLXN_966> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXN_87> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_80> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_79> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_78> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_77> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_L_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <inputProcessor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 9
 16x4-bit ROM                                          : 7
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 20
 1-bit register                                        : 13
 2-bit register                                        : 2
 4-bit register                                        : 5
# Comparators                                          : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Dout2_2> in Unit <XLXI_5> is equivalent to the following FF/Latch, which will be removed : <Dout2_3> 
WARNING:Xst:1710 - FF/Latch <Dout2_2> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Dout2<3:2>> (without init value) have a constant value of 0 in block <bin2BCD3en>.

Synthesizing (advanced) Unit <sel_strobeB>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sel_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sel_strobeB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 9
 16x4-bit ROM                                          : 7
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 57
 Flip-Flops                                            : 57
# Comparators                                          : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RBout_1> in Unit <bin2BCD3en> is equivalent to the following FF/Latch, which will be removed : <RBout_0> 
WARNING:Xst:1710 - FF/Latch <RBout_3> (without init value) has a constant value of 1 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RBout_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dout1_3> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout1_2> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout1_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout2_0> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dout2_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <inputProcessor> ...

Optimizing unit <CRenc4bin> ...

Optimizing unit <DCM_50M> ...

Optimizing unit <FD4CE_MXILINX_inputProcessor> ...

Optimizing unit <M2_1_MXILINX_inputProcessor> ...

Optimizing unit <D4_16E_MXILINX_inputProcessor> ...

Optimizing unit <M2_1B1_MXILINX_inputProcessor> ...

Optimizing unit <bin2BCD3en> ...

Optimizing unit <FTCLEX_MXILINX_inputProcessor> ...

Optimizing unit <CB2CLED_MXILINX_inputProcessor> ...
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_31> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_30> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_29> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_28> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_27> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_26> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_25> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_24> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_23> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_22> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_21> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_20> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_19> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_18> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_17> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_16> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_15> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_14> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_13> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_12> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_11> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_10> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_9> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_8> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_7> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_6> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_5> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_4> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_3> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_2> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_1> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1k_0> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_31> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_30> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_29> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_28> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_27> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_26> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_25> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_24> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_23> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_22> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_21> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_20> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_19> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_18> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_17> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_16> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_15> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_14> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_13> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_12> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_11> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_10> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_9> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_8> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_7> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_6> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_5> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_4> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_3> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_2> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_1> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/cnt1_0> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/clk_1> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_2/clk_1k> of sequential type is unconnected in block <inputProcessor>.
WARNING:Xst:2677 - Node <XLXI_310/XLXI_5/RBout_2> of sequential type is unconnected in block <inputProcessor>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block inputProcessor, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 110
 Flip-Flops                                            : 110

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : inputProcessor.ngr
Top Level Output File Name         : inputProcessor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 94

Cell Usage :
# BELS                             : 567
#      AND2                        : 19
#      AND2B1                      : 11
#      AND2B2                      : 2
#      AND5                        : 2
#      AND5B1                      : 8
#      AND5B2                      : 12
#      AND5B3                      : 8
#      AND5B4                      : 2
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 126
#      LUT2                        : 15
#      LUT3                        : 15
#      LUT4                        : 33
#      MUXCY                       : 147
#      MUXF5                       : 3
#      OR2                         : 13
#      VCC                         : 2
#      XOR2                        : 2
#      XORCY                       : 128
# FlipFlops/Latches                : 110
#      FD                          : 7
#      FDCE                        : 22
#      FDCP                        : 5
#      FDE                         : 2
#      FDR                         : 69
#      FDRS                        : 1
#      FDS                         : 4
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 74
#      IBUF                        : 10
#      OBUF                        : 64
# Others                           : 4
#      PULLDOWN                    : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      132  out of    960    13%  
 Number of Slice Flip Flops:            110  out of   1920     5%  
 Number of 4 input LUTs:                207  out of   1920    10%  
 Number of IOs:                          94
 Number of bonded IOBs:                  76  out of     83    91%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
XLXI_310/XLXI_2/clk_1m1            | BUFG                        | 37    |
XLXI_310/XLXI_2/clk_10k            | NONE(XLXI_310/XLXI_1/colI_3)| 18    |
SYS_CLK                            | BUFGP                       | 37    |
writeToTemp                        | BUFGP                       | 18    |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------+------------------------------+-------+
Control Signal                                                     | Buffer(FF name)              | Load  |
-------------------------------------------------------------------+------------------------------+-------+
N0(XST_GND:G)                                                      | NONE(XLXI_18/I_Q0)           | 23    |
MODE                                                               | IBUF                         | 1     |
XLXI_310/XLXI_5/Dout0_0_and0000(XLXI_310/XLXI_5/Dout0_0_and00001:O)| NONE(XLXI_310/XLXI_5/Dout0_0)| 1     |
XLXI_310/XLXI_5/Dout0_0_and0001(XLXI_310/XLXI_5/Dout0_0_and00011:O)| NONE(XLXI_310/XLXI_5/Dout0_0)| 1     |
XLXI_310/XLXI_5/Dout0_1_and0000(XLXI_310/XLXI_5/Dout0_1_and00001:O)| NONE(XLXI_310/XLXI_5/Dout0_1)| 1     |
XLXI_310/XLXI_5/Dout0_1_and0001(XLXI_310/XLXI_5/Dout0_1_and00011:O)| NONE(XLXI_310/XLXI_5/Dout0_1)| 1     |
XLXI_310/XLXI_5/Dout0_2_and0000(XLXI_310/XLXI_5/Dout0_2_and00001:O)| NONE(XLXI_310/XLXI_5/Dout0_2)| 1     |
XLXI_310/XLXI_5/Dout0_2_and0001(XLXI_310/XLXI_5/Dout0_2_and00011:O)| NONE(XLXI_310/XLXI_5/Dout0_2)| 1     |
XLXI_310/XLXI_5/Dout0_3_and0000(XLXI_310/XLXI_5/Dout0_3_and00001:O)| NONE(XLXI_310/XLXI_5/Dout0_3)| 1     |
XLXI_310/XLXI_5/Dout0_3_and0001(XLXI_310/XLXI_5/Dout0_3_and00011:O)| NONE(XLXI_310/XLXI_5/Dout0_3)| 1     |
-------------------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.212ns (Maximum Frequency: 97.922MHz)
   Minimum input arrival time before clock: 5.839ns
   Maximum output required time after clock: 7.371ns
   Maximum combinational path delay: 8.403ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_310/XLXI_2/clk_1m1'
  Clock period: 10.212ns (frequency: 97.922MHz)
  Total number of paths / destination ports: 19014 / 70
-------------------------------------------------------------------------
Delay:               10.212ns (Levels of Logic = 35)
  Source:            XLXI_310/XLXI_2/cnt10k_1 (FF)
  Destination:       XLXI_310/XLXI_2/cnt10k_31 (FF)
  Source Clock:      XLXI_310/XLXI_2/clk_1m1 rising
  Destination Clock: XLXI_310/XLXI_2/clk_1m1 rising

  Data Path: XLXI_310/XLXI_2/cnt10k_1 to XLXI_310/XLXI_2/cnt10k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  XLXI_310/XLXI_2/cnt10k_1 (XLXI_310/XLXI_2/cnt10k_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<1>_rt (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<1> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<2> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<3> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<4> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<5> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<6> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<7> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<8> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<9> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<10> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<11> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<12> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<13> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<14> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<15> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<16> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<17> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<18> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<19> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<20> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<21> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<22> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<23> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<24> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<25> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<26> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<27> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<28> (XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_cy<28>)
     XORCY:CI->O           1   0.804   0.424  XLXI_310/XLXI_2/Madd_cnt10k_addsub0000_xor<29> (XLXI_310/XLXI_2/cnt10k_addsub0000<29>)
     LUT4:I3->O            1   0.704   0.000  XLXI_310/XLXI_2/Mcompar_cnt10k_cmp_gt0000_lut<9> (XLXI_310/XLXI_2/Mcompar_cnt10k_cmp_gt0000_lut<9>)
     MUXCY:S->O            1   0.464   0.000  XLXI_310/XLXI_2/Mcompar_cnt10k_cmp_gt0000_cy<9> (XLXI_310/XLXI_2/Mcompar_cnt10k_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Mcompar_cnt10k_cmp_gt0000_cy<10> (XLXI_310/XLXI_2/Mcompar_cnt10k_cmp_gt0000_cy<10>)
     MUXCY:CI->O           2   0.459   0.447  XLXI_310/XLXI_2/Mcompar_cnt10k_cmp_gt0000_cy<11> (XLXI_310/XLXI_2/Mcompar_cnt10k_cmp_gt0000_cy<11>)
     INV:I->O             32   0.704   1.262  XLXI_310/XLXI_2/Mcompar_cnt10k_cmp_gt0000_cy<11>_inv_INV_0 (XLXI_310/XLXI_2/cnt10k_cmp_gt0000)
     FDR:R                     0.911          XLXI_310/XLXI_2/cnt10k_0
    ----------------------------------------
    Total                     10.212ns (7.457ns logic, 2.755ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_310/XLXI_2/clk_10k'
  Clock period: 6.139ns (frequency: 162.893MHz)
  Total number of paths / destination ports: 104 / 26
-------------------------------------------------------------------------
Delay:               6.139ns (Levels of Logic = 3)
  Source:            XLXI_310/XLXI_1/colO_0 (FF)
  Destination:       XLXI_310/XLXI_1/binO_2 (FF)
  Source Clock:      XLXI_310/XLXI_2/clk_10k rising
  Destination Clock: XLXI_310/XLXI_2/clk_10k rising

  Data Path: XLXI_310/XLXI_1/colO_0 to XLXI_310/XLXI_1/binO_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.591   1.057  XLXI_310/XLXI_1/colO_0 (XLXI_310/XLXI_1/colO_0)
     LUT4:I0->O            3   0.704   0.531  XLXI_310/XLXI_1/binO_cmp_eq00021 (XLXI_310/XLXI_1/binO_cmp_eq0002)
     MUXF5:S->O            2   0.739   0.482  XLXI_310/XLXI_1/binO_mux0002<1>3_f5 (XLXI_310/XLXI_1/N6)
     LUT3:I2->O            1   0.704   0.420  XLXI_310/XLXI_1/binO_mux0002<3>2 (XLXI_310/XLXI_1/binO_mux0002<3>2)
     FDS:S                     0.911          XLXI_310/XLXI_1/binO_0
    ----------------------------------------
    Total                      6.139ns (3.649ns logic, 2.490ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_CLK'
  Clock period: 9.046ns (frequency: 110.552MHz)
  Total number of paths / destination ports: 17953 / 66
-------------------------------------------------------------------------
Delay:               9.046ns (Levels of Logic = 33)
  Source:            XLXI_310/XLXI_2/cnt1M_1 (FF)
  Destination:       XLXI_310/XLXI_2/cnt1M_31 (FF)
  Source Clock:      SYS_CLK rising
  Destination Clock: SYS_CLK rising

  Data Path: XLXI_310/XLXI_2/cnt1M_1 to XLXI_310/XLXI_2/cnt1M_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  XLXI_310/XLXI_2/cnt1M_1 (XLXI_310/XLXI_2/cnt1M_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<1>_rt (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<1> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<2> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<3> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<4> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<5> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<6> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<7> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<8> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<9> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<10> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<11> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<12> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<13> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<14> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<15> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<16> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<17> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<18> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<19> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<20> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<21> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<22> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<23> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<24> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<25> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<26> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<27> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<28> (XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_310/XLXI_2/Madd_clk_1m_addsub0000_xor<29> (XLXI_310/XLXI_2/clk_1m_addsub0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_310/XLXI_2/Mcompar_clk_1m_cmp_ge0000_lut<9> (XLXI_310/XLXI_2/Mcompar_clk_1m_cmp_ge0000_lut<9>)
     MUXCY:S->O            1   0.464   0.000  XLXI_310/XLXI_2/Mcompar_clk_1m_cmp_ge0000_cy<9> (XLXI_310/XLXI_2/Mcompar_clk_1m_cmp_ge0000_cy<9>)
     MUXCY:CI->O          33   0.331   1.263  XLXI_310/XLXI_2/Mcompar_clk_1m_cmp_ge0000_cy<10> (XLXI_310/XLXI_2/clk_1m_cmp_ge0000)
     FDR:R                     0.911          XLXI_310/XLXI_2/cnt1M_0
    ----------------------------------------
    Total                      9.046ns (6.566ns logic, 2.480ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'writeToTemp'
  Clock period: 7.779ns (frequency: 128.546MHz)
  Total number of paths / destination ports: 36 / 18
-------------------------------------------------------------------------
Delay:               7.779ns (Levels of Logic = 8)
  Source:            XLXI_5/I_Q0/I_36_35 (FF)
  Destination:       XLXI_5/I_Q1/I_36_35 (FF)
  Source Clock:      writeToTemp rising
  Destination Clock: writeToTemp rising

  Data Path: XLXI_5/I_Q0/I_36_35 to XLXI_5/I_Q1/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            26   0.591   1.260  I_36_35 (Q)
     end scope: 'I_Q0'
     begin scope: 'I_T1'
     AND2B2:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T1'
     begin scope: 'I_Q1'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      7.779ns (4.419ns logic, 3.360ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'writeToTemp'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            MODE (PAD)
  Destination:       XLXI_5/I_Q1/I_36_35 (FF)
  Destination Clock: writeToTemp rising

  Data Path: MODE to XLXI_5/I_Q1/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   0.882  MODE_IBUF (MODE_IBUF)
     INV:I->O              2   0.704   0.447  XLXI_72 (XLXN_368)
     begin scope: 'XLXI_5'
     OR2:I0->O             2   0.704   0.447  I_36_47 (OR_CE_L)
     begin scope: 'I_Q1'
     FDCE:CE                   0.555          I_36_35
    ----------------------------------------
    Total                      4.957ns (3.181ns logic, 1.776ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_310/XLXI_2/clk_10k'
  Total number of paths / destination ports: 80 / 10
-------------------------------------------------------------------------
Offset:              5.839ns (Levels of Logic = 4)
  Source:            row<3> (PAD)
  Destination:       XLXI_310/XLXI_1/binO_2 (FF)
  Destination Clock: XLXI_310/XLXI_2/clk_10k rising

  Data Path: row<3> to XLXI_310/XLXI_1/binO_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  row_3_IBUF (row_3_IBUF)
     LUT4:I0->O            4   0.704   0.762  XLXI_310/XLXI_1/binO_mux0002<0>41 (XLXI_310/XLXI_1/keyO_cmp_eq0001)
     LUT4:I0->O            1   0.704   0.595  XLXI_310/XLXI_1/binO_mux0002<1>701_SW1 (N16)
     LUT4:I0->O            1   0.704   0.000  XLXI_310/XLXI_1/binO_mux0002<1>701 (XLXI_310/XLXI_1/binO_mux0002<1>70)
     FDS:D                     0.308          XLXI_310/XLXI_1/binO_2
    ----------------------------------------
    Total                      5.839ns (3.638ns logic, 2.201ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_310/XLXI_2/clk_10k'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 1)
  Source:            XLXI_310/XLXI_1/colO_3 (FF)
  Destination:       colO<3> (PAD)
  Source Clock:      XLXI_310/XLXI_2/clk_10k rising

  Data Path: XLXI_310/XLXI_1/colO_3 to colO<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.591   0.882  XLXI_310/XLXI_1/colO_3 (XLXI_310/XLXI_1/colO_3)
     OBUF:I->O                 3.272          colO_3_OBUF (colO<3>)
    ----------------------------------------
    Total                      4.745ns (3.863ns logic, 0.882ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'writeToTemp'
  Total number of paths / destination ports: 48 / 24
-------------------------------------------------------------------------
Offset:              7.371ns (Levels of Logic = 5)
  Source:            XLXI_5/I_Q0/I_36_35 (FF)
  Destination:       displayData<7> (PAD)
  Source Clock:      writeToTemp rising

  Data Path: XLXI_5/I_Q0/I_36_35 to displayData<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            26   0.591   1.260  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_5'
     begin scope: 'XLXI_165'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_165'
     OBUF:I->O                 3.272          displayData_7_OBUF (displayData<7>)
    ----------------------------------------
    Total                      7.371ns (5.271ns logic, 2.100ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 2)
  Source:            XLXI_18/I_Q3 (FF)
  Destination:       temp<3> (PAD)
  Source Clock:      SYS_CLK rising

  Data Path: XLXI_18/I_Q3 to temp<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.633  I_Q3 (Q3)
     end scope: 'XLXI_18'
     OBUF:I->O                 3.272          temp_3_OBUF (temp<3>)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 160 / 32
-------------------------------------------------------------------------
Delay:               8.403ns (Levels of Logic = 5)
  Source:            switchAddr<4> (PAD)
  Destination:       MM_Byte<15> (PAD)

  Data Path: switchAddr<4> to MM_Byte<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.218   1.051  switchAddr_4_IBUF (switchAddr_4_IBUF)
     INV:I->O             16   0.704   1.034  XLXI_309 (XLXN_957)
     begin scope: 'XLXI_306'
     AND5B3:I4->O          1   0.704   0.420  I_36_53 (D8)
     end scope: 'XLXI_306'
     OBUF:I->O                 3.272          MM_Byte_8_OBUF (MM_Byte<8>)
    ----------------------------------------
    Total                      8.403ns (5.898ns logic, 2.505ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.02 secs
 
--> 

Total memory usage is 290672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  101 (   0 filtered)
Number of infos    :    7 (   0 filtered)

