INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/Honours_Project/RP-simulation/RP-simulation.sim/sim_1/synth/func/xsim/test_bench_init_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_DFT_Processor
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/test_bench_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_init
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FIR_Filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR_Filter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mixer'
INFO: [VRFC 10-3107] analyzing entity 'Dual_Multiplexer'
INFO: [VRFC 10-3107] analyzing entity 'Octal_Multiplexer'
INFO: [VRFC 10-3107] analyzing entity 'inverter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NCO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/test_system.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Debuging.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bitslicer'
INFO: [VRFC 10-3107] analyzing entity 'HighTie'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Custom_System'
WARNING: [VRFC 10-3093] actual for formal port 'signalinput' is neither a static name nor a globally static expression [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:319]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/CIC32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CIC32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Controllers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PID_Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Test_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_Wrapper'
WARNING: [VRFC 10-3093] actual for formal port 's_axis_tdata_adc_stream_in' is neither a static name nor a globally static expression [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Test_Wrapper.vhd:79]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sliding_DFT_Processor'
INFO: [VRFC 10-3107] analyzing entity 'Peak_Detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/AXI4_Stream_Reader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI4_Stream_Reader'
