{
    "line_num": [
        [
            632,
            642
        ],
        [
            619,
            629
        ],
        [
            605,
            616
        ],
        [
            591,
            602
        ],
        [
            580,
            588
        ],
        [
            569,
            577
        ],
        [
            555,
            566
        ],
        [
            541,
            552
        ],
        [
            530,
            538
        ],
        [
            516,
            527
        ],
        [
            502,
            513
        ],
        [
            488,
            499
        ],
        [
            477,
            485
        ],
        [
            466,
            474
        ],
        [
            455,
            463
        ],
        [
            444,
            452
        ]
    ],
    "blocks": [
        "  always @(posedge clk or negedge reset_n)\n    begin\n      if (reset_n == 0)\n        begin\n        end\n      else if (W_valid & R_wr_dst_reg)\n          if (^(W_wr_data) === 1'bx)\n            begin\n              $write(\"%0d ns: WARNING: DE1_SoC_QSYS_nios2_qsys_test_bench/W_wr_data is 'x'\\n\", $time);\n            end\n    end",
        "  always @(posedge clk or negedge reset_n)\n    begin\n      if (reset_n == 0)\n        begin\n        end\n      else if (W_valid & R_ctrl_ld)\n          if (^(av_ld_data_aligned_unfiltered) === 1'bx)\n            begin\n              $write(\"%0d ns: WARNING: DE1_SoC_QSYS_nios2_qsys_test_bench/av_ld_data_aligned_unfiltered is 'x'\\n\", $time);\n            end\n    end",
        "  always @(posedge clk or negedge reset_n)\n    begin\n      if (reset_n == 0)\n        begin\n        end\n      else if (i_read & ~i_waitrequest)\n          if (^(i_readdata) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/i_readdata is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk or negedge reset_n)\n    begin\n      if (reset_n == 0)\n        begin\n        end\n      else if (i_read)\n          if (^(i_address) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/i_address is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk)\n    begin\n      if (reset_n)\n          if (^(i_read) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/i_read is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk)\n    begin\n      if (reset_n)\n          if (^(d_read) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/d_read is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk or negedge reset_n)\n    begin\n      if (reset_n == 0)\n        begin\n        end\n      else if (d_write | d_read)\n          if (^(d_address) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/d_address is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk or negedge reset_n)\n    begin\n      if (reset_n == 0)\n        begin\n        end\n      else if (d_write)\n          if (^(d_byteenable) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/d_byteenable is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk)\n    begin\n      if (reset_n)\n          if (^(d_write) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/d_write is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk or negedge reset_n)\n    begin\n      if (reset_n == 0)\n        begin\n        end\n      else if (W_valid & R_wr_dst_reg)\n          if (^(R_dst_regnum) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/R_dst_regnum is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk or negedge reset_n)\n    begin\n      if (reset_n == 0)\n        begin\n        end\n      else if (W_valid & R_wr_dst_reg)\n          if (^(W_wr_data) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/W_wr_data is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk or negedge reset_n)\n    begin\n      if (reset_n == 0)\n        begin\n        end\n      else if (W_valid)\n          if (^(R_wr_dst_reg) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/R_wr_dst_reg is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk)\n    begin\n      if (reset_n)\n          if (^(W_valid) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/W_valid is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk)\n    begin\n      if (reset_n)\n          if (^(E_valid) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/E_valid is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk)\n    begin\n      if (reset_n)\n          if (^(D_valid) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/D_valid is 'x'\\n\", $time);\n              $stop;\n            end\n    end",
        "  always @(posedge clk)\n    begin\n      if (reset_n)\n          if (^(F_valid) === 1'bx)\n            begin\n              $write(\"%0d ns: ERROR: DE1_SoC_QSYS_nios2_qsys_test_bench/F_valid is 'x'\\n\", $time);\n              $stop;\n            end\n    end"
    ]
}