#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 27 01:26:40 2019
# Process ID: 6840
# Current directory: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8516 C:\Users\Amedeo Cavallo\Desktop\digitallogicdesign\vivado\project_reti_logiche.xpr
# Log file: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/vivado.log
# Journal file: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 964.367 ; gain = 119.828
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 27 01:27:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 27 01:29:02 2019] Launched synth_1...
Run output will be captured here: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 27 01:29:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4c36e632e1f4535a53df0d631d3de06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture prl of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 965.875 ; gain = 0.000
run all
Failure: Simulation Ended!, TEST PASSATO
Time: 2250 ns  Iteration: 2  Process: /project_tb/test  File: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd
$finish called at time : 2250 ns : File "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd" Line 129
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 27 01:38:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 27 01:39:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4c36e632e1f4535a53df0d631d3de06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture prl of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 965.875 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/project_tb/UUT}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4c36e632e1f4535a53df0d631d3de06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 965.875 ; gain = 0.000
run all
Failure: Simulation Ended!, TEST PASSATO
Time: 2250 ns  Iteration: 2  Process: /project_tb/test  File: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd
$finish called at time : 2250 ns : File "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd" Line 129
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1212.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1365.051 ; gain = 399.176
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4c36e632e1f4535a53df0d631d3de06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000010110000111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010101010111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111110101111...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010111010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000111000011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110000000011111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000100001110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101100110101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010110101010010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110000101100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1819.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1828.734 ; gain = 9.547
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/project_tb/UUT}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4c36e632e1f4535a53df0d631d3de06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000010110000111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010101010111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111110101111...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010111010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000111000011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110000000011111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000100001110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101100110101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010110101010010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110000101100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1836.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1836.500 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1836.500 ; gain = 0.000
run all
Failure: Simulation Ended!, TEST PASSATO
Time: 2250100 ps  Iteration: 4  Process: /project_tb/test  File: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd
$finish called at time : 2250100 ps : File "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd" Line 129
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1847.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg484-1
Top: project_reti_logiche
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1944.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/project_reti_logiche.vhd:42]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/project_reti_logiche.vhd:165]
WARNING: [Synth 8-614] signal 'Nbitmask' is read in the process but is not in the sensitivity list [C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/project_reti_logiche.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (1#1) [C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/project_reti_logiche.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1944.586 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1944.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1944.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2039.004 ; gain = 94.418
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2039.004 ; gain = 94.418
launch_runs impl_1 -jobs 4
[Wed Feb 27 11:07:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.runs/impl_1/runme.log
open_hw
close_hw
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2270.563 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2270.563 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/impl/func/xsim/project_tb_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/impl/func/xsim/project_tb_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/impl/func/xsim/project_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4c36e632e1f4535a53df0d631d3de06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_impl xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000010110000111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010101010111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111110101111...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010111010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000111000011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110000000011111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000100001110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101100110101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010110101010010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110000101100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3056.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_impl -key {Post-Implementation:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3056.039 ; gain = 0.000
run all
Failure: Simulation Ended!, TEST PASSATO
Time: 2250100 ps  Iteration: 4  Process: /project_tb/test  File: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd
$finish called at time : 2250100 ps : File "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd" Line 129
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 27 11:14:49 2019] Launched synth_1...
Run output will be captured here: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.runs/synth_1/runme.log
file mkdir C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/constrs_1
can't create directory "C:/Users/Amedeo": permission denied
file mkdir C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/constrs_1
can't create directory "C:/Users/Amedeo": permission denied
close [ open {C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc} w ]
import_files -fileset constrs_1 {{C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc}}
import_files -fileset constrs_1 {{C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc}}
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc
Hint: use the '-force' option to overwrite the local copies.
set_property target_constrs_file {C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc} [current_fileset -constrset]
export_ip_user_files -of_objects  [get_files {{C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/constrs_1/imports/vhd/constraints.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/constrs_1/imports/vhd/constraints.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 27 11:18:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.runs/synth_1/runme.log
report_clocks
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc]
Finished Parsing XDC File [C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3056.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_clocks
INFO: [Timing 38-35] Done setting XDC timing constraints.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb 27 11:19:54 2019
| Host         : DESKTOP-JLUE0MA running 64-bit major release  (build 9200)
| Command      : report_clocks
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock   Period(ns)  Waveform(ns)    Attributes  Sources
sysClk  100.000     {0.000 50.000}  P           {i_clk}


====================================================
Generated Clocks
====================================================



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4c36e632e1f4535a53df0d631d3de06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000000010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010101010111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111110101111...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100100110011001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000000111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000100001110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101100110101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111001010001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100110011001101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010110101010010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100110011001101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010101010101010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111011101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101110101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3056.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3056.039 ; gain = 0.000
run all
Failure: Simulation Ended!, TEST PASSATO
Time: 2250100 ps  Iteration: 4  Process: /project_tb/test  File: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd
$finish called at time : 2250100 ps : File "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd" Line 129
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/timing/xsim/project_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/timing/xsim/project_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c4c36e632e1f4535a53df0d631d3de06 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot project_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "project_tb_time_synth.sdf", for root module "project_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "project_tb_time_synth.sdf", for root module "project_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.project_reti_logiche
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3056.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_time_synth -key {Post-Synthesis:sim_1:Timing:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.039 ; gain = 0.000
run all
Failure: Simulation Ended!, TEST PASSATO
Time: 2257045 ps  Iteration: 1  Process: /project_tb/test  File: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd
$finish called at time : 2257045 ps : File "C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd" Line 129
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
