plaintext
State Register (DFFs):
- Q0
- Q1
- Q2
- Q3
- Q4
- Q5

Logic Gates:
- AND gates for transitions
- OR gates for determining the output

Output Gate:
- Outputs `1` if the FSM is in state `Q5`