

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s'
================================================================
* Date:           Wed May 21 19:42:23 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.934 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2120|     2120|  10.600 us|  10.600 us|  2120|  2120|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     2118|     2118|         4|          1|          1|  2116|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer5_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer4_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.53ns)   --->   "%store_ln109 = store i12 0, i12 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'store' 'store_ln109' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln109 = br void %arrayctor.loop.i" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.93ns)   --->   "%icmp_ln109 = icmp_eq  i12 %indvar_flatten_load, i12 2116" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.35ns)   --->   "%add_ln109 = add i12 %indvar_flatten_load, i12 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'add' 'add_ln109' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc13, void %for.end15" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 15 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sX_load = load i32 %sX" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 16 'load' 'sX_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_load, i32 3" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 17 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pX_load = load i32 %pX" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 18 'load' 'pX_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %if.end.i, void %land.lhs.true.i" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 19 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pY_load = load i32 %pY" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 20 'load' 'pY_load' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%icmp_ln55_2 = icmp_sgt  i32 %pY_load, i32 2" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 21 'icmp' 'icmp_ln55_2' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%icmp_ln55_3 = icmp_sgt  i32 %pX_load, i32 2" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 22 'icmp' 'icmp_ln55_3' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.48ns)   --->   "%add_ln76 = add i32 %pX_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 23 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.14ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 46" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 24 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln109)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else39.i, void %if.then28.i" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 25 'br' 'br_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.53ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX" [firmware/nnet_utils/nnet_pooling_stream.h:89]   --->   Operation 26 'store' 'store_ln89' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967293, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 27 'select' 'select_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 28 'add' 'add_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.53ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 29 'store' 'store_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.53ns)   --->   "%store_ln78 = store i32 0, i32 %pX" [firmware/nnet_utils/nnet_pooling_stream.h:78]   --->   Operation 31 'store' 'store_ln78' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 32 [1/1] (0.53ns)   --->   "%store_ln79 = store i32 0, i32 %sX" [firmware/nnet_utils/nnet_pooling_stream.h:79]   --->   Operation 32 'store' 'store_ln79' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pY_load_1 = load i32 %pY" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 33 'load' 'pY_load_1' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.48ns)   --->   "%add_ln80 = add i32 %pY_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 34 'add' 'add_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 46" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 35 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else.i, void %if.then31.i" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 36 'br' 'br_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.53ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY" [firmware/nnet_utils/nnet_pooling_stream.h:84]   --->   Operation 37 'store' 'store_ln84' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.53>
ST_1 : Operation 38 [1/1] (0.53ns)   --->   "%store_ln81 = store i32 0, i32 %pY" [firmware/nnet_utils/nnet_pooling_stream.h:81]   --->   Operation 38 'store' 'store_ln81' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.53>
ST_1 : Operation 39 [1/1] (0.53ns)   --->   "%br_ln83 = br void %if.end38.i" [firmware/nnet_utils/nnet_pooling_stream.h:83]   --->   Operation 39 'br' 'br_ln83' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.53>
ST_1 : Operation 40 [1/1] (0.53ns)   --->   "%store_ln111 = store i12 %add_ln109, i12 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 40 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.53>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln111 = br void %arrayctor.loop.i" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 41 'br' 'br_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 42 [1/1] (2.16ns)   --->   "%layer4_out_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %layer4_out" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 42 'read' 'layer4_out_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2116> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%pool_window_V_20 = trunc i64 %layer4_out_read" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 43 'trunc' 'pool_window_V_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%pool_window_V_115 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer4_out_read, i32 48, i32 55" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 44 'partselect' 'pool_window_V_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%pool_window_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer4_out_read, i32 56, i32 63" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 45 'partselect' 'pool_window_V_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%pool_window_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer4_out_read, i32 8, i32 15" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 46 'partselect' 'pool_window_V_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%pool_window_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer4_out_read, i32 16, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 47 'partselect' 'pool_window_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%pool_window_V_16 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer4_out_read, i32 24, i32 31" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 48 'partselect' 'pool_window_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%pool_window_V_31 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer4_out_read, i32 32, i32 39" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 49 'partselect' 'pool_window_V_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%pool_window_V_33 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer4_out_read, i32 40, i32 47" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 50 'partselect' 'pool_window_V_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.57ns)   --->   "%pool_window_V_11 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_20, i1 1"   --->   Operation 51 'memshiftread' 'pool_window_V_11' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 52 [1/1] (0.57ns)   --->   "%pool_window_V_7 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_11, i1 1"   --->   Operation 52 'memshiftread' 'pool_window_V_7' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 53 [1/1] (0.57ns)   --->   "%pool_window_V_27 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_18, i1 1"   --->   Operation 53 'memshiftread' 'pool_window_V_27' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 54 [1/1] (0.57ns)   --->   "%pool_window_V_23 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_27, i1 1"   --->   Operation 54 'memshiftread' 'pool_window_V_23' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 55 [1/1] (0.57ns)   --->   "%pool_window_V_36 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_15, i1 1"   --->   Operation 55 'memshiftread' 'pool_window_V_36' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 56 [1/1] (0.57ns)   --->   "%pool_window_V_39 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_36, i1 1"   --->   Operation 56 'memshiftread' 'pool_window_V_39' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 57 [1/1] (0.57ns)   --->   "%pool_window_V_43 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_16, i1 1"   --->   Operation 57 'memshiftread' 'pool_window_V_43' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 58 [1/1] (0.57ns)   --->   "%pool_window_V_47 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_43, i1 1"   --->   Operation 58 'memshiftread' 'pool_window_V_47' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 59 [1/1] (0.57ns)   --->   "%pool_window_V_55 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_31, i1 1"   --->   Operation 59 'memshiftread' 'pool_window_V_55' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 60 [1/1] (0.57ns)   --->   "%pool_window_V_59 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_55, i1 1"   --->   Operation 60 'memshiftread' 'pool_window_V_59' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 61 [1/1] (0.57ns)   --->   "%pool_window_V_67 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_33, i1 1"   --->   Operation 61 'memshiftread' 'pool_window_V_67' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 62 [1/1] (0.57ns)   --->   "%pool_window_V_71 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_67, i1 1"   --->   Operation 62 'memshiftread' 'pool_window_V_71' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 63 [1/1] (0.57ns)   --->   "%pool_window_V_79 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_115, i1 1"   --->   Operation 63 'memshiftread' 'pool_window_V_79' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 64 [1/1] (0.57ns)   --->   "%pool_window_V_83 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_79, i1 1"   --->   Operation 64 'memshiftread' 'pool_window_V_83' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 65 [1/1] (0.57ns)   --->   "%pool_window_V_91 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_17, i1 1"   --->   Operation 65 'memshiftread' 'pool_window_V_91' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 66 [1/1] (0.57ns)   --->   "%pool_window_V_95 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_91, i1 1"   --->   Operation 66 'memshiftread' 'pool_window_V_95' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sY_load = load i32 %sY" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 67 'load' 'sY_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.14ns)   --->   "%icmp_ln55_1 = icmp_eq  i32 %sY_load, i32 3" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 68 'icmp' 'icmp_ln55_1' <Predicate = (icmp_ln55)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_1)   --->   "%and_ln55 = and i1 %icmp_ln55_2, i1 %icmp_ln55_3" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 69 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln55_1 = and i1 %and_ln55, i1 %icmp_ln55_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 70 'and' 'and_ln55_1' <Predicate = (icmp_ln55)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_1, void %if.end.i, void %for.body19.i" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 71 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sY_load_1 = load i32 %sY" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 72 'load' 'sY_load_1' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.14ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_load_1, i32 3" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 73 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967293, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 74 'select' 'select_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 75 'add' 'add_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.53ns)   --->   "%br_ln0 = br void %if.end38.i"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.53>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln86, void %if.else.i, i32 0, void %if.then31.i" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 77 'phi' 'storemerge' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %storemerge, i32 %sY" [firmware/nnet_utils/nnet_pooling_stream.h:82]   --->   Operation 78 'store' 'store_ln82' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [firmware/nnet_utils/nnet_pooling_stream.h:88]   --->   Operation 79 'br' 'br_ln88' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2116, i64 2116, i64 2116"   --->   Operation 81 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_pooling_stream.h:113]   --->   Operation 82 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 83 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.57ns)   --->   "%pool_window_V_3 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_7, i1 1"   --->   Operation 84 'memshiftread' 'pool_window_V_3' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_3 : Operation 85 [1/1] (0.57ns)   --->   "%pool_window_V_19 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_23, i1 1"   --->   Operation 85 'memshiftread' 'pool_window_V_19' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_3 : Operation 86 [1/1] (0.57ns)   --->   "%pool_window_V_35 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_39, i1 1"   --->   Operation 86 'memshiftread' 'pool_window_V_35' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_3 : Operation 87 [1/1] (0.57ns)   --->   "%pool_window_V_51 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_47, i1 1"   --->   Operation 87 'memshiftread' 'pool_window_V_51' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_3 : Operation 88 [1/1] (0.57ns)   --->   "%pool_window_V_63 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_59, i1 1"   --->   Operation 88 'memshiftread' 'pool_window_V_63' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_3 : Operation 89 [1/1] (0.57ns)   --->   "%pool_window_V_75 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_71, i1 1"   --->   Operation 89 'memshiftread' 'pool_window_V_75' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_3 : Operation 90 [1/1] (0.57ns)   --->   "%pool_window_V_87 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_83, i1 1"   --->   Operation 90 'memshiftread' 'pool_window_V_87' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_3 : Operation 91 [1/1] (0.57ns)   --->   "%pool_window_V_99 = memshiftread i8 @_ssdm_op_MemShiftRead.[46 x i8]P0A, i8 45, i8 %pool_window_V_95, i1 1"   --->   Operation 91 'memshiftread' 'pool_window_V_99' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 46> <ShiftMem>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%pool_window_V = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 92 'load' 'pool_window_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%pool_window_V_21 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 93 'load' 'pool_window_V_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%pool_window_V_40 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_93" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 94 'load' 'pool_window_V_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%pool_window_V_56 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_86" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 95 'load' 'pool_window_V_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%pool_window_V_72 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_75" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 96 'load' 'pool_window_V_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%pool_window_V_88 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 97 'load' 'pool_window_V_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%pool_window_V_103 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 98 'load' 'pool_window_V_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%pool_window_V_116 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 99 'load' 'pool_window_V_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%pool_window_V_4 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 100 'load' 'pool_window_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%pool_window_V_25 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 101 'load' 'pool_window_V_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%pool_window_V_44 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 102 'load' 'pool_window_V_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%pool_window_V_60 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 103 'load' 'pool_window_V_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%pool_window_V_76 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 104 'load' 'pool_window_V_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%pool_window_V_92 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 105 'load' 'pool_window_V_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%pool_window_V_106 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 106 'load' 'pool_window_V_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%pool_window_V_119 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 107 'load' 'pool_window_V_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%pool_window_V_8 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 108 'load' 'pool_window_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%pool_window_V_29 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 109 'load' 'pool_window_V_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%pool_window_V_48 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 110 'load' 'pool_window_V_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%pool_window_V_64 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 111 'load' 'pool_window_V_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%pool_window_V_80 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 112 'load' 'pool_window_V_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%pool_window_V_96 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 113 'load' 'pool_window_V_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%pool_window_V_109 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 114 'load' 'pool_window_V_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%pool_window_V_122 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 115 'load' 'pool_window_V_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%pool_window_V_12 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_92" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 116 'load' 'pool_window_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%pool_window_V_34 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_91" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 117 'load' 'pool_window_V_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%pool_window_V_52 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_90" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 118 'load' 'pool_window_V_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%pool_window_V_68 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_89" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 119 'load' 'pool_window_V_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%pool_window_V_84 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_88" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 120 'load' 'pool_window_V_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%pool_window_V_100 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_87" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 121 'load' 'pool_window_V_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%pool_window_V_112 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_85" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 122 'load' 'pool_window_V_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%pool_window_V_125 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_84" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 123 'load' 'pool_window_V_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%pool_window_V_1 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 124 'load' 'pool_window_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_1, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 125 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%pool_window_V_22 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 126 'load' 'pool_window_V_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_22, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 127 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%pool_window_V_41 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 128 'load' 'pool_window_V_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_41, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_93" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 129 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%pool_window_V_57 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 130 'load' 'pool_window_V_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_57, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_86" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 131 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%pool_window_V_73 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 132 'load' 'pool_window_V_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_73, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_75" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 133 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%pool_window_V_89 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 134 'load' 'pool_window_V_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_89, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 135 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%pool_window_V_104 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 136 'load' 'pool_window_V_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_104, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 137 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%pool_window_V_117 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 138 'load' 'pool_window_V_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_117, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 139 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%pool_window_V_5 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 140 'load' 'pool_window_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_5, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 141 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%pool_window_V_26 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 142 'load' 'pool_window_V_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_26, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 143 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%pool_window_V_45 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 144 'load' 'pool_window_V_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_45, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 145 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%pool_window_V_61 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 146 'load' 'pool_window_V_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_61, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 147 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%pool_window_V_77 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 148 'load' 'pool_window_V_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_77, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 149 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%pool_window_V_93 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 150 'load' 'pool_window_V_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_93, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 151 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%pool_window_V_107 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 152 'load' 'pool_window_V_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_107, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 153 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%pool_window_V_120 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 154 'load' 'pool_window_V_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_120, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 155 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%pool_window_V_9 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 156 'load' 'pool_window_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_9, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 157 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%pool_window_V_30 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 158 'load' 'pool_window_V_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_30, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 159 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%pool_window_V_49 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 160 'load' 'pool_window_V_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_49, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 161 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%pool_window_V_65 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 162 'load' 'pool_window_V_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_65, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 163 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%pool_window_V_81 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 164 'load' 'pool_window_V_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_81, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 165 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%pool_window_V_97 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 166 'load' 'pool_window_V_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_97, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 167 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%pool_window_V_110 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 168 'load' 'pool_window_V_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_110, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 169 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%pool_window_V_123 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 170 'load' 'pool_window_V_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_123, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 171 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%pool_window_V_13 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_83" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 172 'load' 'pool_window_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_13, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_92" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 173 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%pool_window_V_37 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_82" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 174 'load' 'pool_window_V_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_37, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_91" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 175 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%pool_window_V_53 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_81" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 176 'load' 'pool_window_V_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_53, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_90" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 177 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%pool_window_V_69 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_80" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 178 'load' 'pool_window_V_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_69, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_89" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 179 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%pool_window_V_85 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_79" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 180 'load' 'pool_window_V_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_85, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_88" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 181 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%pool_window_V_101 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_78" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 182 'load' 'pool_window_V_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_101, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_87" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 183 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%pool_window_V_113 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_77" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 184 'load' 'pool_window_V_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_113, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_85" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 185 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%pool_window_V_126 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_76" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 186 'load' 'pool_window_V_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_126, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_84" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 187 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%pool_window_V_2 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 188 'load' 'pool_window_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_2, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 189 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%pool_window_V_24 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 190 'load' 'pool_window_V_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_24, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 191 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%pool_window_V_42 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 192 'load' 'pool_window_V_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_42, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 193 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%pool_window_V_58 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 194 'load' 'pool_window_V_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_58, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 195 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%pool_window_V_74 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 196 'load' 'pool_window_V_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_74, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 197 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%pool_window_V_90 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 198 'load' 'pool_window_V_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_90, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 199 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%pool_window_V_105 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 200 'load' 'pool_window_V_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_105, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 201 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%pool_window_V_118 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 202 'load' 'pool_window_V_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_118, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 203 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%pool_window_V_6 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 204 'load' 'pool_window_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_6, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 205 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%pool_window_V_28 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 206 'load' 'pool_window_V_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_28, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 207 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%pool_window_V_46 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 208 'load' 'pool_window_V_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_46, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 209 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%pool_window_V_62 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 210 'load' 'pool_window_V_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_62, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 211 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%pool_window_V_78 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 212 'load' 'pool_window_V_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_78, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 213 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%pool_window_V_94 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 214 'load' 'pool_window_V_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_94, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 215 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%pool_window_V_108 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 216 'load' 'pool_window_V_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_108, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 217 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%pool_window_V_121 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 218 'load' 'pool_window_V_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_121, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 219 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%pool_window_V_10 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 220 'load' 'pool_window_V_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_10, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 221 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%pool_window_V_32 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 222 'load' 'pool_window_V_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_32, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 223 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%pool_window_V_50 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 224 'load' 'pool_window_V_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_50, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 225 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%pool_window_V_66 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 226 'load' 'pool_window_V_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_66, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 227 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%pool_window_V_82 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 228 'load' 'pool_window_V_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_82, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 229 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%pool_window_V_98 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 230 'load' 'pool_window_V_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_98, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 231 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%pool_window_V_111 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 232 'load' 'pool_window_V_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_111, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 233 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%pool_window_V_124 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 234 'load' 'pool_window_V_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_124, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 235 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%pool_window_V_14 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_74" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 236 'load' 'pool_window_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_14, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_83" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 237 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%pool_window_V_38 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_73" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 238 'load' 'pool_window_V_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_38, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_82" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 239 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%pool_window_V_54 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_72" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 240 'load' 'pool_window_V_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_54, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_81" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 241 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%pool_window_V_70 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_71" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 242 'load' 'pool_window_V_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_70, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_80" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 243 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%pool_window_V_86 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_70" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 244 'load' 'pool_window_V_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_86, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_79" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 245 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%pool_window_V_102 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_69" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 246 'load' 'pool_window_V_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_102, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_78" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 247 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%pool_window_V_114 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_68" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 248 'load' 'pool_window_V_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_114, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_77" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 249 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%pool_window_V_127 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 250 'load' 'pool_window_V_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln201 = store i8 %pool_window_V_127, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_76" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 251 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_3, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 252 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_19, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 253 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_35, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 254 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_51, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 255 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_63, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 256 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_75, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 257 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_87, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 258 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_99, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 259 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_7, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 260 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_23, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 261 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_39, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 262 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_47, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 263 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_59, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 264 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_71, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 265 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_83, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 266 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_95, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 267 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_11, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 268 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_27, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 269 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_36, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 270 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_43, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 271 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_55, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 272 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_67, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 273 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_79, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 274 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_91, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 275 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_20, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_74" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 276 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_18, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_73" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 277 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_15, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_72" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 278 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_16, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_71" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 279 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_31, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_70" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 280 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_33, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_69" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 281 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_115, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_68" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 282 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_17, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 283 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.78ns)   --->   "%icmp_ln1651 = icmp_slt  i8 %pool_window_V, i8 %pool_window_V_1"   --->   Operation 284 'icmp' 'icmp_ln1651' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 285 'xor' 'xor_ln1651' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i8 %pool_window_V, i8 %pool_window_V_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 286 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.78ns)   --->   "%icmp_ln1651_1 = icmp_slt  i8 %pool_window_V_2, i8 %pool_window_V_3"   --->   Operation 287 'icmp' 'icmp_ln1651_1' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1651_1 = xor i1 %icmp_ln1651_1, i1 1"   --->   Operation 288 'xor' 'xor_ln1651_1' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1651_1, i8 %pool_window_V_2, i8 %pool_window_V_3" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 289 'select' 'select_ln65_1' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.78ns)   --->   "%icmp_ln1651_2 = icmp_slt  i8 %select_ln65, i8 %select_ln65_1"   --->   Operation 290 'icmp' 'icmp_ln1651_2' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_2)   --->   "%xor_ln1651_2 = xor i1 %icmp_ln1651_2, i1 1"   --->   Operation 291 'xor' 'xor_ln1651_2' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %xor_ln1651_2, i8 %select_ln65, i8 %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 292 'select' 'select_ln65_2' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.78ns)   --->   "%icmp_ln1651_3 = icmp_slt  i8 %pool_window_V_4, i8 %pool_window_V_5"   --->   Operation 293 'icmp' 'icmp_ln1651_3' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%xor_ln1651_3 = xor i1 %icmp_ln1651_3, i1 1"   --->   Operation 294 'xor' 'xor_ln1651_3' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_3 = select i1 %xor_ln1651_3, i8 %pool_window_V_4, i8 %pool_window_V_5" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 295 'select' 'select_ln65_3' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.78ns)   --->   "%icmp_ln1651_4 = icmp_slt  i8 %pool_window_V_6, i8 %pool_window_V_7"   --->   Operation 296 'icmp' 'icmp_ln1651_4' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%xor_ln1651_4 = xor i1 %icmp_ln1651_4, i1 1"   --->   Operation 297 'xor' 'xor_ln1651_4' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_4 = select i1 %xor_ln1651_4, i8 %pool_window_V_6, i8 %pool_window_V_7" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 298 'select' 'select_ln65_4' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.78ns)   --->   "%icmp_ln1651_5 = icmp_slt  i8 %select_ln65_3, i8 %select_ln65_4"   --->   Operation 299 'icmp' 'icmp_ln1651_5' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_5)   --->   "%xor_ln1651_5 = xor i1 %icmp_ln1651_5, i1 1"   --->   Operation 300 'xor' 'xor_ln1651_5' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_5 = select i1 %xor_ln1651_5, i8 %select_ln65_3, i8 %select_ln65_4" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 301 'select' 'select_ln65_5' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.78ns)   --->   "%icmp_ln1651_6 = icmp_slt  i8 %select_ln65_2, i8 %select_ln65_5"   --->   Operation 302 'icmp' 'icmp_ln1651_6' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_6)   --->   "%xor_ln1651_6 = xor i1 %icmp_ln1651_6, i1 1"   --->   Operation 303 'xor' 'xor_ln1651_6' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_6 = select i1 %xor_ln1651_6, i8 %select_ln65_2, i8 %select_ln65_5" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 304 'select' 'select_ln65_6' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.78ns)   --->   "%icmp_ln1651_7 = icmp_slt  i8 %pool_window_V_8, i8 %pool_window_V_9"   --->   Operation 305 'icmp' 'icmp_ln1651_7' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_7)   --->   "%xor_ln1651_7 = xor i1 %icmp_ln1651_7, i1 1"   --->   Operation 306 'xor' 'xor_ln1651_7' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_7 = select i1 %xor_ln1651_7, i8 %pool_window_V_8, i8 %pool_window_V_9" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 307 'select' 'select_ln65_7' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.78ns)   --->   "%icmp_ln1651_8 = icmp_slt  i8 %pool_window_V_10, i8 %pool_window_V_11"   --->   Operation 308 'icmp' 'icmp_ln1651_8' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_8)   --->   "%xor_ln1651_8 = xor i1 %icmp_ln1651_8, i1 1"   --->   Operation 309 'xor' 'xor_ln1651_8' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_8 = select i1 %xor_ln1651_8, i8 %pool_window_V_10, i8 %pool_window_V_11" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 310 'select' 'select_ln65_8' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.78ns)   --->   "%icmp_ln1651_9 = icmp_slt  i8 %select_ln65_7, i8 %select_ln65_8"   --->   Operation 311 'icmp' 'icmp_ln1651_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_9)   --->   "%xor_ln1651_9 = xor i1 %icmp_ln1651_9, i1 1"   --->   Operation 312 'xor' 'xor_ln1651_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_9 = select i1 %xor_ln1651_9, i8 %select_ln65_7, i8 %select_ln65_8" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 313 'select' 'select_ln65_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.78ns)   --->   "%icmp_ln1651_10 = icmp_slt  i8 %pool_window_V_12, i8 %pool_window_V_13"   --->   Operation 314 'icmp' 'icmp_ln1651_10' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_10)   --->   "%xor_ln1651_10 = xor i1 %icmp_ln1651_10, i1 1"   --->   Operation 315 'xor' 'xor_ln1651_10' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_10 = select i1 %xor_ln1651_10, i8 %pool_window_V_12, i8 %pool_window_V_13" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 316 'select' 'select_ln65_10' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.78ns)   --->   "%icmp_ln1651_11 = icmp_slt  i8 %pool_window_V_14, i8 %pool_window_V_20"   --->   Operation 317 'icmp' 'icmp_ln1651_11' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_11)   --->   "%xor_ln1651_11 = xor i1 %icmp_ln1651_11, i1 1"   --->   Operation 318 'xor' 'xor_ln1651_11' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_11 = select i1 %xor_ln1651_11, i8 %pool_window_V_14, i8 %pool_window_V_20" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 319 'select' 'select_ln65_11' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.78ns)   --->   "%icmp_ln1651_12 = icmp_slt  i8 %select_ln65_10, i8 %select_ln65_11"   --->   Operation 320 'icmp' 'icmp_ln1651_12' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_12)   --->   "%xor_ln1651_12 = xor i1 %icmp_ln1651_12, i1 1"   --->   Operation 321 'xor' 'xor_ln1651_12' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_12 = select i1 %xor_ln1651_12, i8 %select_ln65_10, i8 %select_ln65_11" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 322 'select' 'select_ln65_12' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.78ns)   --->   "%icmp_ln1651_13 = icmp_slt  i8 %select_ln65_9, i8 %select_ln65_12"   --->   Operation 323 'icmp' 'icmp_ln1651_13' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_13)   --->   "%xor_ln1651_13 = xor i1 %icmp_ln1651_13, i1 1"   --->   Operation 324 'xor' 'xor_ln1651_13' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_13 = select i1 %xor_ln1651_13, i8 %select_ln65_9, i8 %select_ln65_12" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 325 'select' 'select_ln65_13' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.78ns)   --->   "%icmp_ln1651_15 = icmp_slt  i8 %pool_window_V_21, i8 %pool_window_V_22"   --->   Operation 326 'icmp' 'icmp_ln1651_15' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_15)   --->   "%xor_ln1651_15 = xor i1 %icmp_ln1651_15, i1 1"   --->   Operation 327 'xor' 'xor_ln1651_15' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_15 = select i1 %xor_ln1651_15, i8 %pool_window_V_21, i8 %pool_window_V_22" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 328 'select' 'select_ln65_15' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.78ns)   --->   "%icmp_ln1651_16 = icmp_slt  i8 %pool_window_V_24, i8 %pool_window_V_19"   --->   Operation 329 'icmp' 'icmp_ln1651_16' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_16)   --->   "%xor_ln1651_16 = xor i1 %icmp_ln1651_16, i1 1"   --->   Operation 330 'xor' 'xor_ln1651_16' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_16 = select i1 %xor_ln1651_16, i8 %pool_window_V_24, i8 %pool_window_V_19" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 331 'select' 'select_ln65_16' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.78ns)   --->   "%icmp_ln1651_17 = icmp_slt  i8 %select_ln65_15, i8 %select_ln65_16"   --->   Operation 332 'icmp' 'icmp_ln1651_17' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_17)   --->   "%xor_ln1651_17 = xor i1 %icmp_ln1651_17, i1 1"   --->   Operation 333 'xor' 'xor_ln1651_17' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_17 = select i1 %xor_ln1651_17, i8 %select_ln65_15, i8 %select_ln65_16" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 334 'select' 'select_ln65_17' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.78ns)   --->   "%icmp_ln1651_18 = icmp_slt  i8 %pool_window_V_25, i8 %pool_window_V_26"   --->   Operation 335 'icmp' 'icmp_ln1651_18' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_18)   --->   "%xor_ln1651_18 = xor i1 %icmp_ln1651_18, i1 1"   --->   Operation 336 'xor' 'xor_ln1651_18' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_18 = select i1 %xor_ln1651_18, i8 %pool_window_V_25, i8 %pool_window_V_26" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 337 'select' 'select_ln65_18' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.78ns)   --->   "%icmp_ln1651_19 = icmp_slt  i8 %pool_window_V_28, i8 %pool_window_V_23"   --->   Operation 338 'icmp' 'icmp_ln1651_19' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_19)   --->   "%xor_ln1651_19 = xor i1 %icmp_ln1651_19, i1 1"   --->   Operation 339 'xor' 'xor_ln1651_19' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_19 = select i1 %xor_ln1651_19, i8 %pool_window_V_28, i8 %pool_window_V_23" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 340 'select' 'select_ln65_19' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.78ns)   --->   "%icmp_ln1651_20 = icmp_slt  i8 %select_ln65_18, i8 %select_ln65_19"   --->   Operation 341 'icmp' 'icmp_ln1651_20' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_20)   --->   "%xor_ln1651_20 = xor i1 %icmp_ln1651_20, i1 1"   --->   Operation 342 'xor' 'xor_ln1651_20' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_20 = select i1 %xor_ln1651_20, i8 %select_ln65_18, i8 %select_ln65_19" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 343 'select' 'select_ln65_20' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.78ns)   --->   "%icmp_ln1651_21 = icmp_slt  i8 %select_ln65_17, i8 %select_ln65_20"   --->   Operation 344 'icmp' 'icmp_ln1651_21' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_21)   --->   "%xor_ln1651_21 = xor i1 %icmp_ln1651_21, i1 1"   --->   Operation 345 'xor' 'xor_ln1651_21' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_21 = select i1 %xor_ln1651_21, i8 %select_ln65_17, i8 %select_ln65_20" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 346 'select' 'select_ln65_21' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.78ns)   --->   "%icmp_ln1651_22 = icmp_slt  i8 %pool_window_V_29, i8 %pool_window_V_30"   --->   Operation 347 'icmp' 'icmp_ln1651_22' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_22)   --->   "%xor_ln1651_22 = xor i1 %icmp_ln1651_22, i1 1"   --->   Operation 348 'xor' 'xor_ln1651_22' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_22 = select i1 %xor_ln1651_22, i8 %pool_window_V_29, i8 %pool_window_V_30" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 349 'select' 'select_ln65_22' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.78ns)   --->   "%icmp_ln1651_23 = icmp_slt  i8 %pool_window_V_32, i8 %pool_window_V_27"   --->   Operation 350 'icmp' 'icmp_ln1651_23' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_23)   --->   "%xor_ln1651_23 = xor i1 %icmp_ln1651_23, i1 1"   --->   Operation 351 'xor' 'xor_ln1651_23' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_23 = select i1 %xor_ln1651_23, i8 %pool_window_V_32, i8 %pool_window_V_27" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 352 'select' 'select_ln65_23' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.78ns)   --->   "%icmp_ln1651_24 = icmp_slt  i8 %select_ln65_22, i8 %select_ln65_23"   --->   Operation 353 'icmp' 'icmp_ln1651_24' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_24)   --->   "%xor_ln1651_24 = xor i1 %icmp_ln1651_24, i1 1"   --->   Operation 354 'xor' 'xor_ln1651_24' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_24 = select i1 %xor_ln1651_24, i8 %select_ln65_22, i8 %select_ln65_23" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 355 'select' 'select_ln65_24' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.78ns)   --->   "%icmp_ln1651_25 = icmp_slt  i8 %pool_window_V_34, i8 %pool_window_V_37"   --->   Operation 356 'icmp' 'icmp_ln1651_25' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_25)   --->   "%xor_ln1651_25 = xor i1 %icmp_ln1651_25, i1 1"   --->   Operation 357 'xor' 'xor_ln1651_25' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_25 = select i1 %xor_ln1651_25, i8 %pool_window_V_34, i8 %pool_window_V_37" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 358 'select' 'select_ln65_25' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.78ns)   --->   "%icmp_ln1651_26 = icmp_slt  i8 %pool_window_V_38, i8 %pool_window_V_18"   --->   Operation 359 'icmp' 'icmp_ln1651_26' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_26)   --->   "%xor_ln1651_26 = xor i1 %icmp_ln1651_26, i1 1"   --->   Operation 360 'xor' 'xor_ln1651_26' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_26 = select i1 %xor_ln1651_26, i8 %pool_window_V_38, i8 %pool_window_V_18" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 361 'select' 'select_ln65_26' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.78ns)   --->   "%icmp_ln1651_27 = icmp_slt  i8 %select_ln65_25, i8 %select_ln65_26"   --->   Operation 362 'icmp' 'icmp_ln1651_27' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_27)   --->   "%xor_ln1651_27 = xor i1 %icmp_ln1651_27, i1 1"   --->   Operation 363 'xor' 'xor_ln1651_27' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_27 = select i1 %xor_ln1651_27, i8 %select_ln65_25, i8 %select_ln65_26" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 364 'select' 'select_ln65_27' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.78ns)   --->   "%icmp_ln1651_28 = icmp_slt  i8 %select_ln65_24, i8 %select_ln65_27"   --->   Operation 365 'icmp' 'icmp_ln1651_28' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_28)   --->   "%xor_ln1651_28 = xor i1 %icmp_ln1651_28, i1 1"   --->   Operation 366 'xor' 'xor_ln1651_28' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_28 = select i1 %xor_ln1651_28, i8 %select_ln65_24, i8 %select_ln65_27" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 367 'select' 'select_ln65_28' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.78ns)   --->   "%icmp_ln1651_30 = icmp_slt  i8 %pool_window_V_40, i8 %pool_window_V_41"   --->   Operation 368 'icmp' 'icmp_ln1651_30' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_30)   --->   "%xor_ln1651_30 = xor i1 %icmp_ln1651_30, i1 1"   --->   Operation 369 'xor' 'xor_ln1651_30' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_30 = select i1 %xor_ln1651_30, i8 %pool_window_V_40, i8 %pool_window_V_41" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 370 'select' 'select_ln65_30' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.78ns)   --->   "%icmp_ln1651_31 = icmp_slt  i8 %pool_window_V_42, i8 %pool_window_V_35"   --->   Operation 371 'icmp' 'icmp_ln1651_31' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_31)   --->   "%xor_ln1651_31 = xor i1 %icmp_ln1651_31, i1 1"   --->   Operation 372 'xor' 'xor_ln1651_31' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_31 = select i1 %xor_ln1651_31, i8 %pool_window_V_42, i8 %pool_window_V_35" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 373 'select' 'select_ln65_31' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.78ns)   --->   "%icmp_ln1651_32 = icmp_slt  i8 %select_ln65_30, i8 %select_ln65_31"   --->   Operation 374 'icmp' 'icmp_ln1651_32' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_32)   --->   "%xor_ln1651_32 = xor i1 %icmp_ln1651_32, i1 1"   --->   Operation 375 'xor' 'xor_ln1651_32' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_32 = select i1 %xor_ln1651_32, i8 %select_ln65_30, i8 %select_ln65_31" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 376 'select' 'select_ln65_32' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.78ns)   --->   "%icmp_ln1651_33 = icmp_slt  i8 %pool_window_V_44, i8 %pool_window_V_45"   --->   Operation 377 'icmp' 'icmp_ln1651_33' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_33)   --->   "%xor_ln1651_33 = xor i1 %icmp_ln1651_33, i1 1"   --->   Operation 378 'xor' 'xor_ln1651_33' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_33 = select i1 %xor_ln1651_33, i8 %pool_window_V_44, i8 %pool_window_V_45" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 379 'select' 'select_ln65_33' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.78ns)   --->   "%icmp_ln1651_34 = icmp_slt  i8 %pool_window_V_46, i8 %pool_window_V_39"   --->   Operation 380 'icmp' 'icmp_ln1651_34' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_34)   --->   "%xor_ln1651_34 = xor i1 %icmp_ln1651_34, i1 1"   --->   Operation 381 'xor' 'xor_ln1651_34' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_34 = select i1 %xor_ln1651_34, i8 %pool_window_V_46, i8 %pool_window_V_39" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 382 'select' 'select_ln65_34' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.78ns)   --->   "%icmp_ln1651_35 = icmp_slt  i8 %select_ln65_33, i8 %select_ln65_34"   --->   Operation 383 'icmp' 'icmp_ln1651_35' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_35)   --->   "%xor_ln1651_35 = xor i1 %icmp_ln1651_35, i1 1"   --->   Operation 384 'xor' 'xor_ln1651_35' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_35 = select i1 %xor_ln1651_35, i8 %select_ln65_33, i8 %select_ln65_34" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 385 'select' 'select_ln65_35' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.78ns)   --->   "%icmp_ln1651_36 = icmp_slt  i8 %select_ln65_32, i8 %select_ln65_35"   --->   Operation 386 'icmp' 'icmp_ln1651_36' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_36)   --->   "%xor_ln1651_36 = xor i1 %icmp_ln1651_36, i1 1"   --->   Operation 387 'xor' 'xor_ln1651_36' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_36 = select i1 %xor_ln1651_36, i8 %select_ln65_32, i8 %select_ln65_35" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 388 'select' 'select_ln65_36' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.78ns)   --->   "%icmp_ln1651_37 = icmp_slt  i8 %pool_window_V_48, i8 %pool_window_V_49"   --->   Operation 389 'icmp' 'icmp_ln1651_37' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_37)   --->   "%xor_ln1651_37 = xor i1 %icmp_ln1651_37, i1 1"   --->   Operation 390 'xor' 'xor_ln1651_37' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_37 = select i1 %xor_ln1651_37, i8 %pool_window_V_48, i8 %pool_window_V_49" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 391 'select' 'select_ln65_37' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.78ns)   --->   "%icmp_ln1651_38 = icmp_slt  i8 %pool_window_V_50, i8 %pool_window_V_36"   --->   Operation 392 'icmp' 'icmp_ln1651_38' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_38)   --->   "%xor_ln1651_38 = xor i1 %icmp_ln1651_38, i1 1"   --->   Operation 393 'xor' 'xor_ln1651_38' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_38 = select i1 %xor_ln1651_38, i8 %pool_window_V_50, i8 %pool_window_V_36" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 394 'select' 'select_ln65_38' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.78ns)   --->   "%icmp_ln1651_39 = icmp_slt  i8 %select_ln65_37, i8 %select_ln65_38"   --->   Operation 395 'icmp' 'icmp_ln1651_39' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_39)   --->   "%xor_ln1651_39 = xor i1 %icmp_ln1651_39, i1 1"   --->   Operation 396 'xor' 'xor_ln1651_39' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_39 = select i1 %xor_ln1651_39, i8 %select_ln65_37, i8 %select_ln65_38" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 397 'select' 'select_ln65_39' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.78ns)   --->   "%icmp_ln1651_40 = icmp_slt  i8 %pool_window_V_52, i8 %pool_window_V_53"   --->   Operation 398 'icmp' 'icmp_ln1651_40' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_40)   --->   "%xor_ln1651_40 = xor i1 %icmp_ln1651_40, i1 1"   --->   Operation 399 'xor' 'xor_ln1651_40' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_40 = select i1 %xor_ln1651_40, i8 %pool_window_V_52, i8 %pool_window_V_53" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 400 'select' 'select_ln65_40' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.78ns)   --->   "%icmp_ln1651_41 = icmp_slt  i8 %pool_window_V_54, i8 %pool_window_V_15"   --->   Operation 401 'icmp' 'icmp_ln1651_41' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_41)   --->   "%xor_ln1651_41 = xor i1 %icmp_ln1651_41, i1 1"   --->   Operation 402 'xor' 'xor_ln1651_41' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_41 = select i1 %xor_ln1651_41, i8 %pool_window_V_54, i8 %pool_window_V_15" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 403 'select' 'select_ln65_41' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.78ns)   --->   "%icmp_ln1651_42 = icmp_slt  i8 %select_ln65_40, i8 %select_ln65_41"   --->   Operation 404 'icmp' 'icmp_ln1651_42' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_42)   --->   "%xor_ln1651_42 = xor i1 %icmp_ln1651_42, i1 1"   --->   Operation 405 'xor' 'xor_ln1651_42' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_42 = select i1 %xor_ln1651_42, i8 %select_ln65_40, i8 %select_ln65_41" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 406 'select' 'select_ln65_42' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.78ns)   --->   "%icmp_ln1651_43 = icmp_slt  i8 %select_ln65_39, i8 %select_ln65_42"   --->   Operation 407 'icmp' 'icmp_ln1651_43' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_43)   --->   "%xor_ln1651_43 = xor i1 %icmp_ln1651_43, i1 1"   --->   Operation 408 'xor' 'xor_ln1651_43' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_43 = select i1 %xor_ln1651_43, i8 %select_ln65_39, i8 %select_ln65_42" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 409 'select' 'select_ln65_43' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.78ns)   --->   "%icmp_ln1651_45 = icmp_slt  i8 %pool_window_V_56, i8 %pool_window_V_57"   --->   Operation 410 'icmp' 'icmp_ln1651_45' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_45)   --->   "%xor_ln1651_45 = xor i1 %icmp_ln1651_45, i1 1"   --->   Operation 411 'xor' 'xor_ln1651_45' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_45 = select i1 %xor_ln1651_45, i8 %pool_window_V_56, i8 %pool_window_V_57" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 412 'select' 'select_ln65_45' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.78ns)   --->   "%icmp_ln1651_46 = icmp_slt  i8 %pool_window_V_58, i8 %pool_window_V_51"   --->   Operation 413 'icmp' 'icmp_ln1651_46' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_46)   --->   "%xor_ln1651_46 = xor i1 %icmp_ln1651_46, i1 1"   --->   Operation 414 'xor' 'xor_ln1651_46' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_46 = select i1 %xor_ln1651_46, i8 %pool_window_V_58, i8 %pool_window_V_51" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 415 'select' 'select_ln65_46' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.78ns)   --->   "%icmp_ln1651_47 = icmp_slt  i8 %select_ln65_45, i8 %select_ln65_46"   --->   Operation 416 'icmp' 'icmp_ln1651_47' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_47)   --->   "%xor_ln1651_47 = xor i1 %icmp_ln1651_47, i1 1"   --->   Operation 417 'xor' 'xor_ln1651_47' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_47 = select i1 %xor_ln1651_47, i8 %select_ln65_45, i8 %select_ln65_46" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 418 'select' 'select_ln65_47' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.78ns)   --->   "%icmp_ln1651_48 = icmp_slt  i8 %pool_window_V_60, i8 %pool_window_V_61"   --->   Operation 419 'icmp' 'icmp_ln1651_48' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_48)   --->   "%xor_ln1651_48 = xor i1 %icmp_ln1651_48, i1 1"   --->   Operation 420 'xor' 'xor_ln1651_48' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_48 = select i1 %xor_ln1651_48, i8 %pool_window_V_60, i8 %pool_window_V_61" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 421 'select' 'select_ln65_48' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.78ns)   --->   "%icmp_ln1651_49 = icmp_slt  i8 %pool_window_V_62, i8 %pool_window_V_47"   --->   Operation 422 'icmp' 'icmp_ln1651_49' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_49)   --->   "%xor_ln1651_49 = xor i1 %icmp_ln1651_49, i1 1"   --->   Operation 423 'xor' 'xor_ln1651_49' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_49 = select i1 %xor_ln1651_49, i8 %pool_window_V_62, i8 %pool_window_V_47" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 424 'select' 'select_ln65_49' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.78ns)   --->   "%icmp_ln1651_50 = icmp_slt  i8 %select_ln65_48, i8 %select_ln65_49"   --->   Operation 425 'icmp' 'icmp_ln1651_50' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_50)   --->   "%xor_ln1651_50 = xor i1 %icmp_ln1651_50, i1 1"   --->   Operation 426 'xor' 'xor_ln1651_50' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_50 = select i1 %xor_ln1651_50, i8 %select_ln65_48, i8 %select_ln65_49" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 427 'select' 'select_ln65_50' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.78ns)   --->   "%icmp_ln1651_51 = icmp_slt  i8 %select_ln65_47, i8 %select_ln65_50"   --->   Operation 428 'icmp' 'icmp_ln1651_51' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_51)   --->   "%xor_ln1651_51 = xor i1 %icmp_ln1651_51, i1 1"   --->   Operation 429 'xor' 'xor_ln1651_51' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_51 = select i1 %xor_ln1651_51, i8 %select_ln65_47, i8 %select_ln65_50" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 430 'select' 'select_ln65_51' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.78ns)   --->   "%icmp_ln1651_52 = icmp_slt  i8 %pool_window_V_64, i8 %pool_window_V_65"   --->   Operation 431 'icmp' 'icmp_ln1651_52' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_52)   --->   "%xor_ln1651_52 = xor i1 %icmp_ln1651_52, i1 1"   --->   Operation 432 'xor' 'xor_ln1651_52' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_52 = select i1 %xor_ln1651_52, i8 %pool_window_V_64, i8 %pool_window_V_65" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 433 'select' 'select_ln65_52' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.78ns)   --->   "%icmp_ln1651_53 = icmp_slt  i8 %pool_window_V_66, i8 %pool_window_V_43"   --->   Operation 434 'icmp' 'icmp_ln1651_53' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_53)   --->   "%xor_ln1651_53 = xor i1 %icmp_ln1651_53, i1 1"   --->   Operation 435 'xor' 'xor_ln1651_53' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_53 = select i1 %xor_ln1651_53, i8 %pool_window_V_66, i8 %pool_window_V_43" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 436 'select' 'select_ln65_53' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.78ns)   --->   "%icmp_ln1651_54 = icmp_slt  i8 %select_ln65_52, i8 %select_ln65_53"   --->   Operation 437 'icmp' 'icmp_ln1651_54' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_54)   --->   "%xor_ln1651_54 = xor i1 %icmp_ln1651_54, i1 1"   --->   Operation 438 'xor' 'xor_ln1651_54' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_54 = select i1 %xor_ln1651_54, i8 %select_ln65_52, i8 %select_ln65_53" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 439 'select' 'select_ln65_54' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (0.78ns)   --->   "%icmp_ln1651_55 = icmp_slt  i8 %pool_window_V_68, i8 %pool_window_V_69"   --->   Operation 440 'icmp' 'icmp_ln1651_55' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_55)   --->   "%xor_ln1651_55 = xor i1 %icmp_ln1651_55, i1 1"   --->   Operation 441 'xor' 'xor_ln1651_55' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_55 = select i1 %xor_ln1651_55, i8 %pool_window_V_68, i8 %pool_window_V_69" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 442 'select' 'select_ln65_55' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.78ns)   --->   "%icmp_ln1651_56 = icmp_slt  i8 %pool_window_V_70, i8 %pool_window_V_16"   --->   Operation 443 'icmp' 'icmp_ln1651_56' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_56)   --->   "%xor_ln1651_56 = xor i1 %icmp_ln1651_56, i1 1"   --->   Operation 444 'xor' 'xor_ln1651_56' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_56 = select i1 %xor_ln1651_56, i8 %pool_window_V_70, i8 %pool_window_V_16" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 445 'select' 'select_ln65_56' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.78ns)   --->   "%icmp_ln1651_57 = icmp_slt  i8 %select_ln65_55, i8 %select_ln65_56"   --->   Operation 446 'icmp' 'icmp_ln1651_57' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_57)   --->   "%xor_ln1651_57 = xor i1 %icmp_ln1651_57, i1 1"   --->   Operation 447 'xor' 'xor_ln1651_57' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_57 = select i1 %xor_ln1651_57, i8 %select_ln65_55, i8 %select_ln65_56" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 448 'select' 'select_ln65_57' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.78ns)   --->   "%icmp_ln1651_58 = icmp_slt  i8 %select_ln65_54, i8 %select_ln65_57"   --->   Operation 449 'icmp' 'icmp_ln1651_58' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_58)   --->   "%xor_ln1651_58 = xor i1 %icmp_ln1651_58, i1 1"   --->   Operation 450 'xor' 'xor_ln1651_58' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_58 = select i1 %xor_ln1651_58, i8 %select_ln65_54, i8 %select_ln65_57" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 451 'select' 'select_ln65_58' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (0.78ns)   --->   "%icmp_ln1651_60 = icmp_slt  i8 %pool_window_V_72, i8 %pool_window_V_73"   --->   Operation 452 'icmp' 'icmp_ln1651_60' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_60)   --->   "%xor_ln1651_60 = xor i1 %icmp_ln1651_60, i1 1"   --->   Operation 453 'xor' 'xor_ln1651_60' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_60 = select i1 %xor_ln1651_60, i8 %pool_window_V_72, i8 %pool_window_V_73" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 454 'select' 'select_ln65_60' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.78ns)   --->   "%icmp_ln1651_61 = icmp_slt  i8 %pool_window_V_74, i8 %pool_window_V_63"   --->   Operation 455 'icmp' 'icmp_ln1651_61' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_61)   --->   "%xor_ln1651_61 = xor i1 %icmp_ln1651_61, i1 1"   --->   Operation 456 'xor' 'xor_ln1651_61' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_61 = select i1 %xor_ln1651_61, i8 %pool_window_V_74, i8 %pool_window_V_63" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 457 'select' 'select_ln65_61' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.78ns)   --->   "%icmp_ln1651_62 = icmp_slt  i8 %select_ln65_60, i8 %select_ln65_61"   --->   Operation 458 'icmp' 'icmp_ln1651_62' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_62)   --->   "%xor_ln1651_62 = xor i1 %icmp_ln1651_62, i1 1"   --->   Operation 459 'xor' 'xor_ln1651_62' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_62 = select i1 %xor_ln1651_62, i8 %select_ln65_60, i8 %select_ln65_61" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 460 'select' 'select_ln65_62' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.78ns)   --->   "%icmp_ln1651_63 = icmp_slt  i8 %pool_window_V_76, i8 %pool_window_V_77"   --->   Operation 461 'icmp' 'icmp_ln1651_63' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_63)   --->   "%xor_ln1651_63 = xor i1 %icmp_ln1651_63, i1 1"   --->   Operation 462 'xor' 'xor_ln1651_63' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_63 = select i1 %xor_ln1651_63, i8 %pool_window_V_76, i8 %pool_window_V_77" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 463 'select' 'select_ln65_63' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.78ns)   --->   "%icmp_ln1651_64 = icmp_slt  i8 %pool_window_V_78, i8 %pool_window_V_59"   --->   Operation 464 'icmp' 'icmp_ln1651_64' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_64)   --->   "%xor_ln1651_64 = xor i1 %icmp_ln1651_64, i1 1"   --->   Operation 465 'xor' 'xor_ln1651_64' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_64 = select i1 %xor_ln1651_64, i8 %pool_window_V_78, i8 %pool_window_V_59" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 466 'select' 'select_ln65_64' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.78ns)   --->   "%icmp_ln1651_65 = icmp_slt  i8 %select_ln65_63, i8 %select_ln65_64"   --->   Operation 467 'icmp' 'icmp_ln1651_65' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_65)   --->   "%xor_ln1651_65 = xor i1 %icmp_ln1651_65, i1 1"   --->   Operation 468 'xor' 'xor_ln1651_65' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_65 = select i1 %xor_ln1651_65, i8 %select_ln65_63, i8 %select_ln65_64" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 469 'select' 'select_ln65_65' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.78ns)   --->   "%icmp_ln1651_66 = icmp_slt  i8 %select_ln65_62, i8 %select_ln65_65"   --->   Operation 470 'icmp' 'icmp_ln1651_66' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_66)   --->   "%xor_ln1651_66 = xor i1 %icmp_ln1651_66, i1 1"   --->   Operation 471 'xor' 'xor_ln1651_66' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_66 = select i1 %xor_ln1651_66, i8 %select_ln65_62, i8 %select_ln65_65" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 472 'select' 'select_ln65_66' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.78ns)   --->   "%icmp_ln1651_67 = icmp_slt  i8 %pool_window_V_80, i8 %pool_window_V_81"   --->   Operation 473 'icmp' 'icmp_ln1651_67' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_67)   --->   "%xor_ln1651_67 = xor i1 %icmp_ln1651_67, i1 1"   --->   Operation 474 'xor' 'xor_ln1651_67' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_67 = select i1 %xor_ln1651_67, i8 %pool_window_V_80, i8 %pool_window_V_81" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 475 'select' 'select_ln65_67' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.78ns)   --->   "%icmp_ln1651_68 = icmp_slt  i8 %pool_window_V_82, i8 %pool_window_V_55"   --->   Operation 476 'icmp' 'icmp_ln1651_68' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_68)   --->   "%xor_ln1651_68 = xor i1 %icmp_ln1651_68, i1 1"   --->   Operation 477 'xor' 'xor_ln1651_68' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_68 = select i1 %xor_ln1651_68, i8 %pool_window_V_82, i8 %pool_window_V_55" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 478 'select' 'select_ln65_68' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.78ns)   --->   "%icmp_ln1651_69 = icmp_slt  i8 %select_ln65_67, i8 %select_ln65_68"   --->   Operation 479 'icmp' 'icmp_ln1651_69' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_69)   --->   "%xor_ln1651_69 = xor i1 %icmp_ln1651_69, i1 1"   --->   Operation 480 'xor' 'xor_ln1651_69' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_69 = select i1 %xor_ln1651_69, i8 %select_ln65_67, i8 %select_ln65_68" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 481 'select' 'select_ln65_69' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.78ns)   --->   "%icmp_ln1651_70 = icmp_slt  i8 %pool_window_V_84, i8 %pool_window_V_85"   --->   Operation 482 'icmp' 'icmp_ln1651_70' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_70)   --->   "%xor_ln1651_70 = xor i1 %icmp_ln1651_70, i1 1"   --->   Operation 483 'xor' 'xor_ln1651_70' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_70 = select i1 %xor_ln1651_70, i8 %pool_window_V_84, i8 %pool_window_V_85" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 484 'select' 'select_ln65_70' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.78ns)   --->   "%icmp_ln1651_71 = icmp_slt  i8 %pool_window_V_86, i8 %pool_window_V_31"   --->   Operation 485 'icmp' 'icmp_ln1651_71' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_71)   --->   "%xor_ln1651_71 = xor i1 %icmp_ln1651_71, i1 1"   --->   Operation 486 'xor' 'xor_ln1651_71' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_71 = select i1 %xor_ln1651_71, i8 %pool_window_V_86, i8 %pool_window_V_31" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 487 'select' 'select_ln65_71' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.78ns)   --->   "%icmp_ln1651_72 = icmp_slt  i8 %select_ln65_70, i8 %select_ln65_71"   --->   Operation 488 'icmp' 'icmp_ln1651_72' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_72)   --->   "%xor_ln1651_72 = xor i1 %icmp_ln1651_72, i1 1"   --->   Operation 489 'xor' 'xor_ln1651_72' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_72 = select i1 %xor_ln1651_72, i8 %select_ln65_70, i8 %select_ln65_71" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 490 'select' 'select_ln65_72' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.78ns)   --->   "%icmp_ln1651_73 = icmp_slt  i8 %select_ln65_69, i8 %select_ln65_72"   --->   Operation 491 'icmp' 'icmp_ln1651_73' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_73)   --->   "%xor_ln1651_73 = xor i1 %icmp_ln1651_73, i1 1"   --->   Operation 492 'xor' 'xor_ln1651_73' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_73 = select i1 %xor_ln1651_73, i8 %select_ln65_69, i8 %select_ln65_72" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 493 'select' 'select_ln65_73' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.78ns)   --->   "%icmp_ln1651_75 = icmp_slt  i8 %pool_window_V_88, i8 %pool_window_V_89"   --->   Operation 494 'icmp' 'icmp_ln1651_75' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_75)   --->   "%xor_ln1651_75 = xor i1 %icmp_ln1651_75, i1 1"   --->   Operation 495 'xor' 'xor_ln1651_75' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_75 = select i1 %xor_ln1651_75, i8 %pool_window_V_88, i8 %pool_window_V_89" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 496 'select' 'select_ln65_75' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.78ns)   --->   "%icmp_ln1651_76 = icmp_slt  i8 %pool_window_V_90, i8 %pool_window_V_75"   --->   Operation 497 'icmp' 'icmp_ln1651_76' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_76)   --->   "%xor_ln1651_76 = xor i1 %icmp_ln1651_76, i1 1"   --->   Operation 498 'xor' 'xor_ln1651_76' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_76 = select i1 %xor_ln1651_76, i8 %pool_window_V_90, i8 %pool_window_V_75" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 499 'select' 'select_ln65_76' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.78ns)   --->   "%icmp_ln1651_77 = icmp_slt  i8 %select_ln65_75, i8 %select_ln65_76"   --->   Operation 500 'icmp' 'icmp_ln1651_77' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_77)   --->   "%xor_ln1651_77 = xor i1 %icmp_ln1651_77, i1 1"   --->   Operation 501 'xor' 'xor_ln1651_77' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_77 = select i1 %xor_ln1651_77, i8 %select_ln65_75, i8 %select_ln65_76" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 502 'select' 'select_ln65_77' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.78ns)   --->   "%icmp_ln1651_78 = icmp_slt  i8 %pool_window_V_92, i8 %pool_window_V_93"   --->   Operation 503 'icmp' 'icmp_ln1651_78' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_78)   --->   "%xor_ln1651_78 = xor i1 %icmp_ln1651_78, i1 1"   --->   Operation 504 'xor' 'xor_ln1651_78' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_78 = select i1 %xor_ln1651_78, i8 %pool_window_V_92, i8 %pool_window_V_93" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 505 'select' 'select_ln65_78' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.78ns)   --->   "%icmp_ln1651_79 = icmp_slt  i8 %pool_window_V_94, i8 %pool_window_V_71"   --->   Operation 506 'icmp' 'icmp_ln1651_79' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_79)   --->   "%xor_ln1651_79 = xor i1 %icmp_ln1651_79, i1 1"   --->   Operation 507 'xor' 'xor_ln1651_79' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_79 = select i1 %xor_ln1651_79, i8 %pool_window_V_94, i8 %pool_window_V_71" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 508 'select' 'select_ln65_79' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (0.78ns)   --->   "%icmp_ln1651_80 = icmp_slt  i8 %select_ln65_78, i8 %select_ln65_79"   --->   Operation 509 'icmp' 'icmp_ln1651_80' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_80)   --->   "%xor_ln1651_80 = xor i1 %icmp_ln1651_80, i1 1"   --->   Operation 510 'xor' 'xor_ln1651_80' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_80 = select i1 %xor_ln1651_80, i8 %select_ln65_78, i8 %select_ln65_79" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 511 'select' 'select_ln65_80' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.78ns)   --->   "%icmp_ln1651_81 = icmp_slt  i8 %select_ln65_77, i8 %select_ln65_80"   --->   Operation 512 'icmp' 'icmp_ln1651_81' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_81)   --->   "%xor_ln1651_81 = xor i1 %icmp_ln1651_81, i1 1"   --->   Operation 513 'xor' 'xor_ln1651_81' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_81 = select i1 %xor_ln1651_81, i8 %select_ln65_77, i8 %select_ln65_80" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 514 'select' 'select_ln65_81' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.78ns)   --->   "%icmp_ln1651_82 = icmp_slt  i8 %pool_window_V_96, i8 %pool_window_V_97"   --->   Operation 515 'icmp' 'icmp_ln1651_82' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_82)   --->   "%xor_ln1651_82 = xor i1 %icmp_ln1651_82, i1 1"   --->   Operation 516 'xor' 'xor_ln1651_82' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_82 = select i1 %xor_ln1651_82, i8 %pool_window_V_96, i8 %pool_window_V_97" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 517 'select' 'select_ln65_82' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.78ns)   --->   "%icmp_ln1651_83 = icmp_slt  i8 %pool_window_V_98, i8 %pool_window_V_67"   --->   Operation 518 'icmp' 'icmp_ln1651_83' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_83)   --->   "%xor_ln1651_83 = xor i1 %icmp_ln1651_83, i1 1"   --->   Operation 519 'xor' 'xor_ln1651_83' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_83 = select i1 %xor_ln1651_83, i8 %pool_window_V_98, i8 %pool_window_V_67" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 520 'select' 'select_ln65_83' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.78ns)   --->   "%icmp_ln1651_84 = icmp_slt  i8 %select_ln65_82, i8 %select_ln65_83"   --->   Operation 521 'icmp' 'icmp_ln1651_84' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_84)   --->   "%xor_ln1651_84 = xor i1 %icmp_ln1651_84, i1 1"   --->   Operation 522 'xor' 'xor_ln1651_84' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_84 = select i1 %xor_ln1651_84, i8 %select_ln65_82, i8 %select_ln65_83" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 523 'select' 'select_ln65_84' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 524 [1/1] (0.78ns)   --->   "%icmp_ln1651_85 = icmp_slt  i8 %pool_window_V_100, i8 %pool_window_V_101"   --->   Operation 524 'icmp' 'icmp_ln1651_85' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_85)   --->   "%xor_ln1651_85 = xor i1 %icmp_ln1651_85, i1 1"   --->   Operation 525 'xor' 'xor_ln1651_85' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_85 = select i1 %xor_ln1651_85, i8 %pool_window_V_100, i8 %pool_window_V_101" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 526 'select' 'select_ln65_85' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.78ns)   --->   "%icmp_ln1651_86 = icmp_slt  i8 %pool_window_V_102, i8 %pool_window_V_33"   --->   Operation 527 'icmp' 'icmp_ln1651_86' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_86)   --->   "%xor_ln1651_86 = xor i1 %icmp_ln1651_86, i1 1"   --->   Operation 528 'xor' 'xor_ln1651_86' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_86 = select i1 %xor_ln1651_86, i8 %pool_window_V_102, i8 %pool_window_V_33" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 529 'select' 'select_ln65_86' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.78ns)   --->   "%icmp_ln1651_87 = icmp_slt  i8 %select_ln65_85, i8 %select_ln65_86"   --->   Operation 530 'icmp' 'icmp_ln1651_87' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_87)   --->   "%xor_ln1651_87 = xor i1 %icmp_ln1651_87, i1 1"   --->   Operation 531 'xor' 'xor_ln1651_87' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_87 = select i1 %xor_ln1651_87, i8 %select_ln65_85, i8 %select_ln65_86" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 532 'select' 'select_ln65_87' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (0.78ns)   --->   "%icmp_ln1651_88 = icmp_slt  i8 %select_ln65_84, i8 %select_ln65_87"   --->   Operation 533 'icmp' 'icmp_ln1651_88' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_88)   --->   "%xor_ln1651_88 = xor i1 %icmp_ln1651_88, i1 1"   --->   Operation 534 'xor' 'xor_ln1651_88' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_88 = select i1 %xor_ln1651_88, i8 %select_ln65_84, i8 %select_ln65_87" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 535 'select' 'select_ln65_88' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.78ns)   --->   "%icmp_ln1651_90 = icmp_slt  i8 %pool_window_V_103, i8 %pool_window_V_104"   --->   Operation 536 'icmp' 'icmp_ln1651_90' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_90)   --->   "%xor_ln1651_90 = xor i1 %icmp_ln1651_90, i1 1"   --->   Operation 537 'xor' 'xor_ln1651_90' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_90 = select i1 %xor_ln1651_90, i8 %pool_window_V_103, i8 %pool_window_V_104" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 538 'select' 'select_ln65_90' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.78ns)   --->   "%icmp_ln1651_91 = icmp_slt  i8 %pool_window_V_105, i8 %pool_window_V_87"   --->   Operation 539 'icmp' 'icmp_ln1651_91' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_91)   --->   "%xor_ln1651_91 = xor i1 %icmp_ln1651_91, i1 1"   --->   Operation 540 'xor' 'xor_ln1651_91' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 541 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_91 = select i1 %xor_ln1651_91, i8 %pool_window_V_105, i8 %pool_window_V_87" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 541 'select' 'select_ln65_91' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.78ns)   --->   "%icmp_ln1651_92 = icmp_slt  i8 %select_ln65_90, i8 %select_ln65_91"   --->   Operation 542 'icmp' 'icmp_ln1651_92' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_92)   --->   "%xor_ln1651_92 = xor i1 %icmp_ln1651_92, i1 1"   --->   Operation 543 'xor' 'xor_ln1651_92' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 544 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_92 = select i1 %xor_ln1651_92, i8 %select_ln65_90, i8 %select_ln65_91" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 544 'select' 'select_ln65_92' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (0.78ns)   --->   "%icmp_ln1651_93 = icmp_slt  i8 %pool_window_V_106, i8 %pool_window_V_107"   --->   Operation 545 'icmp' 'icmp_ln1651_93' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_93)   --->   "%xor_ln1651_93 = xor i1 %icmp_ln1651_93, i1 1"   --->   Operation 546 'xor' 'xor_ln1651_93' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_93 = select i1 %xor_ln1651_93, i8 %pool_window_V_106, i8 %pool_window_V_107" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 547 'select' 'select_ln65_93' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.78ns)   --->   "%icmp_ln1651_94 = icmp_slt  i8 %pool_window_V_108, i8 %pool_window_V_83"   --->   Operation 548 'icmp' 'icmp_ln1651_94' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_94)   --->   "%xor_ln1651_94 = xor i1 %icmp_ln1651_94, i1 1"   --->   Operation 549 'xor' 'xor_ln1651_94' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_94 = select i1 %xor_ln1651_94, i8 %pool_window_V_108, i8 %pool_window_V_83" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 550 'select' 'select_ln65_94' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.78ns)   --->   "%icmp_ln1651_95 = icmp_slt  i8 %select_ln65_93, i8 %select_ln65_94"   --->   Operation 551 'icmp' 'icmp_ln1651_95' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_95)   --->   "%xor_ln1651_95 = xor i1 %icmp_ln1651_95, i1 1"   --->   Operation 552 'xor' 'xor_ln1651_95' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 553 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_95 = select i1 %xor_ln1651_95, i8 %select_ln65_93, i8 %select_ln65_94" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 553 'select' 'select_ln65_95' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 554 [1/1] (0.78ns)   --->   "%icmp_ln1651_96 = icmp_slt  i8 %select_ln65_92, i8 %select_ln65_95"   --->   Operation 554 'icmp' 'icmp_ln1651_96' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_96)   --->   "%xor_ln1651_96 = xor i1 %icmp_ln1651_96, i1 1"   --->   Operation 555 'xor' 'xor_ln1651_96' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_96 = select i1 %xor_ln1651_96, i8 %select_ln65_92, i8 %select_ln65_95" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 556 'select' 'select_ln65_96' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 557 [1/1] (0.78ns)   --->   "%icmp_ln1651_97 = icmp_slt  i8 %pool_window_V_109, i8 %pool_window_V_110"   --->   Operation 557 'icmp' 'icmp_ln1651_97' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_97)   --->   "%xor_ln1651_97 = xor i1 %icmp_ln1651_97, i1 1"   --->   Operation 558 'xor' 'xor_ln1651_97' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_97 = select i1 %xor_ln1651_97, i8 %pool_window_V_109, i8 %pool_window_V_110" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 559 'select' 'select_ln65_97' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 560 [1/1] (0.78ns)   --->   "%icmp_ln1651_98 = icmp_slt  i8 %pool_window_V_111, i8 %pool_window_V_79"   --->   Operation 560 'icmp' 'icmp_ln1651_98' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_98)   --->   "%xor_ln1651_98 = xor i1 %icmp_ln1651_98, i1 1"   --->   Operation 561 'xor' 'xor_ln1651_98' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_98 = select i1 %xor_ln1651_98, i8 %pool_window_V_111, i8 %pool_window_V_79" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 562 'select' 'select_ln65_98' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.78ns)   --->   "%icmp_ln1651_99 = icmp_slt  i8 %select_ln65_97, i8 %select_ln65_98"   --->   Operation 563 'icmp' 'icmp_ln1651_99' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_99)   --->   "%xor_ln1651_99 = xor i1 %icmp_ln1651_99, i1 1"   --->   Operation 564 'xor' 'xor_ln1651_99' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 565 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_99 = select i1 %xor_ln1651_99, i8 %select_ln65_97, i8 %select_ln65_98" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 565 'select' 'select_ln65_99' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.78ns)   --->   "%icmp_ln1651_100 = icmp_slt  i8 %pool_window_V_112, i8 %pool_window_V_113"   --->   Operation 566 'icmp' 'icmp_ln1651_100' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_100)   --->   "%xor_ln1651_100 = xor i1 %icmp_ln1651_100, i1 1"   --->   Operation 567 'xor' 'xor_ln1651_100' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_100 = select i1 %xor_ln1651_100, i8 %pool_window_V_112, i8 %pool_window_V_113" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 568 'select' 'select_ln65_100' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 569 [1/1] (0.78ns)   --->   "%icmp_ln1651_101 = icmp_slt  i8 %pool_window_V_114, i8 %pool_window_V_115"   --->   Operation 569 'icmp' 'icmp_ln1651_101' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_101)   --->   "%xor_ln1651_101 = xor i1 %icmp_ln1651_101, i1 1"   --->   Operation 570 'xor' 'xor_ln1651_101' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_101 = select i1 %xor_ln1651_101, i8 %pool_window_V_114, i8 %pool_window_V_115" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 571 'select' 'select_ln65_101' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (0.78ns)   --->   "%icmp_ln1651_102 = icmp_slt  i8 %select_ln65_100, i8 %select_ln65_101"   --->   Operation 572 'icmp' 'icmp_ln1651_102' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_102)   --->   "%xor_ln1651_102 = xor i1 %icmp_ln1651_102, i1 1"   --->   Operation 573 'xor' 'xor_ln1651_102' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 574 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_102 = select i1 %xor_ln1651_102, i8 %select_ln65_100, i8 %select_ln65_101" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 574 'select' 'select_ln65_102' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (0.78ns)   --->   "%icmp_ln1651_103 = icmp_slt  i8 %select_ln65_99, i8 %select_ln65_102"   --->   Operation 575 'icmp' 'icmp_ln1651_103' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_103)   --->   "%xor_ln1651_103 = xor i1 %icmp_ln1651_103, i1 1"   --->   Operation 576 'xor' 'xor_ln1651_103' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 577 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_103 = select i1 %xor_ln1651_103, i8 %select_ln65_99, i8 %select_ln65_102" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 577 'select' 'select_ln65_103' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 578 [1/1] (0.78ns)   --->   "%icmp_ln1651_105 = icmp_slt  i8 %pool_window_V_116, i8 %pool_window_V_117"   --->   Operation 578 'icmp' 'icmp_ln1651_105' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_105)   --->   "%xor_ln1651_105 = xor i1 %icmp_ln1651_105, i1 1"   --->   Operation 579 'xor' 'xor_ln1651_105' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 580 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_105 = select i1 %xor_ln1651_105, i8 %pool_window_V_116, i8 %pool_window_V_117" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 580 'select' 'select_ln65_105' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 581 [1/1] (0.78ns)   --->   "%icmp_ln1651_106 = icmp_slt  i8 %pool_window_V_118, i8 %pool_window_V_99"   --->   Operation 581 'icmp' 'icmp_ln1651_106' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_106)   --->   "%xor_ln1651_106 = xor i1 %icmp_ln1651_106, i1 1"   --->   Operation 582 'xor' 'xor_ln1651_106' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 583 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_106 = select i1 %xor_ln1651_106, i8 %pool_window_V_118, i8 %pool_window_V_99" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 583 'select' 'select_ln65_106' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 584 [1/1] (0.78ns)   --->   "%icmp_ln1651_107 = icmp_slt  i8 %select_ln65_105, i8 %select_ln65_106"   --->   Operation 584 'icmp' 'icmp_ln1651_107' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_107)   --->   "%xor_ln1651_107 = xor i1 %icmp_ln1651_107, i1 1"   --->   Operation 585 'xor' 'xor_ln1651_107' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 586 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_107 = select i1 %xor_ln1651_107, i8 %select_ln65_105, i8 %select_ln65_106" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 586 'select' 'select_ln65_107' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (0.78ns)   --->   "%icmp_ln1651_108 = icmp_slt  i8 %pool_window_V_119, i8 %pool_window_V_120"   --->   Operation 587 'icmp' 'icmp_ln1651_108' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_108)   --->   "%xor_ln1651_108 = xor i1 %icmp_ln1651_108, i1 1"   --->   Operation 588 'xor' 'xor_ln1651_108' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 589 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_108 = select i1 %xor_ln1651_108, i8 %pool_window_V_119, i8 %pool_window_V_120" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 589 'select' 'select_ln65_108' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (0.78ns)   --->   "%icmp_ln1651_109 = icmp_slt  i8 %pool_window_V_121, i8 %pool_window_V_95"   --->   Operation 590 'icmp' 'icmp_ln1651_109' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_109)   --->   "%xor_ln1651_109 = xor i1 %icmp_ln1651_109, i1 1"   --->   Operation 591 'xor' 'xor_ln1651_109' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 592 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_109 = select i1 %xor_ln1651_109, i8 %pool_window_V_121, i8 %pool_window_V_95" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 592 'select' 'select_ln65_109' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 593 [1/1] (0.78ns)   --->   "%icmp_ln1651_110 = icmp_slt  i8 %select_ln65_108, i8 %select_ln65_109"   --->   Operation 593 'icmp' 'icmp_ln1651_110' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_110)   --->   "%xor_ln1651_110 = xor i1 %icmp_ln1651_110, i1 1"   --->   Operation 594 'xor' 'xor_ln1651_110' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_110 = select i1 %xor_ln1651_110, i8 %select_ln65_108, i8 %select_ln65_109" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 595 'select' 'select_ln65_110' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.78ns)   --->   "%icmp_ln1651_111 = icmp_slt  i8 %select_ln65_107, i8 %select_ln65_110"   --->   Operation 596 'icmp' 'icmp_ln1651_111' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_111)   --->   "%xor_ln1651_111 = xor i1 %icmp_ln1651_111, i1 1"   --->   Operation 597 'xor' 'xor_ln1651_111' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_111 = select i1 %xor_ln1651_111, i8 %select_ln65_107, i8 %select_ln65_110" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 598 'select' 'select_ln65_111' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.78ns)   --->   "%icmp_ln1651_112 = icmp_slt  i8 %pool_window_V_122, i8 %pool_window_V_123"   --->   Operation 599 'icmp' 'icmp_ln1651_112' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_112)   --->   "%xor_ln1651_112 = xor i1 %icmp_ln1651_112, i1 1"   --->   Operation 600 'xor' 'xor_ln1651_112' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_112 = select i1 %xor_ln1651_112, i8 %pool_window_V_122, i8 %pool_window_V_123" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 601 'select' 'select_ln65_112' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 602 [1/1] (0.78ns)   --->   "%icmp_ln1651_113 = icmp_slt  i8 %pool_window_V_124, i8 %pool_window_V_91"   --->   Operation 602 'icmp' 'icmp_ln1651_113' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_113)   --->   "%xor_ln1651_113 = xor i1 %icmp_ln1651_113, i1 1"   --->   Operation 603 'xor' 'xor_ln1651_113' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 604 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_113 = select i1 %xor_ln1651_113, i8 %pool_window_V_124, i8 %pool_window_V_91" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 604 'select' 'select_ln65_113' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 605 [1/1] (0.78ns)   --->   "%icmp_ln1651_114 = icmp_slt  i8 %select_ln65_112, i8 %select_ln65_113"   --->   Operation 605 'icmp' 'icmp_ln1651_114' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_114)   --->   "%xor_ln1651_114 = xor i1 %icmp_ln1651_114, i1 1"   --->   Operation 606 'xor' 'xor_ln1651_114' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_114 = select i1 %xor_ln1651_114, i8 %select_ln65_112, i8 %select_ln65_113" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 607 'select' 'select_ln65_114' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 608 [1/1] (0.78ns)   --->   "%icmp_ln1651_115 = icmp_slt  i8 %pool_window_V_125, i8 %pool_window_V_126"   --->   Operation 608 'icmp' 'icmp_ln1651_115' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_115)   --->   "%xor_ln1651_115 = xor i1 %icmp_ln1651_115, i1 1"   --->   Operation 609 'xor' 'xor_ln1651_115' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_115 = select i1 %xor_ln1651_115, i8 %pool_window_V_125, i8 %pool_window_V_126" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 610 'select' 'select_ln65_115' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.78ns)   --->   "%icmp_ln1651_116 = icmp_slt  i8 %pool_window_V_127, i8 %pool_window_V_17"   --->   Operation 611 'icmp' 'icmp_ln1651_116' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_116)   --->   "%xor_ln1651_116 = xor i1 %icmp_ln1651_116, i1 1"   --->   Operation 612 'xor' 'xor_ln1651_116' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_116 = select i1 %xor_ln1651_116, i8 %pool_window_V_127, i8 %pool_window_V_17" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 613 'select' 'select_ln65_116' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.78ns)   --->   "%icmp_ln1651_117 = icmp_slt  i8 %select_ln65_115, i8 %select_ln65_116"   --->   Operation 614 'icmp' 'icmp_ln1651_117' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_117)   --->   "%xor_ln1651_117 = xor i1 %icmp_ln1651_117, i1 1"   --->   Operation 615 'xor' 'xor_ln1651_117' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_117 = select i1 %xor_ln1651_117, i8 %select_ln65_115, i8 %select_ln65_116" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 616 'select' 'select_ln65_117' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.78ns)   --->   "%icmp_ln1651_118 = icmp_slt  i8 %select_ln65_114, i8 %select_ln65_117"   --->   Operation 617 'icmp' 'icmp_ln1651_118' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_118)   --->   "%xor_ln1651_118 = xor i1 %icmp_ln1651_118, i1 1"   --->   Operation 618 'xor' 'xor_ln1651_118' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_118 = select i1 %xor_ln1651_118, i8 %select_ln65_114, i8 %select_ln65_117" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 619 'select' 'select_ln65_118' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 647 'ret' 'ret_ln118' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.30>
ST_4 : Operation 620 [1/1] (0.78ns)   --->   "%icmp_ln1651_14 = icmp_slt  i8 %select_ln65_6, i8 %select_ln65_13"   --->   Operation 620 'icmp' 'icmp_ln1651_14' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data)   --->   "%xor_ln1651_14 = xor i1 %icmp_ln1651_14, i1 1"   --->   Operation 621 'xor' 'xor_ln1651_14' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 622 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data = select i1 %xor_ln1651_14, i8 %select_ln65_6, i8 %select_ln65_13" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 622 'select' 'res_pack_data' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 623 [1/1] (0.78ns)   --->   "%icmp_ln1651_29 = icmp_slt  i8 %select_ln65_21, i8 %select_ln65_28"   --->   Operation 623 'icmp' 'icmp_ln1651_29' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_1)   --->   "%xor_ln1651_29 = xor i1 %icmp_ln1651_29, i1 1"   --->   Operation 624 'xor' 'xor_ln1651_29' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 625 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_1 = select i1 %xor_ln1651_29, i8 %select_ln65_21, i8 %select_ln65_28" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 625 'select' 'res_pack_data_1' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 626 [1/1] (0.78ns)   --->   "%icmp_ln1651_44 = icmp_slt  i8 %select_ln65_36, i8 %select_ln65_43"   --->   Operation 626 'icmp' 'icmp_ln1651_44' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_2)   --->   "%xor_ln1651_44 = xor i1 %icmp_ln1651_44, i1 1"   --->   Operation 627 'xor' 'xor_ln1651_44' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 628 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_2 = select i1 %xor_ln1651_44, i8 %select_ln65_36, i8 %select_ln65_43" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 628 'select' 'res_pack_data_2' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 629 [1/1] (0.78ns)   --->   "%icmp_ln1651_59 = icmp_slt  i8 %select_ln65_51, i8 %select_ln65_58"   --->   Operation 629 'icmp' 'icmp_ln1651_59' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_3)   --->   "%xor_ln1651_59 = xor i1 %icmp_ln1651_59, i1 1"   --->   Operation 630 'xor' 'xor_ln1651_59' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 631 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_3 = select i1 %xor_ln1651_59, i8 %select_ln65_51, i8 %select_ln65_58" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 631 'select' 'res_pack_data_3' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 632 [1/1] (0.78ns)   --->   "%icmp_ln1651_74 = icmp_slt  i8 %select_ln65_66, i8 %select_ln65_73"   --->   Operation 632 'icmp' 'icmp_ln1651_74' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_4)   --->   "%xor_ln1651_74 = xor i1 %icmp_ln1651_74, i1 1"   --->   Operation 633 'xor' 'xor_ln1651_74' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 634 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_4 = select i1 %xor_ln1651_74, i8 %select_ln65_66, i8 %select_ln65_73" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 634 'select' 'res_pack_data_4' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 635 [1/1] (0.78ns)   --->   "%icmp_ln1651_89 = icmp_slt  i8 %select_ln65_81, i8 %select_ln65_88"   --->   Operation 635 'icmp' 'icmp_ln1651_89' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_5)   --->   "%xor_ln1651_89 = xor i1 %icmp_ln1651_89, i1 1"   --->   Operation 636 'xor' 'xor_ln1651_89' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 637 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_5 = select i1 %xor_ln1651_89, i8 %select_ln65_81, i8 %select_ln65_88" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 637 'select' 'res_pack_data_5' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 638 [1/1] (0.78ns)   --->   "%icmp_ln1651_104 = icmp_slt  i8 %select_ln65_96, i8 %select_ln65_103"   --->   Operation 638 'icmp' 'icmp_ln1651_104' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_6)   --->   "%xor_ln1651_104 = xor i1 %icmp_ln1651_104, i1 1"   --->   Operation 639 'xor' 'xor_ln1651_104' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 640 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_6 = select i1 %xor_ln1651_104, i8 %select_ln65_96, i8 %select_ln65_103" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 640 'select' 'res_pack_data_6' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 641 [1/1] (0.78ns)   --->   "%icmp_ln1651_119 = icmp_slt  i8 %select_ln65_111, i8 %select_ln65_118"   --->   Operation 641 'icmp' 'icmp_ln1651_119' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_7)   --->   "%xor_ln1651_119 = xor i1 %icmp_ln1651_119, i1 1"   --->   Operation 642 'xor' 'xor_ln1651_119' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 643 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_7 = select i1 %xor_ln1651_119, i8 %select_ln65_111, i8 %select_ln65_118" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 643 'select' 'res_pack_data_7' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 644 [1/1] (0.00ns)   --->   "%or_ln72_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %res_pack_data_7, i8 %res_pack_data_6, i8 %res_pack_data_5, i8 %res_pack_data_4, i8 %res_pack_data_3, i8 %res_pack_data_2, i8 %res_pack_data_1, i8 %res_pack_data" [firmware/nnet_utils/nnet_pooling_stream.h:72]   --->   Operation 644 'bitconcatenate' 'or_ln72_s' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_4 : Operation 645 [1/1] (2.18ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %layer5_out, i64 %or_ln72_s" [firmware/nnet_utils/nnet_pooling_stream.h:72]   --->   Operation 645 'write' 'write_ln72' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 121> <FIFO>
ST_4 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end.i" [firmware/nnet_utils/nnet_pooling_stream.h:73]   --->   Operation 646 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:55) on static variable 'sX' [343]  (0 ns)
	'icmp' operation ('icmp_ln55', firmware/nnet_utils/nnet_pooling_stream.h:55) [344]  (1.14 ns)
	'select' operation ('select_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) [726]  (0 ns)
	'add' operation ('add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) [727]  (1.49 ns)
	'store' operation ('store_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) of variable 'add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91 on static variable 'sX' [728]  (0.538 ns)
	blocking operation 0.337 ns on control path)

 <State 2>: 3.32ns
The critical path consists of the following:
	fifo read operation ('layer4_out_read', firmware/nnet_utils/nnet_pooling_stream.h:115) on port 'layer4_out' (firmware/nnet_utils/nnet_pooling_stream.h:115) [118]  (2.16 ns)
	'memshiftread' operation ('pool_window.V') [127]  (0.577 ns)
	'memshiftread' operation ('pool_window.V') [128]  (0.577 ns)

 <State 3>: 3.93ns
The critical path consists of the following:
	'memshiftread' operation ('pool_window.V') [129]  (0.577 ns)
	'icmp' operation ('icmp_ln1651_1') [360]  (0.782 ns)
	'xor' operation ('xor_ln1651_1') [361]  (0 ns)
	'select' operation ('select_ln65_1', firmware/nnet_utils/nnet_common.h:65) [362]  (0.337 ns)
	'icmp' operation ('icmp_ln1651_2') [363]  (0.782 ns)
	'xor' operation ('xor_ln1651_2') [364]  (0 ns)
	'select' operation ('select_ln65_2', firmware/nnet_utils/nnet_common.h:65) [365]  (0.337 ns)
	'icmp' operation ('icmp_ln1651_6') [375]  (0.782 ns)
	'xor' operation ('xor_ln1651_6') [376]  (0 ns)
	'select' operation ('select_ln65_6', firmware/nnet_utils/nnet_common.h:65) [377]  (0.337 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1651_14') [399]  (0.782 ns)
	'xor' operation ('xor_ln1651_14') [400]  (0 ns)
	'select' operation ('res_pack.data', firmware/nnet_utils/nnet_common.h:65) [401]  (0.337 ns)
	fifo write operation ('write_ln72', firmware/nnet_utils/nnet_pooling_stream.h:72) on port 'layer5_out' (firmware/nnet_utils/nnet_pooling_stream.h:72) [718]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
