

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_8u_array_ap_ufixed_8_2_4_0_0_8u_relu_config4_s'
================================================================
* Date:           Wed May 21 19:43:21 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.303 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2119|     2119|  10.595 us|  10.595 us|  2119|  2119|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     2117|     2117|         3|          1|          1|  2116|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     181|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      74|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      74|     244|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_119_p2               |         +|   0|  0|  19|          12|           1|
    |ap_condition_126            |       and|   0|  0|   2|           1|           1|
    |icmp_ln1649_1_fu_292_p2     |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_2_fu_306_p2     |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_3_fu_320_p2     |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_4_fu_334_p2     |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_5_fu_348_p2     |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_6_fu_362_p2     |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_7_fu_376_p2     |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1649_fu_278_p2       |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln41_fu_113_p2         |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001   |        or|   0|  0|   2|           1|           1|
    |out_data_data_11_fu_354_p3  |    select|   0|  0|   7|           1|           7|
    |out_data_data_12_fu_368_p3  |    select|   0|  0|   7|           1|           7|
    |out_data_data_14_fu_382_p3  |    select|   0|  0|   7|           1|           7|
    |out_data_data_5_fu_298_p3   |    select|   0|  0|   7|           1|           7|
    |out_data_data_6_fu_312_p3   |    select|   0|  0|   7|           1|           7|
    |out_data_data_8_fu_326_p3   |    select|   0|  0|   7|           1|           7|
    |out_data_data_9_fu_340_p3   |    select|   0|  0|   7|           1|           7|
    |out_data_data_fu_284_p3     |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 181|          99|          81|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   12|         24|
    |i_fu_88                  |   9|          2|   12|         24|
    |layer2_out_blk_n         |   9|          2|    1|          2|
    |layer4_out_blk_n         |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   29|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_88                           |  12|   0|   12|          0|
    |out_data_data_11_reg_471          |   7|   0|    7|          0|
    |out_data_data_12_reg_476          |   7|   0|    7|          0|
    |out_data_data_14_reg_481          |   7|   0|    7|          0|
    |out_data_data_5_reg_451           |   7|   0|    7|          0|
    |out_data_data_6_reg_456           |   7|   0|    7|          0|
    |out_data_data_8_reg_461           |   7|   0|    7|          0|
    |out_data_data_9_reg_466           |   7|   0|    7|          0|
    |out_data_data_reg_446             |   7|   0|    7|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  74|   0|   74|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_ufixed<8,2,4,0,0>,8u>,relu_config4>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_ufixed<8,2,4,0,0>,8u>,relu_config4>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_ufixed<8,2,4,0,0>,8u>,relu_config4>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_ufixed<8,2,4,0,0>,8u>,relu_config4>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_ufixed<8,2,4,0,0>,8u>,relu_config4>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_ufixed<8,2,4,0,0>,8u>,relu_config4>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_ufixed<8,2,4,0,0>,8u>,relu_config4>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_ufixed<8,2,4,0,0>,8u>,relu_config4>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_ufixed<8,2,4,0,0>,8u>,relu_config4>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_ufixed<8,2,4,0,0>,8u>,relu_config4>|  return value|
|layer2_out_dout            |   in|   64|     ap_fifo|                                                            layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|   13|     ap_fifo|                                                            layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|   13|     ap_fifo|                                                            layer2_out|       pointer|
|layer2_out_empty_n         |   in|    1|     ap_fifo|                                                            layer2_out|       pointer|
|layer2_out_read            |  out|    1|     ap_fifo|                                                            layer2_out|       pointer|
|layer4_out_din             |  out|   64|     ap_fifo|                                                            layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|   13|     ap_fifo|                                                            layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|   13|     ap_fifo|                                                            layer4_out|       pointer|
|layer4_out_full_n          |   in|    1|     ap_fifo|                                                            layer4_out|       pointer|
|layer4_out_write           |  out|    1|     ap_fifo|                                                            layer4_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

