// Seed: 1929237201
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[1] = -1'd0;
  assign module_1.id_3 = 0;
  always @(*) begin : LABEL_0
    disable id_4;
  end
endmodule
module module_1 #(
    parameter id_18 = 32'd22,
    parameter id_4  = 32'd54
) (
    output wire id_0
    , id_16,
    output wand id_1,
    input wire id_2,
    input wor id_3,
    output supply0 _id_4,
    output supply1 id_5,
    inout tri id_6,
    output tri id_7,
    output supply1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input wor id_11,
    output uwire id_12,
    output wire id_13,
    output tri1 id_14
);
  logic [id_4 : 1] id_17, _id_18, id_19, id_20, id_21;
  localparam id_22 = -1;
  assign id_13#(
      .id_20(1),
      .id_22(1)
  ) = !id_22[id_18 : ""] ? id_11 : -1 ? -1 : id_11 < id_17 ? id_10 : 1 ? id_18 : id_3;
  module_0 modCall_1 (
      id_21,
      id_22,
      id_21
  );
endmodule
