{
    "simple_processor_Top": [
        "simple_processor_Top",
        "EqhPb",
        "module",
        5
    ],
    "simple_processor_testbench_add_op": [
        "simple_processor_testbench_add_op",
        "UMUuG",
        "module",
        3
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module",
        2
    ]
}