synthesis:  version Diamond (64-bit) 3.10.3.144.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 27 09:28:52 2019


Command Line:  synthesis -f adder8bit00_adder8bit0_lattice.synproj -gui -msgset /home/nexus/Code/VHDL/Arquitectura/adder8bit00/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = adder8bit00.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/nexus/Code/VHDL/Arquitectura/adder8bit00/adder8bit0 (searchpath added)
-p /home/nexus/Code/VHDL/Arquitectura/adder8bit00 (searchpath added)
VHDL library = work
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/adder8bit00/and00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/adder8bit00/or00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/adder8bit00/xnor.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/adder8bit00/xor00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/adder8bit00/packageha00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/adder8bit00/ha00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/adder8bit00/packagefa00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/adder8bit00/fa00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/adder8bit00/packageadder8bit00.vhdl
VHDL design file = /home/nexus/Code/VHDL/Arquitectura/adder8bit00/adder8bit00.vhd
NGD file = adder8bit00_adder8bit0.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/nexus/Code/VHDL/Arquitectura/adder8bit00/adder8bit0". VHDL-1504
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/adder8bit00/and00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/and00.vhdl(6): analyzing entity and00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/and00.vhdl(14): analyzing architecture and0. VHDL-1010
unit adder8bit00 is not yet analyzed. VHDL-1485
unit adder8bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/adder8bit00/or00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/or00.vhdl(6): analyzing entity or00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/or00.vhdl(14): analyzing architecture or0. VHDL-1010
unit adder8bit00 is not yet analyzed. VHDL-1485
unit adder8bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/adder8bit00/xnor.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/xnor.vhdl(6): analyzing entity xnor00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/xnor.vhdl(14): analyzing architecture xnor0. VHDL-1010
unit adder8bit00 is not yet analyzed. VHDL-1485
unit adder8bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/adder8bit00/xor00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/xor00.vhdl(6): analyzing entity xor00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/xor00.vhdl(14): analyzing architecture xor0. VHDL-1010
unit adder8bit00 is not yet analyzed. VHDL-1485
unit adder8bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/adder8bit00/packageha00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/packageha00.vhdl(6): analyzing package packageha00. VHDL-1014
unit adder8bit00 is not yet analyzed. VHDL-1485
unit adder8bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/adder8bit00/ha00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/ha00.vhdl(6): analyzing entity ha00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/ha00.vhdl(16): analyzing architecture ha0. VHDL-1010
unit adder8bit00 is not yet analyzed. VHDL-1485
unit adder8bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/adder8bit00/packagefa00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/packagefa00.vhdl(6): analyzing package packagefa00. VHDL-1014
unit adder8bit00 is not yet analyzed. VHDL-1485
unit adder8bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/adder8bit00/fa00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/fa00.vhdl(6): analyzing entity fa00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/fa00.vhdl(17): analyzing architecture fa0. VHDL-1010
unit adder8bit00 is not yet analyzed. VHDL-1485
unit adder8bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/adder8bit00/packageadder8bit00.vhdl. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/packageadder8bit00.vhdl(6): analyzing package packageadder8bit00. VHDL-1014
unit adder8bit00 is not yet analyzed. VHDL-1485
unit adder8bit00 is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/nexus/Code/VHDL/Arquitectura/adder8bit00/adder8bit00.vhd. VHDL-1481
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/adder8bit00.vhd(7): analyzing entity adder8bit00. VHDL-1012
INFO - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/adder8bit00.vhd(16): analyzing architecture adder8bit0. VHDL-1010
unit adder8bit00 is not yet analyzed. VHDL-1485
unit adder8bit00 is not yet analyzed. VHDL-1485
unit adder8bit00 is not yet analyzed. VHDL-1485
/home/nexus/Code/VHDL/Arquitectura/adder8bit00/adder8bit00.vhd(7): executing adder8bit00(adder8bit0)

WARNING - synthesis: /home/nexus/Code/VHDL/Arquitectura/adder8bit00/adder8bit00.vhd(14): replacing existing netlist adder8bit00(adder8bit0). VHDL-1205
Top module name (VHDL): adder8bit00
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = adder8bit00.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in adder8bit00_drc.log.
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'GND_net' has no load.
WARNING - synthesis: DRC complete with 1 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file adder8bit00_adder8bit0.ngd.

################### Begin Area Report (adder8bit00)######################
Number of register bits => 0 of 7209 (0 % )
GSR => 1
IB => 17
LUT4 => 24
OB => 9
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : SL_c, loads : 18
  Net : UA06/CS_6, loads : 8
  Net : UA07/n181, loads : 5
  Net : Ai_c_7, loads : 3
  Net : Bi_c_7, loads : 3
  Net : Ai_c_6, loads : 2
  Net : Ai_c_5, loads : 2
  Net : Ai_c_4, loads : 2
  Net : Ai_c_3, loads : 2
  Net : Ai_c_2, loads : 2
################### End Clock Report ##################

Peak Memory Usage: 203.883  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.912  secs
--------------------------------------------------------------
