#! /usr/bin/vvp -v
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5599b3123690 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5599b3123820 .scope module, "tb_pmu_fsm" "tb_pmu_fsm" 3 6;
 .timescale -9 -12;
L_0x5599b3101700 .functor BUFZ 3, v0x5599b31647c0_0, C4<000>, C4<000>, C4<000>;
v0x5599b3166b50_0 .var "clk", 0 0;
v0x5599b3166c10_0 .net "clk_gate_en", 0 0, v0x5599b30d13c0_0;  1 drivers
v0x5599b3166cb0_0 .var "clk_stable", 0 0;
v0x5599b3166d50_0 .net "curr_state", 2 0, L_0x5599b3101700;  1 drivers
v0x5599b3166df0_0 .net "dvfs_ctrl", 1 0, v0x5599b31648f0_0;  1 drivers
v0x5599b3166ee0_0 .net "error", 0 0, v0x5599b31649d0_0;  1 drivers
v0x5599b3166f80_0 .var/i "error_count", 31 0;
v0x5599b3167020_0 .net "pwr_gate_en", 0 0, v0x5599b3164b70_0;  1 drivers
v0x5599b31670f0_0 .var "pwr_stable", 0 0;
v0x5599b31671c0_0 .net "pwr_state", 1 0, v0x5599b3164cf0_0;  1 drivers
v0x5599b3167290_0 .var "req_idle", 0 0;
v0x5599b3167360_0 .var "req_off", 0 0;
v0x5599b3167430_0 .var "req_sleep", 0 0;
v0x5599b3167500_0 .net "reset_ctrl", 0 0, v0x5599b3165250_0;  1 drivers
v0x5599b31675d0_0 .var "reset_n", 0 0;
v0x5599b31676a0_0 .net "retention_en", 0 0, v0x5599b31653d0_0;  1 drivers
v0x5599b3167770_0 .var "retention_ready", 0 0;
v0x5599b3167840_0 .net "retention_restore", 0 0, v0x5599b3165550_0;  1 drivers
v0x5599b3167910_0 .net "retention_save", 0 0, v0x5599b3165610_0;  1 drivers
v0x5599b31679e0_0 .net "seq_busy", 0 0, v0x5599b31656d0_0;  1 drivers
v0x5599b3167ab0_0 .var/i "test_count", 31 0;
v0x5599b3167b50_0 .var "wake_up", 0 0;
S_0x5599b30cff20 .scope task, "check_state" "check_state" 3 101, 3 101 0, S_0x5599b3123820;
 .timescale -9 -12;
v0x5599b31018a0_0 .var "expected_state", 2 0;
v0x5599b3139740_0 .var "state_name", 80 0;
TD_tb_pmu_fsm.check_state ;
    %load/vec4 v0x5599b3166d50_0;
    %load/vec4 v0x5599b31018a0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %load/vec4 v0x5599b3166d50_0;
    %store/vec4 v0x5599b3166080_0, 0, 3;
    %callf/vec4 TD_tb_pmu_fsm.get_state_name, S_0x5599b3165eb0;
    %vpi_call/w 3 106 "$display", "ERROR: Expected %s (0x%0h), got %s (0x%0h)", v0x5599b3139740_0, v0x5599b31018a0_0, S<0,vec4,u81>, v0x5599b3166d50_0 {1 0 0};
    %load/vec4 v0x5599b3166f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5599b3166f80_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 110 "$display", "PASS:  %s", v0x5599b3139740_0 {0 0 0};
T_0.1 ;
    %load/vec4 v0x5599b3167ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5599b3167ab0_0, 0, 32;
    %end;
S_0x5599b3163fd0 .scope module, "dut" "pmu_fsm" 3 24, 4 5 0, S_0x5599b3123820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "req_idle";
    .port_info 3 /INPUT 1 "req_sleep";
    .port_info 4 /INPUT 1 "req_off";
    .port_info 5 /INPUT 1 "wake_up";
    .port_info 6 /INPUT 1 "pwr_stable";
    .port_info 7 /INPUT 1 "clk_stable";
    .port_info 8 /INPUT 1 "retention_ready";
    .port_info 9 /OUTPUT 1 "clk_gate_en";
    .port_info 10 /OUTPUT 1 "pwr_gate_en";
    .port_info 11 /OUTPUT 1 "retention_en";
    .port_info 12 /OUTPUT 1 "retention_save";
    .port_info 13 /OUTPUT 1 "retention_restore";
    .port_info 14 /OUTPUT 2 "dvfs_ctrl";
    .port_info 15 /OUTPUT 1 "reset_ctrl";
    .port_info 16 /OUTPUT 2 "pwr_state";
    .port_info 17 /OUTPUT 1 "seq_busy";
    .port_info 18 /OUTPUT 1 "error";
P_0x5599b30d1a40 .param/l "ACTIVE" 1 4 36, C4<000>;
P_0x5599b30d1a80 .param/l "IDLE" 1 4 37, C4<001>;
P_0x5599b30d1ac0 .param/l "OFF" 1 4 39, C4<011>;
P_0x5599b30d1b00 .param/l "OFF_ENT" 1 4 41, C4<101>;
P_0x5599b30d1b40 .param/l "SLEEP" 1 4 38, C4<010>;
P_0x5599b30d1b80 .param/l "SLEEP_ENT" 1 4 40, C4<100>;
P_0x5599b30d1bc0 .param/l "WAKE_UP" 1 4 42, C4<110>;
v0x5599b313a500_0 .net *"_ivl_6", 3 0, v0x5599b3165950_0;  1 drivers
v0x5599b313a5a0_0 .net "clk", 0 0, v0x5599b3166b50_0;  1 drivers
v0x5599b30d13c0_0 .var "clk_gate_en", 0 0;
v0x5599b3137d30_0 .net "clk_stable", 0 0, v0x5599b3166cb0_0;  1 drivers
v0x5599b31647c0_0 .var "curr_state", 2 0;
v0x5599b31648f0_0 .var "dvfs_ctrl", 1 0;
v0x5599b31649d0_0 .var "error", 0 0;
v0x5599b3164a90_0 .var "next_state", 2 0;
v0x5599b3164b70_0 .var "pwr_gate_en", 0 0;
v0x5599b3164c30_0 .net "pwr_stable", 0 0, v0x5599b31670f0_0;  1 drivers
v0x5599b3164cf0_0 .var "pwr_state", 1 0;
v0x5599b3164dd0_0 .net "req_idle", 0 0, v0x5599b3167290_0;  1 drivers
v0x5599b3164e90_0 .net "req_idle_sync", 0 0, L_0x5599b3167c20;  1 drivers
v0x5599b3164f50_0 .net "req_off", 0 0, v0x5599b3167360_0;  1 drivers
v0x5599b3165010_0 .net "req_off_sync", 0 0, L_0x5599b3167df0;  1 drivers
v0x5599b31650d0_0 .net "req_sleep", 0 0, v0x5599b3167430_0;  1 drivers
v0x5599b3165190_0 .net "req_sleep_sync", 0 0, L_0x5599b3167d20;  1 drivers
v0x5599b3165250_0 .var "reset_ctrl", 0 0;
v0x5599b3165310_0 .net "reset_n", 0 0, v0x5599b31675d0_0;  1 drivers
v0x5599b31653d0_0 .var "retention_en", 0 0;
v0x5599b3165490_0 .net "retention_ready", 0 0, v0x5599b3167770_0;  1 drivers
v0x5599b3165550_0 .var "retention_restore", 0 0;
v0x5599b3165610_0 .var "retention_save", 0 0;
v0x5599b31656d0_0 .var "seq_busy", 0 0;
v0x5599b3165790_0 .var "seq_timer", 7 0;
v0x5599b3165870_0 .var "sync_stage1", 3 0;
v0x5599b3165950_0 .var "sync_stage2", 3 0;
v0x5599b3165a30_0 .net "wake_up", 0 0, v0x5599b3167b50_0;  1 drivers
v0x5599b3165af0_0 .net "wake_up_sync", 0 0, L_0x5599b3167e90;  1 drivers
E_0x5599b310d510/0 .event negedge, v0x5599b3165310_0;
E_0x5599b310d510/1 .event posedge, v0x5599b313a5a0_0;
E_0x5599b310d510 .event/or E_0x5599b310d510/0, E_0x5599b310d510/1;
E_0x5599b310d6b0/0 .event edge, v0x5599b31647c0_0, v0x5599b3165af0_0, v0x5599b3165010_0, v0x5599b3165190_0;
E_0x5599b310d6b0/1 .event edge, v0x5599b3164e90_0, v0x5599b3165790_0, v0x5599b3165490_0, v0x5599b3164c30_0;
E_0x5599b310d6b0/2 .event edge, v0x5599b3137d30_0;
E_0x5599b310d6b0 .event/or E_0x5599b310d6b0/0, E_0x5599b310d6b0/1, E_0x5599b310d6b0/2;
L_0x5599b3167c20 .part v0x5599b3165950_0, 3, 1;
L_0x5599b3167d20 .part v0x5599b3165950_0, 2, 1;
L_0x5599b3167df0 .part v0x5599b3165950_0, 1, 1;
L_0x5599b3167e90 .part v0x5599b3165950_0, 0, 1;
S_0x5599b3165eb0 .scope function.vec4.s81, "get_state_name" "get_state_name" 3 52, 3 52 0, S_0x5599b3123820;
 .timescale -9 -12;
; Variable get_state_name is vec4 return value of scope S_0x5599b3165eb0
v0x5599b3166080_0 .var "state", 2 0;
TD_tb_pmu_fsm.get_state_name ;
    %load/vec4 v0x5599b3166080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 2862388892, 0, 58;
    %concati/vec4 5199694, 0, 23;
    %ret/vec4 0, 0, 81;  Assign to get_state_name (store_vec4_to_lval)
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 2189863058, 0, 66;
    %concati/vec4 22085, 0, 15;
    %ret/vec4 0, 0, 81;  Assign to get_state_name (store_vec4_to_lval)
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 1229212741, 0, 81;
    %ret/vec4 0, 0, 81;  Assign to get_state_name (store_vec4_to_lval)
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2795014794, 0, 74;
    %concati/vec4 80, 0, 7;
    %ret/vec4 0, 0, 81;  Assign to get_state_name (store_vec4_to_lval)
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 5195334, 0, 81;
    %ret/vec4 0, 0, 81;  Assign to get_state_name (store_vec4_to_lval)
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2795014794, 0, 42;
    %concati/vec4 2696841884, 0, 32;
    %concati/vec4 84, 0, 7;
    %ret/vec4 0, 0, 81;  Assign to get_state_name (store_vec4_to_lval)
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 2660011198, 0, 58;
    %concati/vec4 4542036, 0, 23;
    %ret/vec4 0, 0, 81;  Assign to get_state_name (store_vec4_to_lval)
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 2927793802, 0, 58;
    %concati/vec4 6247760, 0, 23;
    %ret/vec4 0, 0, 81;  Assign to get_state_name (store_vec4_to_lval)
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %end;
S_0x5599b3166160 .scope task, "reset_system" "reset_system" 3 67, 3 67 0, S_0x5599b3123820;
 .timescale -9 -12;
E_0x5599b3109810 .event posedge, v0x5599b313a5a0_0;
TD_tb_pmu_fsm.reset_system ;
    %vpi_call/w 3 69 "$display", "[TASK] Applying reset..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599b31675d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599b3167290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599b3167430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599b3167360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599b3167b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599b31670f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599b3166cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599b3167770_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_2.11 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.12, 5;
    %jmp/1 T_2.12, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5599b3109810;
    %jmp T_2.11;
T_2.12 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599b31675d0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_2.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.14, 5;
    %jmp/1 T_2.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5599b3109810;
    %jmp T_2.13;
T_2.14 ;
    %pop/vec4 1;
    %load/vec4 v0x5599b3166d50_0;
    %store/vec4 v0x5599b3166080_0, 0, 3;
    %callf/vec4 TD_tb_pmu_fsm.get_state_name, S_0x5599b3165eb0;
    %vpi_call/w 3 81 "$display", "[TASK] Reset released. Current state: %s", S<0,vec4,u81> {1 0 0};
    %end;
S_0x5599b3166380 .scope task, "test_active_to_idle_debug" "test_active_to_idle_debug" 3 120, 3 120 0, S_0x5599b3123820;
 .timescale -9 -12;
TD_tb_pmu_fsm.test_active_to_idle_debug ;
    %vpi_call/w 3 122 "$display", "\012DEBUG TEST: ACTIVE -> IDLE" {0 0 0};
    %fork TD_tb_pmu_fsm.reset_system, S_0x5599b3166160;
    %join;
    %vpi_call/w 3 125 "$display", "Setting req_idle=1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599b3167290_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5599b3166970_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x5599b3166790;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599b3167290_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5599b31018a0_0, 0, 3;
    %pushi/vec4 1229212741, 0, 81;
    %store/vec4 v0x5599b3139740_0, 0, 81;
    %fork TD_tb_pmu_fsm.check_state, S_0x5599b30cff20;
    %join;
    %load/vec4 v0x5599b3166c10_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_3.15, 6;
    %vpi_call/w 3 135 "$display", "ERROR: clk_gate_en should be 1 in IDLE, got %b", v0x5599b3166c10_0 {0 0 0};
    %load/vec4 v0x5599b3166f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5599b3166f80_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %vpi_call/w 3 138 "$display", "PASS: clk_gate_en = 1 in IDLE" {0 0 0};
T_3.16 ;
    %end;
S_0x5599b31665b0 .scope task, "test_active_to_sleep_ent_debug" "test_active_to_sleep_ent_debug" 3 143, 3 143 0, S_0x5599b3123820;
 .timescale -9 -12;
TD_tb_pmu_fsm.test_active_to_sleep_ent_debug ;
    %vpi_call/w 3 145 "$display", "\012DEBUG TEST: ACTIVE -> SLEEP_ENT" {0 0 0};
    %fork TD_tb_pmu_fsm.reset_system, S_0x5599b3166160;
    %join;
    %vpi_call/w 3 148 "$display", "Setting req_sleep=1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599b3167430_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5599b3166970_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x5599b3166790;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599b3167430_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5599b31018a0_0, 0, 3;
    %pushi/vec4 2795014794, 0, 42;
    %concati/vec4 2696841884, 0, 32;
    %concati/vec4 84, 0, 7;
    %store/vec4 v0x5599b3139740_0, 0, 81;
    %fork TD_tb_pmu_fsm.check_state, S_0x5599b30cff20;
    %join;
    %load/vec4 v0x5599b31679e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_4.17, 6;
    %vpi_call/w 3 158 "$display", "ERROR: seq_busy should be 1 in SLEEP_ENT, got %b", v0x5599b31679e0_0 {0 0 0};
    %load/vec4 v0x5599b3166f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5599b3166f80_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %vpi_call/w 3 161 "$display", "PASS: seq_busy = 1 in SLEEP_ENT" {0 0 0};
T_4.18 ;
    %vpi_call/w 3 165 "$display", "Continuing SLEEP_ENT sequence..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599b3167770_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5599b3166970_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x5599b3166790;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5599b31018a0_0, 0, 3;
    %pushi/vec4 2795014794, 0, 74;
    %concati/vec4 80, 0, 7;
    %store/vec4 v0x5599b3139740_0, 0, 81;
    %fork TD_tb_pmu_fsm.check_state, S_0x5599b30cff20;
    %join;
    %end;
S_0x5599b3166790 .scope task, "wait_cycles" "wait_cycles" 3 86, 3 86 0, S_0x5599b3123820;
 .timescale -9 -12;
v0x5599b3166970_0 .var/i "cycles", 31 0;
v0x5599b3166a70_0 .var/i "i", 31 0;
TD_tb_pmu_fsm.wait_cycles ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599b3166a70_0, 0, 32;
T_5.19 ;
    %load/vec4 v0x5599b3166a70_0;
    %load/vec4 v0x5599b3166970_0;
    %cmp/s;
    %jmp/0xz T_5.20, 5;
    %wait E_0x5599b3109810;
    %load/vec4 v0x5599b3166d50_0;
    %store/vec4 v0x5599b3166080_0, 0, 3;
    %callf/vec4 TD_tb_pmu_fsm.get_state_name, S_0x5599b3165eb0;
    %vpi_call/w 3 92 "$display", "  [Cycle %0d] State: %s, sync: idle=%b sleep=%b off=%b wake=%b", v0x5599b3166a70_0, S<0,vec4,u81>, v0x5599b3164e90_0, v0x5599b3165190_0, v0x5599b3165010_0, v0x5599b3165af0_0 {1 0 0};
    %load/vec4 v0x5599b3166a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5599b3166a70_0, 0, 32;
    %jmp T_5.19;
T_5.20 ;
    %end;
    .scope S_0x5599b3163fd0;
T_6 ;
    %wait E_0x5599b310d510;
    %load/vec4 v0x5599b3165310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5599b3165870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5599b3165950_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5599b3164dd0_0;
    %load/vec4 v0x5599b31650d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5599b3164f50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5599b3165a30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5599b3165870_0, 0;
    %load/vec4 v0x5599b3165870_0;
    %assign/vec4 v0x5599b3165950_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5599b3163fd0;
T_7 ;
    %wait E_0x5599b310d510;
    %load/vec4 v0x5599b3165310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5599b31647c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5599b3165790_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5599b3164a90_0;
    %assign/vec4 v0x5599b31647c0_0, 0;
    %load/vec4 v0x5599b31647c0_0;
    %load/vec4 v0x5599b3164a90_0;
    %cmp/ne;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5599b3165790_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5599b31656d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5599b3165790_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5599b3165790_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5599b3163fd0;
T_8 ;
    %wait E_0x5599b310d6b0;
    %load/vec4 v0x5599b31647c0_0;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599b31656d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599b31649d0_0, 0, 1;
    %load/vec4 v0x5599b31647c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x5599b3165af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x5599b3165010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x5599b3165190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x5599b3164e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
T_8.15 ;
T_8.14 ;
T_8.12 ;
T_8.10 ;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x5599b3165af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v0x5599b3165010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0x5599b3165190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
T_8.21 ;
T_8.20 ;
T_8.18 ;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x5599b3165af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
    %jmp T_8.24;
T_8.23 ;
    %load/vec4 v0x5599b3165010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.25, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
T_8.25 ;
T_8.24 ;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x5599b3165af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
T_8.27 ;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599b31656d0_0, 0, 1;
    %load/vec4 v0x5599b3165790_0;
    %cmpi/u 3, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.29, 5;
    %load/vec4 v0x5599b3165490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
    %jmp T_8.32;
T_8.31 ;
    %load/vec4 v0x5599b3165790_0;
    %cmpi/u 15, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.33, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599b31649d0_0, 0, 1;
T_8.33 ;
T_8.32 ;
T_8.29 ;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599b31656d0_0, 0, 1;
    %load/vec4 v0x5599b3165790_0;
    %cmpi/u 5, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.35, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
T_8.35 ;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599b31656d0_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x5599b3165790_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5599b3164c30_0;
    %and;
    %load/vec4 v0x5599b3137d30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.37, 8;
    %load/vec4 v0x5599b3165490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.39, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
    %jmp T_8.40;
T_8.39 ;
    %load/vec4 v0x5599b3165790_0;
    %cmpi/u 15, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.41, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5599b3164a90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599b31649d0_0, 0, 1;
T_8.41 ;
T_8.40 ;
T_8.37 ;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5599b3163fd0;
T_9 ;
    %wait E_0x5599b310d510;
    %load/vec4 v0x5599b3165310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599b30d13c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599b3164b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599b31653d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599b3165610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599b3165550_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5599b31648f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599b3165250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5599b3164cf0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599b30d13c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599b3164b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599b31653d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599b3165610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599b3165550_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5599b31648f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599b3165250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5599b3164cf0_0, 0;
    %load/vec4 v0x5599b31647c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5599b3164cf0_0, 0;
    %jmp T_9.10;
T_9.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5599b3164cf0_0, 0;
    %jmp T_9.10;
T_9.3 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5599b3164cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5599b30d13c0_0, 0;
    %jmp T_9.10;
T_9.4 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5599b3164cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5599b30d13c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5599b3164b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5599b31653d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5599b31648f0_0, 0;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5599b3164cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5599b30d13c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5599b3164b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5599b3165250_0, 0;
    %jmp T_9.10;
T_9.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5599b3164cf0_0, 0;
    %load/vec4 v0x5599b3165790_0;
    %cmpi/u 2, 0, 8;
    %flag_get/vec4 5;
    %assign/vec4 v0x5599b3165610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5599b31653d0_0, 0;
    %jmp T_9.10;
T_9.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5599b3164cf0_0, 0;
    %load/vec4 v0x5599b3165790_0;
    %cmpi/u 2, 0, 8;
    %jmp/0xz  T_9.11, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5599b3165610_0, 0;
T_9.11 ;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5599b3164cf0_0, 0;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x5599b3165790_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5599b3165790_0;
    %cmpi/u 3, 0, 8;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5599b3165550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5599b31653d0_0, 0;
T_9.13 ;
    %load/vec4 v0x5599b3165790_0;
    %cmpi/u 1, 0, 8;
    %flag_get/vec4 5;
    %assign/vec4 v0x5599b3165250_0, 0;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5599b3123820;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x5599b3166b50_0;
    %inv;
    %store/vec4 v0x5599b3166b50_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5599b3123820;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599b3166b50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599b3167ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599b3166f80_0, 0, 32;
    %vpi_call/w 3 182 "$display", "Starting PMU FSM Debug Test" {0 0 0};
    %vpi_call/w 3 183 "$display", "===========================" {0 0 0};
    %fork TD_tb_pmu_fsm.test_active_to_idle_debug, S_0x5599b3166380;
    %join;
    %fork TD_tb_pmu_fsm.test_active_to_sleep_ent_debug, S_0x5599b31665b0;
    %join;
    %vpi_call/w 3 190 "$display", "\012=== TEST SUMMARY ===" {0 0 0};
    %vpi_call/w 3 191 "$display", "Tests run: %0d", v0x5599b3167ab0_0 {0 0 0};
    %vpi_call/w 3 192 "$display", "Errors:    %0d", v0x5599b3166f80_0 {0 0 0};
    %load/vec4 v0x5599b3166f80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call/w 3 195 "$display", "*** ALL TESTS PASSED ***" {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 197 "$display", "*** TESTS FAILED ***" {0 0 0};
T_11.1 ;
    %vpi_call/w 3 200 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5599b3123820;
T_12 ;
    %vpi_call/w 3 205 "$dumpfile", "pmu_fsm_debug.vcd" {0 0 0};
    %vpi_call/w 3 206 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5599b3123820 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5599b3123820;
T_13 ;
    %delay 50000000, 0;
    %vpi_call/w 3 212 "$display", "Timeout: Simulation too long" {0 0 0};
    %vpi_call/w 3 213 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verify/tb_pmu_icarus.sv";
    "rtl/pmu_fsm_icarus.sv";
