pipelining verilog code with testbench
