{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699955073756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699955073756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 10:44:33 2023 " "Processing started: Tue Nov 14 10:44:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699955073756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955073756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blockram_system_v2 -c blockram_system_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off blockram_system_v2 -c blockram_system_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955073756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699955074275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699955074275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/blockram_system_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/blockram_system_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_system_v2-rtl " "Found design unit 1: blockram_system_v2-rtl" {  } { { "platform_designer/synthesis/blockram_system_v2.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084693 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2 " "Found entity 1: blockram_system_v2" {  } { { "platform_designer/synthesis/blockram_system_v2.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_irq_mapper " "Found entity 1: blockram_system_v2_irq_mapper" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_irq_mapper.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0 " "Found entity 1: blockram_system_v2_mm_interconnect_0" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: blockram_system_v2_mm_interconnect_0_avalon_st_adapter" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: blockram_system_v2_mm_interconnect_0_rsp_mux_001" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084707 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_rsp_mux " "Found entity 1: blockram_system_v2_mm_interconnect_0_rsp_mux" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_rsp_demux_001 " "Found entity 1: blockram_system_v2_mm_interconnect_0_rsp_demux_001" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_rsp_demux " "Found entity 1: blockram_system_v2_mm_interconnect_0_rsp_demux" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: blockram_system_v2_mm_interconnect_0_cmd_mux_001" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_cmd_mux " "Found entity 1: blockram_system_v2_mm_interconnect_0_cmd_mux" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: blockram_system_v2_mm_interconnect_0_cmd_demux_001" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_cmd_demux " "Found entity 1: blockram_system_v2_mm_interconnect_0_cmd_demux" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084717 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084717 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084717 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084717 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699955084721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "platform_designer/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699955084724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "platform_designer/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "platform_designer/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "platform_designer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084731 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v2_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699955084734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v2_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699955084734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_router_006_default_decode " "Found entity 1: blockram_system_v2_mm_interconnect_0_router_006_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084734 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v2_mm_interconnect_0_router_006 " "Found entity 2: blockram_system_v2_mm_interconnect_0_router_006" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699955084735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699955084735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_router_003_default_decode " "Found entity 1: blockram_system_v2_mm_interconnect_0_router_003_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084735 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v2_mm_interconnect_0_router_003 " "Found entity 2: blockram_system_v2_mm_interconnect_0_router_003" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699955084736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699955084736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_router_002_default_decode " "Found entity 1: blockram_system_v2_mm_interconnect_0_router_002_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084737 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v2_mm_interconnect_0_router_002 " "Found entity 2: blockram_system_v2_mm_interconnect_0_router_002" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699955084737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699955084737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_router_001_default_decode " "Found entity 1: blockram_system_v2_mm_interconnect_0_router_001_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084738 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v2_mm_interconnect_0_router_001 " "Found entity 2: blockram_system_v2_mm_interconnect_0_router_001" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699955084738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699955084739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_router_default_decode " "Found entity 1: blockram_system_v2_mm_interconnect_0_router_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084739 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v2_mm_interconnect_0_router " "Found entity 2: blockram_system_v2_mm_interconnect_0_router" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_switches " "Found entity 1: blockram_system_v2_switches" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_switches.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f " "Found entity 1: blockram_system_v2_nios2f" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f_cpu_debug_slave_wrapper " "Found entity 1: blockram_system_v2_nios2f_cpu_debug_slave_wrapper" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f_cpu_debug_slave_tck " "Found entity 1: blockram_system_v2_nios2f_cpu_debug_slave_tck" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_tck.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f_cpu_mult_cell " "Found entity 1: blockram_system_v2_nios2f_cpu_mult_cell" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f_cpu_test_bench " "Found entity 1: blockram_system_v2_nios2f_cpu_test_bench" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_test_bench.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f_cpu_ic_data_module " "Found entity 1: blockram_system_v2_nios2f_cpu_ic_data_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v2_nios2f_cpu_ic_tag_module " "Found entity 2: blockram_system_v2_nios2f_cpu_ic_tag_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "3 blockram_system_v2_nios2f_cpu_bht_module " "Found entity 3: blockram_system_v2_nios2f_cpu_bht_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "4 blockram_system_v2_nios2f_cpu_register_bank_a_module " "Found entity 4: blockram_system_v2_nios2f_cpu_register_bank_a_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "5 blockram_system_v2_nios2f_cpu_register_bank_b_module " "Found entity 5: blockram_system_v2_nios2f_cpu_register_bank_b_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "6 blockram_system_v2_nios2f_cpu_dc_tag_module " "Found entity 6: blockram_system_v2_nios2f_cpu_dc_tag_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "7 blockram_system_v2_nios2f_cpu_dc_data_module " "Found entity 7: blockram_system_v2_nios2f_cpu_dc_data_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "8 blockram_system_v2_nios2f_cpu_dc_victim_module " "Found entity 8: blockram_system_v2_nios2f_cpu_dc_victim_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "9 blockram_system_v2_nios2f_cpu_nios2_oci_debug " "Found entity 9: blockram_system_v2_nios2f_cpu_nios2_oci_debug" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "10 blockram_system_v2_nios2f_cpu_nios2_oci_break " "Found entity 10: blockram_system_v2_nios2f_cpu_nios2_oci_break" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "11 blockram_system_v2_nios2f_cpu_nios2_oci_xbrk " "Found entity 11: blockram_system_v2_nios2f_cpu_nios2_oci_xbrk" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "12 blockram_system_v2_nios2f_cpu_nios2_oci_dbrk " "Found entity 12: blockram_system_v2_nios2f_cpu_nios2_oci_dbrk" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "13 blockram_system_v2_nios2f_cpu_nios2_oci_itrace " "Found entity 13: blockram_system_v2_nios2f_cpu_nios2_oci_itrace" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "14 blockram_system_v2_nios2f_cpu_nios2_oci_td_mode " "Found entity 14: blockram_system_v2_nios2f_cpu_nios2_oci_td_mode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "15 blockram_system_v2_nios2f_cpu_nios2_oci_dtrace " "Found entity 15: blockram_system_v2_nios2f_cpu_nios2_oci_dtrace" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "16 blockram_system_v2_nios2f_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: blockram_system_v2_nios2f_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "17 blockram_system_v2_nios2f_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: blockram_system_v2_nios2f_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "18 blockram_system_v2_nios2f_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: blockram_system_v2_nios2f_cpu_nios2_oci_fifo_cnt_inc" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "19 blockram_system_v2_nios2f_cpu_nios2_oci_fifo " "Found entity 19: blockram_system_v2_nios2f_cpu_nios2_oci_fifo" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "20 blockram_system_v2_nios2f_cpu_nios2_oci_pib " "Found entity 20: blockram_system_v2_nios2f_cpu_nios2_oci_pib" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "21 blockram_system_v2_nios2f_cpu_nios2_oci_im " "Found entity 21: blockram_system_v2_nios2f_cpu_nios2_oci_im" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "22 blockram_system_v2_nios2f_cpu_nios2_performance_monitors " "Found entity 22: blockram_system_v2_nios2f_cpu_nios2_performance_monitors" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "23 blockram_system_v2_nios2f_cpu_nios2_avalon_reg " "Found entity 23: blockram_system_v2_nios2f_cpu_nios2_avalon_reg" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "24 blockram_system_v2_nios2f_cpu_ociram_sp_ram_module " "Found entity 24: blockram_system_v2_nios2f_cpu_ociram_sp_ram_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "25 blockram_system_v2_nios2f_cpu_nios2_ocimem " "Found entity 25: blockram_system_v2_nios2f_cpu_nios2_ocimem" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "26 blockram_system_v2_nios2f_cpu_nios2_oci " "Found entity 26: blockram_system_v2_nios2f_cpu_nios2_oci" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""} { "Info" "ISGN_ENTITY_NAME" "27 blockram_system_v2_nios2f_cpu " "Found entity 27: blockram_system_v2_nios2f_cpu" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f_cpu_debug_slave_sysclk " "Found entity 1: blockram_system_v2_nios2f_cpu_debug_slave_sysclk" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_sysclk.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_leds " "Found entity 1: blockram_system_v2_leds" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_leds.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_instruction_OCROM.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_instruction_OCROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_instruction_OCROM " "Found entity 1: blockram_system_v2_instruction_OCROM" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_instruction_OCROM.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_instruction_OCROM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavior " "Found design unit 1: d_flipflop-behavior" {  } { { "platform_designer/synthesis/submodules/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/d_flipflop.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084952 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "platform_designer/synthesis/submodules/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/t_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flip_flop-behavior " "Found design unit 1: t_flip_flop-behavior" {  } { { "platform_designer/synthesis/submodules/t_flip_flop.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/t_flip_flop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084953 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "platform_designer/synthesis/submodules/t_flip_flop.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/t_flip_flop.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "platform_designer/synthesis/submodules/reg.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084953 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "platform_designer/synthesis/submodules/reg.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "platform_designer/synthesis/submodules/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/mux_2to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084954 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "platform_designer/synthesis/submodules/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/mux_2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/counter_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/counter_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-rtl " "Found design unit 1: counter_Nbit-rtl" {  } { { "platform_designer/synthesis/submodules/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/counter_Nbit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084955 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Found entity 1: counter_Nbit" {  } { { "platform_designer/synthesis/submodules/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/counter_Nbit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/comparator_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/comparator_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_Nbit-behavior " "Found design unit 1: comparator_Nbit-behavior" {  } { { "platform_designer/synthesis/submodules/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/comparator_Nbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084956 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_Nbit " "Found entity 1: comparator_Nbit" {  } { { "platform_designer/synthesis/submodules/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/comparator_Nbit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer_8bit_nopipe-SYN " "Found design unit 1: incrementer_8bit_nopipe-SYN" {  } { { "platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084956 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer_8bit_nopipe " "Found entity 1: incrementer_8bit_nopipe" {  } { { "platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_blockram_converter_CU-fsm " "Found design unit 1: avs_to_blockram_converter_CU-fsm" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084957 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_blockram_converter_CU " "Found entity 1: avs_to_blockram_converter_CU" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_blockram_converter_EU-rtl " "Found design unit 1: avs_to_blockram_converter_EU-rtl" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084958 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_blockram_converter_EU " "Found entity 1: avs_to_blockram_converter_EU" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_blockram_converter-rtl " "Found design unit 1: avs_to_blockram_converter-rtl" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084959 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_blockram_converter " "Found entity 1: avs_to_blockram_converter" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_1port_8a_32d-SYN " "Found design unit 1: blockram_1port_8a_32d-SYN" {  } { { "platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084960 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockram_1port_8a_32d " "Found entity 1: blockram_1port_8a_32d" {  } { { "platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/custom_OCRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/custom_OCRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_OCRAM-rtl " "Found design unit 1: custom_OCRAM-rtl" {  } { { "platform_designer/synthesis/submodules/custom_OCRAM.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/custom_OCRAM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084961 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_OCRAM " "Found entity 1: custom_OCRAM" {  } { { "platform_designer/synthesis/submodules/custom_OCRAM.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/custom_OCRAM.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/pll/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084965 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/pll/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_entity-behavior " "Found design unit 1: top_level_entity-behavior" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084966 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_entity " "Found entity 1: top_level_entity" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955084966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955084966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_entity " "Elaborating entity \"top_level_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699955085107 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx top_level_entity.vhd(27) " "VHDL Signal Declaration warning at top_level_entity.vhd(27): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699955085109 "|top_level_entity"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pllLock top_level_entity.vhd(44) " "Verilog HDL or VHDL warning at top_level_entity.vhd(44): object \"pllLock\" assigned a value but never read" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699955085109 "|top_level_entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "top_level_entity.vhd" "pll_inst" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll/pll.vhd" "altpll_component" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/pll/pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/pll/pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085201 ""}  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/pll/pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955085201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955085243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955085243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2 blockram_system_v2:blockram_system_v2_inst " "Elaborating entity \"blockram_system_v2\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\"" {  } { { "top_level_entity.vhd" "blockram_system_v2_inst" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_OCRAM blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram " "Elaborating entity \"custom_OCRAM\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\"" {  } { { "platform_designer/synthesis/blockram_system_v2.vhd" "data_ocram" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_to_blockram_converter blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst " "Elaborating entity \"avs_to_blockram_converter\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\"" {  } { { "platform_designer/synthesis/submodules/custom_OCRAM.vhd" "avs_to_blockram_converter_inst" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/custom_OCRAM.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_to_blockram_converter_EU blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU " "Elaborating entity \"avs_to_blockram_converter_EU\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\"" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" "EU" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|d_flipflop:pipe1 " "Elaborating entity \"d_flipflop\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|d_flipflop:pipe1\"" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" "pipe1" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|counter_Nbit:burst_cnt " "Elaborating entity \"counter_Nbit\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|counter_Nbit:burst_cnt\"" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" "burst_cnt" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flip_flop blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|counter_Nbit:burst_cnt\|t_flip_flop:entry_tff " "Elaborating entity \"t_flip_flop\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|counter_Nbit:burst_cnt\|t_flip_flop:entry_tff\"" {  } { { "platform_designer/synthesis/submodules/counter_Nbit.vhd" "entry_tff" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/counter_Nbit.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_Nbit blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|comparator_Nbit:CMPB " "Elaborating entity \"comparator_Nbit\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|comparator_Nbit:CMPB\"" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" "CMPB" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|reg:writedata_reg " "Elaborating entity \"reg\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|reg:writedata_reg\"" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" "writedata_reg" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|mux_2to1:address_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|mux_2to1:address_mux\"" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" "address_mux" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|reg:address_reg " "Elaborating entity \"reg\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|reg:address_reg\"" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" "address_reg" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer_8bit_nopipe blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|incrementer_8bit_nopipe:address_inc " "Elaborating entity \"incrementer_8bit_nopipe\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|incrementer_8bit_nopipe:address_inc\"" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" "address_inc" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|incrementer_8bit_nopipe:address_inc\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|incrementer_8bit_nopipe:address_inc\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" "LPM_ADD_SUB_component" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|incrementer_8bit_nopipe:address_inc\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|incrementer_8bit_nopipe:address_inc\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|incrementer_8bit_nopipe:address_inc\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|incrementer_8bit_nopipe:address_inc\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085397 ""}  } { { "platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955085397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bsh " "Found entity 1: add_sub_bsh" {  } { { "db/add_sub_bsh.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/add_sub_bsh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955085437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955085437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bsh blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|incrementer_8bit_nopipe:address_inc\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_bsh:auto_generated " "Elaborating entity \"add_sub_bsh\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_EU:EU\|incrementer_8bit_nopipe:address_inc\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_bsh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_to_blockram_converter_CU blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_CU:CU " "Elaborating entity \"avs_to_blockram_converter_CU\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_CU:CU\"" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" "CU" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_1port_8a_32d blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|blockram_1port_8a_32d:blockram_1port_inst " "Elaborating entity \"blockram_1port_8a_32d\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|blockram_1port_8a_32d:blockram_1port_inst\"" {  } { { "platform_designer/synthesis/submodules/custom_OCRAM.vhd" "blockram_1port_inst" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/custom_OCRAM.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|blockram_1port_8a_32d:blockram_1port_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|blockram_1port_8a_32d:blockram_1port_inst\|altsyncram:altsyncram_component\"" {  } { { "platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" "altsyncram_component" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|blockram_1port_8a_32d:blockram_1port_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|blockram_1port_8a_32d:blockram_1port_inst\|altsyncram:altsyncram_component\"" {  } { { "platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|blockram_1port_8a_32d:blockram_1port_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|blockram_1port_8a_32d:blockram_1port_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085499 ""}  } { { "platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955085499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qtp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qtp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qtp3 " "Found entity 1: altsyncram_qtp3" {  } { { "db/altsyncram_qtp3.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altsyncram_qtp3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955085545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955085545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qtp3 blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|blockram_1port_8a_32d:blockram_1port_inst\|altsyncram:altsyncram_component\|altsyncram_qtp3:auto_generated " "Elaborating entity \"altsyncram_qtp3\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|custom_OCRAM:data_ocram\|blockram_1port_8a_32d:blockram_1port_inst\|altsyncram:altsyncram_component\|altsyncram_qtp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_instruction_OCROM blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_instruction_OCROM:instruction_ocrom " "Elaborating entity \"blockram_system_v2_instruction_OCROM\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_instruction_OCROM:instruction_ocrom\"" {  } { { "platform_designer/synthesis/blockram_system_v2.vhd" "instruction_ocrom" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_instruction_OCROM.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_instruction_OCROM.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_instruction_OCROM.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_instruction_OCROM.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file blockram_system_v2_instruction_OCROM.hex " "Parameter \"init_file\" = \"blockram_system_v2_instruction_OCROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955085603 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v2_instruction_OCROM.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_instruction_OCROM.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955085603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfi1 " "Found entity 1: altsyncram_sfi1" {  } { { "db/altsyncram_sfi1.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altsyncram_sfi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955085647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955085647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sfi1 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\|altsyncram_sfi1:auto_generated " "Elaborating entity \"altsyncram_sfi1\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\|altsyncram_sfi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_leds blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_leds:leds " "Elaborating entity \"blockram_system_v2_leds\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_leds:leds\"" {  } { { "platform_designer/synthesis/blockram_system_v2.vhd" "leds" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f " "Elaborating entity \"blockram_system_v2_nios2f\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\"" {  } { { "platform_designer/synthesis/blockram_system_v2.vhd" "nios2f" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu " "Elaborating entity \"blockram_system_v2_nios2f_cpu\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f.v" "cpu" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955085728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_test_bench blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_test_bench:the_blockram_system_v2_nios2f_cpu_test_bench " "Elaborating entity \"blockram_system_v2_nios2f_cpu_test_bench\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_test_bench:the_blockram_system_v2_nios2f_cpu_test_bench\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_test_bench" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 5946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_ic_data_module blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_data_module:blockram_system_v2_nios2f_cpu_ic_data " "Elaborating entity \"blockram_system_v2_nios2f_cpu_ic_data_module\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_data_module:blockram_system_v2_nios2f_cpu_ic_data\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "blockram_system_v2_nios2f_cpu_ic_data" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 6948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_data_module:blockram_system_v2_nios2f_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_data_module:blockram_system_v2_nios2f_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_data_module:blockram_system_v2_nios2f_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_data_module:blockram_system_v2_nios2f_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_data_module:blockram_system_v2_nios2f_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_data_module:blockram_system_v2_nios2f_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086135 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955086135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jd1 " "Found entity 1: altsyncram_5jd1" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altsyncram_5jd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955086186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955086186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jd1 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_data_module:blockram_system_v2_nios2f_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated " "Elaborating entity \"altsyncram_5jd1\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_data_module:blockram_system_v2_nios2f_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_ic_tag_module blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_tag_module:blockram_system_v2_nios2f_cpu_ic_tag " "Elaborating entity \"blockram_system_v2_nios2f_cpu_ic_tag_module\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_tag_module:blockram_system_v2_nios2f_cpu_ic_tag\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "blockram_system_v2_nios2f_cpu_ic_tag" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 7014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_tag_module:blockram_system_v2_nios2f_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_tag_module:blockram_system_v2_nios2f_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_tag_module:blockram_system_v2_nios2f_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_tag_module:blockram_system_v2_nios2f_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_tag_module:blockram_system_v2_nios2f_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_tag_module:blockram_system_v2_nios2f_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086223 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955086223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a7d1 " "Found entity 1: altsyncram_a7d1" {  } { { "db/altsyncram_a7d1.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altsyncram_a7d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955086261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955086261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a7d1 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_tag_module:blockram_system_v2_nios2f_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_a7d1:auto_generated " "Elaborating entity \"altsyncram_a7d1\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_ic_tag_module:blockram_system_v2_nios2f_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_a7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_bht_module blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_bht_module:blockram_system_v2_nios2f_cpu_bht " "Elaborating entity \"blockram_system_v2_nios2f_cpu_bht_module\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_bht_module:blockram_system_v2_nios2f_cpu_bht\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "blockram_system_v2_nios2f_cpu_bht" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 7184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_bht_module:blockram_system_v2_nios2f_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_bht_module:blockram_system_v2_nios2f_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_bht_module:blockram_system_v2_nios2f_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_bht_module:blockram_system_v2_nios2f_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_bht_module:blockram_system_v2_nios2f_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_bht_module:blockram_system_v2_nios2f_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086291 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955086291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altsyncram_27d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955086329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955086329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27d1 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_bht_module:blockram_system_v2_nios2f_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated " "Elaborating entity \"altsyncram_27d1\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_bht_module:blockram_system_v2_nios2f_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_register_bank_a_module blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_register_bank_a_module:blockram_system_v2_nios2f_cpu_register_bank_a " "Elaborating entity \"blockram_system_v2_nios2f_cpu_register_bank_a_module\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_register_bank_a_module:blockram_system_v2_nios2f_cpu_register_bank_a\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "blockram_system_v2_nios2f_cpu_register_bank_a" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 8125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_register_bank_a_module:blockram_system_v2_nios2f_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_register_bank_a_module:blockram_system_v2_nios2f_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_register_bank_a_module:blockram_system_v2_nios2f_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_register_bank_a_module:blockram_system_v2_nios2f_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_register_bank_a_module:blockram_system_v2_nios2f_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_register_bank_a_module:blockram_system_v2_nios2f_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086353 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955086353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ic1 " "Found entity 1: altsyncram_8ic1" {  } { { "db/altsyncram_8ic1.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altsyncram_8ic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955086405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955086405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ic1 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_register_bank_a_module:blockram_system_v2_nios2f_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated " "Elaborating entity \"altsyncram_8ic1\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_register_bank_a_module:blockram_system_v2_nios2f_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_register_bank_b_module blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_register_bank_b_module:blockram_system_v2_nios2f_cpu_register_bank_b " "Elaborating entity \"blockram_system_v2_nios2f_cpu_register_bank_b_module\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_register_bank_b_module:blockram_system_v2_nios2f_cpu_register_bank_b\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "blockram_system_v2_nios2f_cpu_register_bank_b" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 8143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_mult_cell blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell " "Elaborating entity \"blockram_system_v2_nios2f_cpu_mult_cell\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_mult_cell" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 8600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONE10LP " "Parameter \"selected_device_family\" = \"CYCLONE10LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086465 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955086465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hkp2 " "Found entity 1: altera_mult_add_hkp2" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955086510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955086510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hkp2 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated " "Elaborating entity \"altera_mult_add_hkp2\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "altera_mult_add_rtl1" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone 10 LP " "Parameter \"selected_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955086613 ""}  } { { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955086613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086627 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086693 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086705 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086718 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086729 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086752 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086765 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086844 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086875 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086941 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955086945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_dc_tag_module blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_tag_module:blockram_system_v2_nios2f_cpu_dc_tag " "Elaborating entity \"blockram_system_v2_nios2f_cpu_dc_tag_module\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_tag_module:blockram_system_v2_nios2f_cpu_dc_tag\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "blockram_system_v2_nios2f_cpu_dc_tag" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 9022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_tag_module:blockram_system_v2_nios2f_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_tag_module:blockram_system_v2_nios2f_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_tag_module:blockram_system_v2_nios2f_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_tag_module:blockram_system_v2_nios2f_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_tag_module:blockram_system_v2_nios2f_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_tag_module:blockram_system_v2_nios2f_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 5 " "Parameter \"width_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087387 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955087387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kfc1 " "Found entity 1: altsyncram_kfc1" {  } { { "db/altsyncram_kfc1.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altsyncram_kfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955087425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955087425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kfc1 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_tag_module:blockram_system_v2_nios2f_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_kfc1:auto_generated " "Elaborating entity \"altsyncram_kfc1\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_tag_module:blockram_system_v2_nios2f_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_kfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_dc_data_module blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_data_module:blockram_system_v2_nios2f_cpu_dc_data " "Elaborating entity \"blockram_system_v2_nios2f_cpu_dc_data_module\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_data_module:blockram_system_v2_nios2f_cpu_dc_data\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "blockram_system_v2_nios2f_cpu_dc_data" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 9088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_data_module:blockram_system_v2_nios2f_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_data_module:blockram_system_v2_nios2f_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_data_module:blockram_system_v2_nios2f_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_data_module:blockram_system_v2_nios2f_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_data_module:blockram_system_v2_nios2f_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_data_module:blockram_system_v2_nios2f_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087452 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955087452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddf1 " "Found entity 1: altsyncram_ddf1" {  } { { "db/altsyncram_ddf1.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altsyncram_ddf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955087516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955087516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddf1 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_data_module:blockram_system_v2_nios2f_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated " "Elaborating entity \"altsyncram_ddf1\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_data_module:blockram_system_v2_nios2f_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_dc_victim_module blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_victim_module:blockram_system_v2_nios2f_cpu_dc_victim " "Elaborating entity \"blockram_system_v2_nios2f_cpu_dc_victim_module\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_victim_module:blockram_system_v2_nios2f_cpu_dc_victim\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "blockram_system_v2_nios2f_cpu_dc_victim" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 9200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_victim_module:blockram_system_v2_nios2f_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_victim_module:blockram_system_v2_nios2f_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_victim_module:blockram_system_v2_nios2f_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_victim_module:blockram_system_v2_nios2f_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_victim_module:blockram_system_v2_nios2f_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_victim_module:blockram_system_v2_nios2f_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955087575 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955087575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3d1 " "Found entity 1: altsyncram_k3d1" {  } { { "db/altsyncram_k3d1.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altsyncram_k3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955087644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955087644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3d1 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_victim_module:blockram_system_v2_nios2f_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated " "Elaborating entity \"altsyncram_k3d1\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_dc_victim_module:blockram_system_v2_nios2f_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_nios2_rtl" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 9772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 9977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_debug blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_debug:the_blockram_system_v2_nios2f_cpu_nios2_oci_debug " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_debug\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_debug:the_blockram_system_v2_nios2f_cpu_nios2_oci_debug\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci_debug" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955087998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_debug:the_blockram_system_v2_nios2f_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_debug:the_blockram_system_v2_nios2f_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_altera_std_synchronizer" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_debug:the_blockram_system_v2_nios2f_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_debug:the_blockram_system_v2_nios2f_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 634 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_debug:the_blockram_system_v2_nios2f_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_debug:the_blockram_system_v2_nios2f_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088012 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 634 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955088012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_break blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_break:the_blockram_system_v2_nios2f_cpu_nios2_oci_break " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_break\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_break:the_blockram_system_v2_nios2f_cpu_nios2_oci_break\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci_break" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_xbrk blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_xbrk:the_blockram_system_v2_nios2f_cpu_nios2_oci_xbrk " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_xbrk\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_xbrk:the_blockram_system_v2_nios2f_cpu_nios2_oci_xbrk\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci_xbrk" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_dbrk blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_dbrk:the_blockram_system_v2_nios2f_cpu_nios2_oci_dbrk " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_dbrk\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_dbrk:the_blockram_system_v2_nios2f_cpu_nios2_oci_dbrk\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci_dbrk" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_itrace blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_itrace:the_blockram_system_v2_nios2f_cpu_nios2_oci_itrace " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_itrace\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_itrace:the_blockram_system_v2_nios2f_cpu_nios2_oci_itrace\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci_itrace" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_dtrace blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_dtrace:the_blockram_system_v2_nios2f_cpu_nios2_oci_dtrace " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_dtrace\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_dtrace:the_blockram_system_v2_nios2f_cpu_nios2_oci_dtrace\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci_dtrace" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_td_mode blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_dtrace:the_blockram_system_v2_nios2f_cpu_nios2_oci_dtrace\|blockram_system_v2_nios2f_cpu_nios2_oci_td_mode:blockram_system_v2_nios2f_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_td_mode\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_dtrace:the_blockram_system_v2_nios2f_cpu_nios2_oci_dtrace\|blockram_system_v2_nios2f_cpu_nios2_oci_td_mode:blockram_system_v2_nios2f_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "blockram_system_v2_nios2f_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_fifo blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_fifo:the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_fifo\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_fifo:the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_compute_input_tm_cnt blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_fifo:the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo\|blockram_system_v2_nios2f_cpu_nios2_oci_compute_input_tm_cnt:the_blockram_system_v2_nios2f_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_fifo:the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo\|blockram_system_v2_nios2f_cpu_nios2_oci_compute_input_tm_cnt:the_blockram_system_v2_nios2f_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_fifo_wrptr_inc blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_fifo:the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo\|blockram_system_v2_nios2f_cpu_nios2_oci_fifo_wrptr_inc:the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_fifo:the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo\|blockram_system_v2_nios2f_cpu_nios2_oci_fifo_wrptr_inc:the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_fifo_cnt_inc blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_fifo:the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo\|blockram_system_v2_nios2f_cpu_nios2_oci_fifo_cnt_inc:the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_fifo:the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo\|blockram_system_v2_nios2f_cpu_nios2_oci_fifo_cnt_inc:the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_pib blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_pib:the_blockram_system_v2_nios2f_cpu_nios2_oci_pib " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_pib\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_pib:the_blockram_system_v2_nios2f_cpu_nios2_oci_pib\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci_pib" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_oci_im blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_im:the_blockram_system_v2_nios2f_cpu_nios2_oci_im " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_oci_im\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_oci_im:the_blockram_system_v2_nios2f_cpu_nios2_oci_im\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_oci_im" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_avalon_reg blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_avalon_reg:the_blockram_system_v2_nios2f_cpu_nios2_avalon_reg " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_avalon_reg\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_avalon_reg:the_blockram_system_v2_nios2f_cpu_nios2_avalon_reg\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_avalon_reg" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_nios2_ocimem blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_ocimem:the_blockram_system_v2_nios2f_cpu_nios2_ocimem " "Elaborating entity \"blockram_system_v2_nios2f_cpu_nios2_ocimem\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_ocimem:the_blockram_system_v2_nios2f_cpu_nios2_ocimem\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_nios2_ocimem" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_ociram_sp_ram_module blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_ocimem:the_blockram_system_v2_nios2f_cpu_nios2_ocimem\|blockram_system_v2_nios2f_cpu_ociram_sp_ram_module:blockram_system_v2_nios2f_cpu_ociram_sp_ram " "Elaborating entity \"blockram_system_v2_nios2f_cpu_ociram_sp_ram_module\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_ocimem:the_blockram_system_v2_nios2f_cpu_nios2_ocimem\|blockram_system_v2_nios2f_cpu_ociram_sp_ram_module:blockram_system_v2_nios2f_cpu_ociram_sp_ram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "blockram_system_v2_nios2f_cpu_ociram_sp_ram" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_ocimem:the_blockram_system_v2_nios2f_cpu_nios2_ocimem\|blockram_system_v2_nios2f_cpu_ociram_sp_ram_module:blockram_system_v2_nios2f_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_ocimem:the_blockram_system_v2_nios2f_cpu_nios2_ocimem\|blockram_system_v2_nios2f_cpu_ociram_sp_ram_module:blockram_system_v2_nios2f_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_ocimem:the_blockram_system_v2_nios2f_cpu_nios2_ocimem\|blockram_system_v2_nios2f_cpu_ociram_sp_ram_module:blockram_system_v2_nios2f_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_ocimem:the_blockram_system_v2_nios2f_cpu_nios2_ocimem\|blockram_system_v2_nios2f_cpu_ociram_sp_ram_module:blockram_system_v2_nios2f_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_ocimem:the_blockram_system_v2_nios2f_cpu_nios2_ocimem\|blockram_system_v2_nios2f_cpu_ociram_sp_ram_module:blockram_system_v2_nios2f_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_ocimem:the_blockram_system_v2_nios2f_cpu_nios2_ocimem\|blockram_system_v2_nios2f_cpu_ociram_sp_ram_module:blockram_system_v2_nios2f_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088194 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955088194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955088240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955088240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_ocimem:the_blockram_system_v2_nios2f_cpu_nios2_ocimem\|blockram_system_v2_nios2f_cpu_ociram_sp_ram_module:blockram_system_v2_nios2f_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_nios2_ocimem:the_blockram_system_v2_nios2f_cpu_nios2_ocimem\|blockram_system_v2_nios2f_cpu_ociram_sp_ram_module:blockram_system_v2_nios2f_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_debug_slave_wrapper blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper " "Elaborating entity \"blockram_system_v2_nios2f_cpu_debug_slave_wrapper\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_debug_slave_tck blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|blockram_system_v2_nios2f_cpu_debug_slave_tck:the_blockram_system_v2_nios2f_cpu_debug_slave_tck " "Elaborating entity \"blockram_system_v2_nios2f_cpu_debug_slave_tck\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|blockram_system_v2_nios2f_cpu_debug_slave_tck:the_blockram_system_v2_nios2f_cpu_debug_slave_tck\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" "the_blockram_system_v2_nios2f_cpu_debug_slave_tck" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_nios2f_cpu_debug_slave_sysclk blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|blockram_system_v2_nios2f_cpu_debug_slave_sysclk:the_blockram_system_v2_nios2f_cpu_debug_slave_sysclk " "Elaborating entity \"blockram_system_v2_nios2f_cpu_debug_slave_sysclk\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|blockram_system_v2_nios2f_cpu_debug_slave_sysclk:the_blockram_system_v2_nios2f_cpu_debug_slave_sysclk\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" "the_blockram_system_v2_nios2f_cpu_debug_slave_sysclk" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" "blockram_system_v2_nios2f_cpu_debug_slave_phy" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955088314 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955088314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088315 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_nios2_oci:the_blockram_system_v2_nios2f_cpu_nios2_oci\|blockram_system_v2_nios2f_cpu_debug_slave_wrapper:the_blockram_system_v2_nios2f_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v2_nios2f_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_switches blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_switches:switches " "Elaborating entity \"blockram_system_v2_switches\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_switches:switches\"" {  } { { "platform_designer/synthesis/blockram_system_v2.vhd" "switches" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"blockram_system_v2_mm_interconnect_0\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "platform_designer/synthesis/blockram_system_v2.vhd" "mm_interconnect_0" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955088806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2f_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2f_data_master_translator\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "nios2f_data_master_translator" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2f_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2f_instruction_master_translator\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "nios2f_instruction_master_translator" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_ocram_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_ocram_avalon_slave_translator\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "data_ocram_avalon_slave_translator" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2f_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2f_debug_mem_slave_translator\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "nios2f_debug_mem_slave_translator" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "switches_s1_translator" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:instruction_ocrom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:instruction_ocrom_s1_translator\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "instruction_ocrom_s1_translator" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2f_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2f_data_master_agent\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "nios2f_data_master_agent" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2f_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2f_instruction_master_agent\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "nios2f_instruction_master_agent" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:data_ocram_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:data_ocram_avalon_slave_agent\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "data_ocram_avalon_slave_agent" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:data_ocram_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:data_ocram_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:data_ocram_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:data_ocram_avalon_slave_agent_rsp_fifo\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "data_ocram_avalon_slave_agent_rsp_fifo" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2f_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2f_debug_mem_slave_agent\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "nios2f_debug_mem_slave_agent" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_router blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router:router " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_router\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router:router\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "router" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_router_default_decode blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router:router\|blockram_system_v2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_router_default_decode\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router:router\|blockram_system_v2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_router_001 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_router_001\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_001:router_001\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "router_001" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_router_001_default_decode blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_001:router_001\|blockram_system_v2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_001:router_001\|blockram_system_v2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_router_002 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_router_002\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_002:router_002\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "router_002" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_router_002_default_decode blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_002:router_002\|blockram_system_v2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_002:router_002\|blockram_system_v2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_router_003 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_router_003\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_003:router_003\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "router_003" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_router_003_default_decode blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_003:router_003\|blockram_system_v2_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_router_003_default_decode\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_003:router_003\|blockram_system_v2_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_router_006 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_router_006\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_006:router_006\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "router_006" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_router_006_default_decode blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_006:router_006\|blockram_system_v2_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_router_006_default_decode\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_router_006:router_006\|blockram_system_v2_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2f_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2f_data_master_limiter\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "nios2f_data_master_limiter" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 1851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "nios2f_debug_mem_slave_burst_adapter" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 6 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 13 to match size of target (6)" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699955089391 "|top_level_entity|blockram_system_v2:blockram_system_v2_inst|blockram_system_v2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2f_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:switches_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:switches_s1_burst_adapter\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "switches_s1_burst_adapter" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 2001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:switches_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:switches_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 6 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 13 to match size of target (6)" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699955089534 "|top_level_entity|blockram_system_v2:blockram_system_v2_inst|blockram_system_v2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_cmd_demux blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_cmd_demux\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "cmd_demux" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_cmd_demux_001 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 2159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_cmd_mux blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_cmd_mux\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "cmd_mux" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_cmd_mux_001 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_cmd_mux_001\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_rsp_demux blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_rsp_demux\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "rsp_demux" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_rsp_demux_001 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_rsp_demux_001\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 2290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_rsp_mux blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_rsp_mux\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "rsp_mux" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 2376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_rsp_mux_001 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 2399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_avalon_st_adapter blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_mm_interconnect_0:mm_interconnect_0\|blockram_system_v2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v2_irq_mapper blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_irq_mapper:irq_mapper " "Elaborating entity \"blockram_system_v2_irq_mapper\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_irq_mapper:irq_mapper\"" {  } { { "platform_designer/synthesis/blockram_system_v2.vhd" "irq_mapper" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller blockram_system_v2:blockram_system_v2_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|altera_reset_controller:rst_controller\"" {  } { { "platform_designer/synthesis/blockram_system_v2.vhd" "rst_controller" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer blockram_system_v2:blockram_system_v2_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer blockram_system_v2:blockram_system_v2_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"blockram_system_v2:blockram_system_v2_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955089831 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699955092467 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.14.10:44:57 Progress: Loading sldf49fbbb7/alt_sld_fab_wrapper_hw.tcl " "2023.11.14.10:44:57 Progress: Loading sldf49fbbb7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955097336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955099600 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955099742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955101120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955101328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955101535 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955101766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955101774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955101774 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699955102435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf49fbbb7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf49fbbb7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf49fbbb7/alt_sld_fab.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/ip/sldf49fbbb7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955102817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955102817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955103021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955103021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955103022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955103022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955103159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955103159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955103317 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955103317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955103317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955103457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955103457 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699955110688 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699955110688 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699955110688 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699955110688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955110735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110735 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955110735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cp01 " "Found entity 1: mult_cp01" {  } { { "db/mult_cp01.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/mult_cp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955110777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955110777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955110796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"blockram_system_v2:blockram_system_v2_inst\|blockram_system_v2_nios2f:nios2f\|blockram_system_v2_nios2f_cpu:cpu\|blockram_system_v2_nios2f_cpu_mult_cell:the_blockram_system_v2_nios2f_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699955110797 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699955110797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c011 " "Found entity 1: mult_c011" {  } { { "db/mult_c011.tdf" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/db/mult_c011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699955110838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955110838 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1699955112532 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1699955112532 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1699955112618 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1699955112618 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1699955112618 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1699955112618 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699955112641 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[0\] " "bidirectional pin \"lsasBus\[0\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[1\] " "bidirectional pin \"lsasBus\[1\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[2\] " "bidirectional pin \"lsasBus\[2\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[3\] " "bidirectional pin \"lsasBus\[3\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[4\] " "bidirectional pin \"lsasBus\[4\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[5\] " "bidirectional pin \"lsasBus\[5\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[6\] " "bidirectional pin \"lsasBus\[6\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[7\] " "bidirectional pin \"lsasBus\[7\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[8\] " "bidirectional pin \"lsasBus\[8\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[9\] " "bidirectional pin \"lsasBus\[9\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[10\] " "bidirectional pin \"lsasBus\[10\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[11\] " "bidirectional pin \"lsasBus\[11\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[12\] " "bidirectional pin \"lsasBus\[12\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[13\] " "bidirectional pin \"lsasBus\[13\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[14\] " "bidirectional pin \"lsasBus\[14\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[15\] " "bidirectional pin \"lsasBus\[15\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[16\] " "bidirectional pin \"lsasBus\[16\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[17\] " "bidirectional pin \"lsasBus\[17\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[18\] " "bidirectional pin \"lsasBus\[18\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[19\] " "bidirectional pin \"lsasBus\[19\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[20\] " "bidirectional pin \"lsasBus\[20\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[21\] " "bidirectional pin \"lsasBus\[21\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[22\] " "bidirectional pin \"lsasBus\[22\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[23\] " "bidirectional pin \"lsasBus\[23\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[24\] " "bidirectional pin \"lsasBus\[24\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[25\] " "bidirectional pin \"lsasBus\[25\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[26\] " "bidirectional pin \"lsasBus\[26\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[27\] " "bidirectional pin \"lsasBus\[27\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[28\] " "bidirectional pin \"lsasBus\[28\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[29\] " "bidirectional pin \"lsasBus\[29\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[30\] " "bidirectional pin \"lsasBus\[30\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[31\] " "bidirectional pin \"lsasBus\[31\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699955112830 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1699955112830 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 7590 -1 0 } } { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 4054 -1 0 } } { "platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 5869 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699955112902 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699955112902 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699955115416 "|top_level_entity|mcuUartRx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699955115416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955115837 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "107 " "107 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699955119526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955119840 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699955120368 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699955120368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955120596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi/287628/blockram_system_v2/output_files/blockram_system_v2.map.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi/287628/blockram_system_v2/output_files/blockram_system_v2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955122158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699955126640 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699955126640 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699955127159 "|top_level_entity|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699955127159 "|top_level_entity|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699955127159 "|top_level_entity|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699955127159 "|top_level_entity|mcuI2cScl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699955127159 "|top_level_entity|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699955127159 "|top_level_entity|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699955127159 "|top_level_entity|switches[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699955127159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4848 " "Implemented 4848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699955127159 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699955127159 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1699955127159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4513 " "Implemented 4513 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699955127159 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699955127159 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699955127159 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699955127159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699955127159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699955127249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 10:45:27 2023 " "Processing ended: Tue Nov 14 10:45:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699955127249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699955127249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699955127249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699955127249 ""}
