git clone --depth 1 --no-tags https://github.com/TaePoong719/RISCV_CPU_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/648002379
git clone --depth 1 --no-tags https://github.com/RiyaChordia/RISCV_and_ECC.git f:/verilog_sva_gh_scraper/data/full_repos/644380309
git clone --depth 1 --no-tags https://github.com/monica0325/CA_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/644299634
git clone --depth 1 --no-tags https://github.com/delidoktor/lattice_icestick_mba.git f:/verilog_sva_gh_scraper/data/full_repos/643226723
git clone --depth 1 --no-tags https://github.com/rgongw0414/2023-IC-Design-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/643218857
git clone --depth 1 --no-tags https://github.com/simgeozlemsarp/FB-CPU-RTL-TASARIMI.git f:/verilog_sva_gh_scraper/data/full_repos/644339355
git clone --depth 1 --no-tags https://github.com/Invariant64/Mips-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/644355733
git clone --depth 1 --no-tags https://github.com/JeewanthaUdeshika/8bit-Single-Cycle-Processor-in-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/645865654
git clone --depth 1 --no-tags https://github.com/EmirhanTemel/FPGA-Design-LabWorks.git f:/verilog_sva_gh_scraper/data/full_repos/645921067
git clone --depth 1 --no-tags https://github.com/meteorshowering/mips_singlecycleprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/643525014
git clone --depth 1 --no-tags https://github.com/hyperboli/Akilov_task_plis.git f:/verilog_sva_gh_scraper/data/full_repos/642481051
git clone --depth 1 --no-tags https://github.com/nosc3453/Thunderbird-Tail-Light-DE10-Lite-Edition.git f:/verilog_sva_gh_scraper/data/full_repos/643709863
git clone --depth 1 --no-tags https://github.com/mruchann/Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/643014453
git clone --depth 1 --no-tags https://github.com/Digitales-II/periferico_display.git f:/verilog_sva_gh_scraper/data/full_repos/643681719
git clone --depth 1 --no-tags https://github.com/HLingLu/Image-Processing-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/643047994
git clone --depth 1 --no-tags https://github.com/Gunashree13/IRIS-labs.git f:/verilog_sva_gh_scraper/data/full_repos/646539781
git clone --depth 1 --no-tags https://github.com/mustafaenes/Gomulu_Sistemler_Proje.git f:/verilog_sva_gh_scraper/data/full_repos/646724901
git clone --depth 1 --no-tags https://github.com/Crina20/smartSafeBox.git f:/verilog_sva_gh_scraper/data/full_repos/646492126
git clone --depth 1 --no-tags https://github.com/Aplace0927/CSED273-Digital-System-Design-Final.git f:/verilog_sva_gh_scraper/data/full_repos/647395820
git clone --depth 1 --no-tags https://github.com/sayoojkj/Verilog_FSM.git f:/verilog_sva_gh_scraper/data/full_repos/646895507
git clone --depth 1 --no-tags https://github.com/EldadHellerman/FPGA-programs.git f:/verilog_sva_gh_scraper/data/full_repos/644085282
git clone --depth 1 --no-tags https://github.com/amysamy2002/user_proj_aes.git f:/verilog_sva_gh_scraper/data/full_repos/643279509
git clone --depth 1 --no-tags https://github.com/LikaiZzz/HDLBits_Solution.git f:/verilog_sva_gh_scraper/data/full_repos/643421768
git clone --depth 1 --no-tags https://github.com/omkarmannepula/verilogHUB.git f:/verilog_sva_gh_scraper/data/full_repos/644522908
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/SINGLE-PORT-RAM-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/645496844
git clone --depth 1 --no-tags https://github.com/anamrzv/ArbiterRISCV.git f:/verilog_sva_gh_scraper/data/full_repos/645366046
git clone --depth 1 --no-tags https://github.com/omikami747/tinycpu.git f:/verilog_sva_gh_scraper/data/full_repos/645424386
git clone --depth 1 --no-tags https://github.com/5hayanB/test.git f:/verilog_sva_gh_scraper/data/full_repos/648893842
git clone --depth 1 --no-tags https://github.com/nicedayd/water.git f:/verilog_sva_gh_scraper/data/full_repos/649029936
git clone --depth 1 --no-tags https://github.com/pthomas/caravel_trig_functions.git f:/verilog_sva_gh_scraper/data/full_repos/649391528
git clone --depth 1 --no-tags https://github.com/Ramagond15/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642742419
git clone --depth 1 --no-tags https://github.com/sangeedh/Exploring_Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/648288385
git clone --depth 1 --no-tags https://github.com/Joanjajas/touch_control.git f:/verilog_sva_gh_scraper/data/full_repos/645941933
git clone --depth 1 --no-tags https://github.com/KT0331/IC_Contest.git f:/verilog_sva_gh_scraper/data/full_repos/643631503
git clone --depth 1 --no-tags https://github.com/nukeykt/Nuked-MD-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/656147255
git clone --depth 1 --no-tags https://github.com/bunny965/yolov5-fpga-hardware-acceleration.git f:/verilog_sva_gh_scraper/data/full_repos/653204147
git clone --depth 1 --no-tags https://github.com/FelipeFFerreira/ITA-CORES.git f:/verilog_sva_gh_scraper/data/full_repos/653334239
git clone --depth 1 --no-tags https://github.com/Omid-Zahed/8-bit-computer.git f:/verilog_sva_gh_scraper/data/full_repos/650117307
git clone --depth 1 --no-tags https://github.com/QingXia-Ela/gdou-curriculum-design-collect.git f:/verilog_sva_gh_scraper/data/full_repos/652526510
git clone --depth 1 --no-tags https://github.com/somhi/FlappyBird.git f:/verilog_sva_gh_scraper/data/full_repos/655286765
git clone --depth 1 --no-tags https://github.com/nukeykt/Nuked-OPN2-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/653768095
git clone --depth 1 --no-tags https://github.com/Misaka-N/TJCS-SingleCircleCPU54.git f:/verilog_sva_gh_scraper/data/full_repos/649716005
git clone --depth 1 --no-tags https://github.com/bol-edu/soclab-nthusp23.git f:/verilog_sva_gh_scraper/data/full_repos/655567455
git clone --depth 1 --no-tags https://github.com/DSJAHNAVI/100-Days-Of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/649747862
git clone --depth 1 --no-tags https://github.com/joswinemmanuel/Verilog-LAB-S4.git f:/verilog_sva_gh_scraper/data/full_repos/651482027
git clone --depth 1 --no-tags https://github.com/chili-chips-ba/openXC7-TetriSaraj.git f:/verilog_sva_gh_scraper/data/full_repos/652472402
git clone --depth 1 --no-tags https://github.com/falakian/Extract-text-from-image.git f:/verilog_sva_gh_scraper/data/full_repos/650570660
git clone --depth 1 --no-tags https://github.com/Hashmi-Vardhan/100-Days-Of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/650226337
git clone --depth 1 --no-tags https://github.com/siliconcompiler/scgallery.git f:/verilog_sva_gh_scraper/data/full_repos/651987281
git clone --depth 1 --no-tags https://github.com/Manistein/let-us-build-a-computer-system.git f:/verilog_sva_gh_scraper/data/full_repos/651320618
git clone --depth 1 --no-tags https://github.com/Subhashpadamata/100-DAYS-OF-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/651185460
git clone --depth 1 --no-tags https://github.com/Escapeey/CpuDesign-.git f:/verilog_sva_gh_scraper/data/full_repos/656469221
git clone --depth 1 --no-tags https://github.com/mahdizynali/verilog-digital-circuit-codes.git f:/verilog_sva_gh_scraper/data/full_repos/650192017
git clone --depth 1 --no-tags https://github.com/dh219/IDE_Adapter_Autoswap.git f:/verilog_sva_gh_scraper/data/full_repos/656640695
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/MatrixMonSTARS.git f:/verilog_sva_gh_scraper/data/full_repos/654275631
git clone --depth 1 --no-tags https://github.com/TAlmeida003/Sistema-de-Gestao-Digital-de-Acesso-Veicular.git f:/verilog_sva_gh_scraper/data/full_repos/656337754
git clone --depth 1 --no-tags https://github.com/kanna-akshay/100-DAYS-OF-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/652627813
git clone --depth 1 --no-tags https://github.com/efabless/openlane-ci-designs.git f:/verilog_sva_gh_scraper/data/full_repos/656185776
git clone --depth 1 --no-tags https://github.com/Melmaphother/ustc-codh-2023.git f:/verilog_sva_gh_scraper/data/full_repos/651954343
git clone --depth 1 --no-tags https://github.com/adhilsalim/CSL202.git f:/verilog_sva_gh_scraper/data/full_repos/655453500
git clone --depth 1 --no-tags https://github.com/Yahooyuan/ICALB-2023_sp.git f:/verilog_sva_gh_scraper/data/full_repos/651889658
git clone --depth 1 --no-tags https://github.com/MakarenaLabs/NES-KR260.git f:/verilog_sva_gh_scraper/data/full_repos/651239258
git clone --depth 1 --no-tags https://github.com/jcgs2503/FPGA-Based-Minecraft-Theme-3D-Arrow-Shooting-Game.git f:/verilog_sva_gh_scraper/data/full_repos/650259815
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-04.git f:/verilog_sva_gh_scraper/data/full_repos/654168628
git clone --depth 1 --no-tags https://github.com/jhead96/FPGA-based-NMR_spectrometer.git f:/verilog_sva_gh_scraper/data/full_repos/653152640
git clone --depth 1 --no-tags https://github.com/punzik/simbench.git f:/verilog_sva_gh_scraper/data/full_repos/652218127
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Router-Synchronizer-Day-071-.git f:/verilog_sva_gh_scraper/data/full_repos/655832683
git clone --depth 1 --no-tags https://github.com/SougataDe1/100daysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/651229842
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Pulse-Generator-Day-073-.git f:/verilog_sva_gh_scraper/data/full_repos/656824718
git clone --depth 1 --no-tags https://github.com/DuBirdFly/Dissertation.git f:/verilog_sva_gh_scraper/data/full_repos/650025471
git clone --depth 1 --no-tags https://github.com/cirofabianbermudez/curso_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/649916366
git clone --depth 1 --no-tags https://github.com/Gugugugugutian/WHU-CPU-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/651929252
git clone --depth 1 --no-tags https://github.com/yuuuuuuan/FPGA_Snake.git f:/verilog_sva_gh_scraper/data/full_repos/650904929
git clone --depth 1 --no-tags https://github.com/chengquan/riscv_openocd.git f:/verilog_sva_gh_scraper/data/full_repos/656463949
git clone --depth 1 --no-tags https://github.com/Paranoia-Code/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/653147815
git clone --depth 1 --no-tags https://github.com/tangzihengtzh/statemachine.git f:/verilog_sva_gh_scraper/data/full_repos/655532598
git clone --depth 1 --no-tags https://github.com/MobinaAbf/Logical-circuit-laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/651810894
git clone --depth 1 --no-tags https://github.com/johnwinans/2067-Z8S180.git f:/verilog_sva_gh_scraper/data/full_repos/655021465
git clone --depth 1 --no-tags https://github.com/Wissance/QmtechCycloneIVBoardDemos.git f:/verilog_sva_gh_scraper/data/full_repos/653048295
git clone --depth 1 --no-tags https://github.com/prodhan2/DSD_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/649849958
git clone --depth 1 --no-tags https://github.com/spacistor0408/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/649706184
git clone --depth 1 --no-tags https://github.com/Vinayak1409/Pipelined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/650409674
git clone --depth 1 --no-tags https://github.com/ludiwangfpga/foc-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/652529226
git clone --depth 1 --no-tags https://github.com/GeorgeDong32/FIADS.git f:/verilog_sva_gh_scraper/data/full_repos/652260752
git clone --depth 1 --no-tags https://github.com/wind4110/SystemDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/650451086
git clone --depth 1 --no-tags https://github.com/DrEden33773/single_cycle_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/653052004
git clone --depth 1 --no-tags https://github.com/1111394/didital-ic.git f:/verilog_sva_gh_scraper/data/full_repos/654604780
git clone --depth 1 --no-tags https://github.com/TheSonders/SDRAM_SVGA.git f:/verilog_sva_gh_scraper/data/full_repos/652303655
git clone --depth 1 --no-tags https://github.com/Karagatharavishal/Verilog-Decoded.git f:/verilog_sva_gh_scraper/data/full_repos/653755496
git clone --depth 1 --no-tags https://github.com/jerrita/refemv.git f:/verilog_sva_gh_scraper/data/full_repos/651769494
git clone --depth 1 --no-tags https://github.com/FoolgryGamer/multiplier_16-16.git f:/verilog_sva_gh_scraper/data/full_repos/650017963
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/FPGA_LORENZ_ATTRACTOR.git f:/verilog_sva_gh_scraper/data/full_repos/652261260
git clone --depth 1 --no-tags https://github.com/avdssrk/Sigmoid_Appr_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/652468733
git clone --depth 1 --no-tags https://github.com/abdelazeem201/DTMF.git f:/verilog_sva_gh_scraper/data/full_repos/651018777
git clone --depth 1 --no-tags https://github.com/ElTheScreeps/Fifo.git f:/verilog_sva_gh_scraper/data/full_repos/656901368
git clone --depth 1 --no-tags https://github.com/Sravanth-M/Radix-4-Booth-Multipler-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/653776520
git clone --depth 1 --no-tags https://github.com/Visruat/VSD-TCL.git f:/verilog_sva_gh_scraper/data/full_repos/653090278
git clone --depth 1 --no-tags https://github.com/yousefkhaled1750/Digital_system.git f:/verilog_sva_gh_scraper/data/full_repos/654786725
git clone --depth 1 --no-tags https://github.com/PickleCoop/SimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/656908701
git clone --depth 1 --no-tags https://github.com/mobslayer202/CSE145-FrankenServer.git f:/verilog_sva_gh_scraper/data/full_repos/649939485
