// Seed: 4158931135
module module_0 (
    output uwire id_0,
    input wire id_1,
    input uwire id_2,
    input supply0 id_3,
    input wand id_4,
    input uwire id_5
);
  parameter id_7 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd64
) (
    input wire id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 _id_6,
    input supply0 id_7,
    input wire id_8
);
  wire [1 : id_6] id_10, id_11;
  assign id_10 = id_1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_3,
      id_8,
      id_3,
      id_4
  );
  assign modCall_1.id_5 = 0;
  logic id_12;
  ;
endmodule
