/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire [11:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [27:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 8'h00;
    else _00_ <= in_data[13:6];
  assign celloutsig_1_11z = { celloutsig_1_6z[18:6], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z } !== { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_1_18z = { in_data[118:116], celloutsig_1_3z } !== { celloutsig_1_9z[7:5], celloutsig_1_11z };
  assign celloutsig_1_0z = in_data[130:121] !== in_data[186:177];
  assign celloutsig_1_2z = { in_data[121:109], celloutsig_1_0z, celloutsig_1_1z } !== in_data[180:166];
  assign celloutsig_0_2z = celloutsig_0_0z[3:1] !== celloutsig_0_0z[8:6];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z } !== celloutsig_1_6z[16:5];
  assign celloutsig_1_8z = { celloutsig_1_6z[8:6], celloutsig_1_4z, celloutsig_1_7z } !== { celloutsig_1_6z[4:1], celloutsig_1_1z };
  assign celloutsig_1_15z = celloutsig_1_6z[10:4] >> { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[94:83] - in_data[53:42];
  assign celloutsig_0_12z = celloutsig_0_0z[7:1] - { _00_[5:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[120:117] - { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[167:141], celloutsig_1_4z } - { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_6z[9:2], celloutsig_1_7z } - { in_data[118:111], celloutsig_1_3z };
  assign celloutsig_1_10z = { in_data[118:115], celloutsig_1_2z } - celloutsig_1_6z[14:10];
  assign celloutsig_1_19z = ~((celloutsig_1_2z & celloutsig_1_11z) | celloutsig_1_15z[0]);
  assign celloutsig_0_17z = ~((celloutsig_0_12z[3] & celloutsig_0_2z) | celloutsig_0_0z[4]);
  assign celloutsig_0_18z = ~((_00_[7] & celloutsig_0_0z[11]) | celloutsig_0_17z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | in_data[166]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_2z) | in_data[96]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_1z) | celloutsig_1_3z);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
