read -sv run_verilog_mid/adder_32b_22_63_0f83745bfd05b59ba245d6ebbf49ad98.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_22_63_0f83745bfd05b59ba245d6ebbf49ad98_yosys.v
