@W: MT529 :"e:\jaer\devicefirmwarepcblayout\latticemachxo\diglog10\sourcecode\wordregister.vhd":63:4:63:5|Found inferred clock clockgen|CLKOP_inferred_clock which controls 154 sequential elements including uMonitorTimestampRegister/StatexDP[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\jaer\devicefirmwarepcblayout\latticemachxo\diglog10\sourcecode\wordregister.vhd":63:4:63:5|Found inferred clock USBAER_top_level|IfClockxCI which controls 19 sequential elements including uADCRegister/StatexDP[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\jaer\devicefirmwarepcblayout\latticemachxo\diglog10\sourcecode\shiftregister.vhd":52:4:52:5|Found inferred clock USBAER_top_level|PC2xSIO which controls 144 sequential elements including shiftRegister_1/DataOutxDO[119:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\jaer\devicefirmwarepcblayout\latticemachxo\diglog10\sourcecode\shiftregister.vhd":65:4:65:5|Found inferred clock USBAER_top_level|PC1xSIO which controls 120 sequential elements including shiftRegister_1/StatexD[119:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
