// Seed: 4058836791
`resetall `timescale 1ps / 1ps
`define pp_1 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  type_4(
      .id_0(1), .id_1(1)
  );
endmodule
