// Seed: 1849531153
module module_0;
  wire id_2;
  assign id_1 = 1'b0;
  id_3(
      .id_0(1), .id_1(1)
  );
  uwire id_4;
  tri1  id_5;
  id_6 :
  assert property (@(id_6) 1'd0)
  else id_5 = 1;
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3
);
  wire id_5;
  assign id_5 = id_5;
  xnor primCall (id_0, id_1, id_2, id_5);
  module_0 modCall_1 ();
endmodule
