

Implementation tool: Xilinx Vivado v.2023.2
Project:             SCIG_CIF_0_1
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Mon Oct 28 13:43:14 +0700 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2615
FF:            1244
DSP:              0
BRAM:             8
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      9.587
Timing met
