[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_0: PrefetchEntryReq2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_1: PrefetchEntryReq2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.fpBusyTable: busy_count,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpBusyTable: busy_count,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intBusyTable: busy_count,             20265981
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: in_valid,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: in_fire,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: out_valid,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: out_fire,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: in_valid,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: in_fire,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: out_valid,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: out_fire,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_valid,               382013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_fire,               382013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_valid,               382013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_valid,               382013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_fire,               382013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_valid,               382013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_valid,               293966
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_fire,               293966
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_valid,               293966
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_valid,               293966
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_fire,               293966
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_valid,               293966
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: in_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: in_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: out_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.oldestSelection: oldest_override_0,                11648
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.oldestSelection: oldest_same_as_selected_0,                 1511
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.oldestSelection: oldest_same_as_selected_1,                11508
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_0_1,              3468227
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_1_2,               803840
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_2_3,               825877
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_3_4,               140520
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_4_5,               139591
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_5_6,                30153
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_6_7,                 9584
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_0_1,              3313518
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_1_2,              1070271
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_2_3,               884633
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_3_4,               132513
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_4_5,                15788
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_5_6,                 1069
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty0,               317330
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq0,                 6714
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty1,               607984
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq1,                12313
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                  849
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                 1632
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                  841
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                 1512
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                  821
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                 1590
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                  830
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                 1501
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_4,                  814
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_4,                 1524
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_5,                  839
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_5,                 1512
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_6,                  860
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_6,                 1536
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_7,                  860
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_7,                 1506
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: in_valid,              2781232
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: in_fire,              2670407
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: out_valid,              2685009
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: out_fire,              2670407
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_valid,              2781232
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_fire,              2670407
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_valid,              2685009
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_fire,              2670407
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.oldestSelection: oldest_override_0,                76726
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.oldestSelection: oldest_same_as_selected_0,                 4212
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.oldestSelection: oldest_same_as_selected_1,                75973
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_fire,                26459
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_stall,                  306
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Get_fire,                  167
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Get_stall,                    7
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquireBlock_fire,                12367
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquireBlock_stall,                  299
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquirePerm_fire,                13925
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_fire,                56531
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAckData_fire,                  334
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Grant_fire,                13925
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_GrantData_fire,                24734
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_ReleaseAck_fire,                17538
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Get_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Get_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_fire,                32066
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Release_fire,                 3010
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Release_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ReleaseData_fire,                29056
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ReleaseData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_E_channel_fire,                26292
[PERF ][time=             5417792] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_E_channel_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_fire,                43583
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_stall,                   33
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Get_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Get_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquireBlock_fire,                26880
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquireBlock_stall,                   28
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquirePerm_fire,                16703
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquirePerm_stall,                    5
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_fire,               112339
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Grant_fire,                16703
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_GrantData_fire,                53760
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_ReleaseAck_fire,                41876
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_fire,                 1256
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Get_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Get_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Probe_fire,                 1256
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_fire,                86069
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_stall,                  544
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAck_fire,                  195
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAckData_fire,                 2122
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAckData_stall,                   17
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Release_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Release_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ReleaseData_fire,                83752
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ReleaseData_stall,                  527
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_E_channel_fire,                43583
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_E_channel_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_fire,                19027
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_stall,                   59
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutFullData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutFullData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutPartialData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutPartialData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_LogicalData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_LogicalData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Get_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Get_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Hint_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Hint_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquireBlock_fire,                19027
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquireBlock_stall,                   59
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquirePerm_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquirePerm_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_fire,                55336
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAckData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAckData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_HintAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_HintAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Grant_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Grant_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_GrantData_fire,                38054
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_GrantData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_ReleaseAck_fire,                17282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_ReleaseAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_fire,                 1268
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutFullData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutFullData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutPartialData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutPartialData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_ArithmeticData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_ArithmeticData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_LogicalData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_LogicalData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Get_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Get_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Hint_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Hint_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Probe_fire,                 1268
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Probe_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_fire,                35854
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_stall,                  221
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAckData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAckData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_HintAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_HintAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAck_fire,                 1246
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAck_stall,                   23
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAckData_fire,                   44
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAckData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Release_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Release_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ReleaseData_fire,                34564
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ReleaseData_stall,                  198
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_E_channel_fire,                19027
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_E_channel_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_fire,                  229
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutFullData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutFullData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutPartialData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutPartialData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_LogicalData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_LogicalData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Get_fire,                  229
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Get_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Hint_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Hint_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquireBlock_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquireBlock_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquirePerm_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquirePerm_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_fire,                  458
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAckData_fire,                  458
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAckData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_HintAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_HintAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Grant_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Grant_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_GrantData_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_GrantData_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_ReleaseAck_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_ReleaseAck_stall,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.oldestSelection: oldest_override_0,                52646
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                12487
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_valid,               225782
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire,               225782
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire_first_issue,               225263
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success,               224051
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed,                 1731
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success_once,               223532
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed_once,                 1731
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_valid,               449888
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire,               449888
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire_first_issue,               449403
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success,               446497
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed,                 3391
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success_once,               446012
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed_once,                 3391
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_valid,               225271
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire,               225271
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire_first_issue,               224753
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss,                  501
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss_first_issue,                   48
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_valid,               447946
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire,               447946
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire_first_issue,               447461
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss,                  524
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss_first_issue,                   94
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_0,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_0,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_1,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_1,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_2,                14636
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_2,                14636
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_3,               285847
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_3,               285781
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_5,               247736
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_5,               247736
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_6,               448747
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_6,               448747
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_0_1,              3291021
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_1_2,              1098507
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_2_3,               892922
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_3_4,               119204
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_4_5,                15472
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_5_6,                  666
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_0_1,              3313518
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_1_2,              1070271
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_2_3,               884633
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_3_4,               132513
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_4_5,                15788
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_5_6,                 1069
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,                79784
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,                47479
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                32305
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,                 1214
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                  116
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,             21658365
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,              1203136
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,              4648505
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,               417452
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,               284544
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,                67291
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                14723
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                67291
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,              4648506
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,              4648505
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,               417452
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,               284544
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,                67291
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,                43202
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_valid,               523476
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire,               521771
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire_first_issue,               505908
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_out,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_dcache,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success,               530770
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed,               412310
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success_once,               512962
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed_once,               398299
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_valid,               289133
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire,               287225
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire_first_issue,               205632
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_out,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_dcache,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success,               282706
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed,               476507
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success_once,               198323
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed_once,               327243
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: in_valid,                 2010
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: in_fire,                  626
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: out_valid,                  582
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: out_fire,                  582
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.oldestSelection: oldest_override_0,                94178
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.oldestSelection: oldest_same_as_selected_0,                38553
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.oldestSelection: oldest_same_as_selected_1,                93659
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_fire,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_valid,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_fire,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_valid,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_fire,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_valid,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_fire,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_valid,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: in_valid,               253041
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: in_fire,               252975
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: out_valid,               253041
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: out_fire,               252975
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection: oldest_override_0,               701737
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,               152775
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_1,               620750
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,               607984
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                12313
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_fire,               382013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_valid,               382013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_valid,               382013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,               317330
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                 6714
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_fire,               293966
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_valid,               293966
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_valid,               293966
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_fire,                14714
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_valid,                14714
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_fire,                14636
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_valid,                14636
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    2
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                 1255
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                 2573
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_0: wrbypass_hit,                12274
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_0: wrbypass_miss,                 4002
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_1: wrbypass_hit,                 2202
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_1: wrbypass_miss,                  120
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_0: wrbypass_hit,                10407
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_0: wrbypass_miss,                 5869
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_1: wrbypass_hit,                 2071
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_1: wrbypass_miss,                  251
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_0: wrbypass_hit,                 7993
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_0: wrbypass_miss,                 8283
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_1: wrbypass_hit,                 1524
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_1: wrbypass_miss,                  798
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_0: wrbypass_hit,                 6067
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_0: wrbypass_miss,                10209
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_1: wrbypass_hit,                 1014
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_1: wrbypass_miss,                 1308
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                    4
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                   73
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                   39
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                  664
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                  171
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                   35
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                   11
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                 2771
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                 4096
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                   57
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                   27
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                73504
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                 6229
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                  125
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                   88
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,               101769
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                11310
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                  306
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                  111
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,               168337
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                20027
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                  732
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                  130
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,               272478
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                  172
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                  237
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,                41334
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,               945346
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,               424582
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,               540029
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                53322
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_data_nack,                13318
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_no_mshr,                13710
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_conflict,                41334
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,               485027
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,                35737
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,               449673
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,                71091
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,               490865
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,               527931
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,                14487
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,               766068
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,               481203
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,               308500
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                15705
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_data_nack,                 8530
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_no_mshr,                 1361
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_conflict,                14487
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,               246587
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,                38278
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,               238078
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,                46787
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,               297465
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,               300349
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: utilization,              6956433
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: waitInstr,              2406545
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: stall_cycle,              1211906
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: fake_tag_read_conflict,              1711414
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,              1711414
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                   10
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: in_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: in_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: out_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: in_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: in_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: out_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: in_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: in_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: out_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,             16253379
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,                29282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                 8535
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                 1841
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                 1311
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                   69
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                 5620
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                 1009
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                 1293
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                   48
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                 5825
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                  947
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                  241
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                   30
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                 2860
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                  739
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                  430
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                   35
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_hit,                 2406
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_miss,                  641
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_hit,                  216
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_miss,                   32
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_hit,                 1746
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_miss,                  653
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_hit,                  466
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_miss,                   50
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_hit,                 6540
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_miss,                 1174
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_hit,                  257
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_miss,                   50
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_hit,                 2134
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_miss,                  916
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_hit,                  745
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_miss,                   42
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                 1617
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                  516
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                  159
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                   44
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                 3549
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                  576
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                  123
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                   37
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                 2690
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                  373
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                   79
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                   61
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                 1518
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                  601
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                  120
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                   64
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_hit,                 1141
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_miss,                  402
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_hit,                  134
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_miss,                   54
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_hit,                 3656
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_miss,                  523
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_hit,                  379
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_miss,                   53
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_hit,                 1361
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_miss,                  480
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_hit,                   87
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_miss,                   51
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_hit,                 1752
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_miss,                  432
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_hit,                   72
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_miss,                   46
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                  408
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                  548
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                   33
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                   62
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                 5768
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                  490
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                   12
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                   53
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                 3068
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                  536
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                   22
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                   72
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                  275
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                  484
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                   11
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                   58
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_hit,                 1332
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_miss,                  494
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_hit,                    9
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_miss,                   57
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_hit,                  388
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_miss,                  502
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_hit,                   21
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_miss,                   69
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_hit,                12238
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_miss,                  491
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_hit,                    5
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_miss,                   61
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_hit,                 1207
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_miss,                  526
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_hit,                   25
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_miss,                   67
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                 2849
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                  840
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                  142
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                   18
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                 7978
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                  904
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                  314
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                   50
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                 6252
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                 1298
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                 1616
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                   44
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                 7742
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                 1773
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                 1194
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                  317
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_hit,                 3408
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_miss,                 1307
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_hit,                  320
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_miss,                   16
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_hit,                 3745
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_miss,                 1099
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_hit,                  957
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_miss,                   31
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_hit,                 2421
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_miss,                  960
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_hit,                  423
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_miss,                   39
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_hit,                 2218
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_miss,                  814
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_hit,                  873
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_miss,                  185
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_1_way_hit,               648340
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_1_way_hit,                  225
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0,                 3583
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0_has_empty,                 3340
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way0,               220286
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1,                 3333
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1_has_empty,                 3141
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way1,               142321
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2,                 3453
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2_has_empty,                 3231
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way2,               140484
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3,                 3307
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3_has_empty,                 3112
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way3,               143769
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: in_valid,                14072
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: in_fire,                14072
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: out_valid,                14054
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: out_fire,                14054
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_fire,               285781
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_valid,               285847
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_fire,               285781
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_valid,               285847
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,               680608
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_1,               121213
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_0,                17176
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                20219
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,               766068
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_1,                18422
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                24103
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,               945346
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,              1711414
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,                88240
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,               163020
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: in_valid,                  716
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: in_fire,                  716
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: out_valid,                  716
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: out_fire,                  716
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_valid,              3056357
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_fire,              1411468
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_valid,              2087405
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_fire,              2087405
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: in_valid,              3056357
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: in_fire,              1411468
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: out_valid,              2087405
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: out_fire,              2087405
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: st_rs_not_ready_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: sta_rs_not_ready_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: std_rs_not_ready_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: st_rs_not_ready_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: sta_rs_not_ready_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: std_rs_not_ready_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_bank_conflict,                 9231
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_updates,                10357
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_hits,                33563
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_bank_conflict,                  865
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_updates,                 1863
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_hits,                15637
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_bank_conflict,                  747
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_updates,                 1271
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_hits,                 6831
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_bank_conflict,                  657
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_updates,                 1056
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_hits,                 3668
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_bank_conflict,                  396
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_updates,                  666
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_hits,                 2756
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_select_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_oldest,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,             16253379
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: redirect_num,                29282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_num,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,             23906628
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,              1822560
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,               234033
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,               271068
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,               303217
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,               330758
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,               345038
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,               297797
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,               239513
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,               397601
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,               238592
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,               457063
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,               136106
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,               229067
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,                71941
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,                25922
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,                17516
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,              1274142
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,              1176207
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,              1822560
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,                29282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,              1419729
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access,               359019
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit,                  137
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill0,                    5
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill2,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill3,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill4,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill5,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit0,                   55
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit2,                    2
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit3,                   66
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit4,                   23
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit5,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access0,               147893
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access1,                18124
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access2,                22708
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access3,               114500
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access4,                19500
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access5,                37922
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access6,                29597
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access7,                16940
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access8,                18628
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access9,                50173
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access10,                47427
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access11,                48041
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access12,                 7463
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access13,                 9548
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access14,                27463
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access15,                48248
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access,               246034
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit,                   68
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill0,                    4
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill1,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill2,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill3,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill4,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill5,                    2
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit0,                   36
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit3,                   18
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit4,                   15
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit5,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access0,                10630
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access1,                 6076
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access2,                11678
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access3,                65417
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access4,                 6355
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access5,                 7514
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access6,                 6950
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access7,                 6209
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access8,                11992
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access9,                31432
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access10,                 6775
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access11,                49401
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access12,                 5933
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access13,                 4690
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access14,                10776
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access15,                 7118
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  168
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  121
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,             12145217
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,              2714900
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,               520100
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,               469427
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,               378185
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,               239816
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,               184606
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,               262909
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,               114718
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,               166185
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,                60282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,               102956
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,               203708
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,               203708
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,               647849
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,              2714901
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,               127797
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                 3762
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                 3762
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,             12145217
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,              3550642
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,              8825599
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_conflict,                 2106
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_0,                 1841
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_0,                 8535
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_0,                 1009
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_0,                 5620
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_0,                  947
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_0,                 5825
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_0,                  739
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_0,                 2860
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_0,                  641
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_0,                 2406
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_0,                  653
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_0,                 1746
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_0,                 1174
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_0,                 6540
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_0,                  916
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_0,                 2134
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_1,                   69
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_1,                 1311
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_1,                   48
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_1,                 1293
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_1,                   30
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_1,                  241
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_1,                   35
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_1,                  430
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_1,                   32
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_1,                  216
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_1,                   50
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_1,                  466
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_1,                   50
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_1,                  257
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_1,                   42
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_1,                  745
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_real_updates,                 4727
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_silent_updates_eliminated,                 6135
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_real_updates,                 2402
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_silent_updates_eliminated,                 4672
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_real_updates,                 3297
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_silent_updates_eliminated,                 3742
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_real_updates,                 2570
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_silent_updates_eliminated,                 1316
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_real_updates,                 1721
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_silent_updates_eliminated,                 1543
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_real_updates,                 1483
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_silent_updates_eliminated,                 1397
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_real_updates,                 3348
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_silent_updates_eliminated,                 4662
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_real_updates,                 1889
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_silent_updates_eliminated,                 1903
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_hits,               490984
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_update_req,                10862
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_0_updated,                 2303
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_0_updated,                 1610
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_1_updated,                  274
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_1_updated,                  967
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_update_req,                 7074
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_0_updated,                 1505
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_0_updated,                  782
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_1_updated,                  221
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_1_updated,                  944
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_update_req,                 7039
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_0_updated,                 1340
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_0_updated,                  715
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_1_updated,                  126
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_1_updated,                  751
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_update_req,                 3886
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_0_updated,                 1057
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_0_updated,                  634
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_1_updated,                  148
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_1_updated,                  571
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_update_req,                 3264
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_0_updated,                  879
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_0_updated,                  572
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_1_updated,                  148
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_1_updated,                  455
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_update_req,                 2880
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_0_updated,                  776
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_0_updated,                  391
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_1_updated,                  235
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_1_updated,                  620
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_update_req,                 8010
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_0_updated,                 1292
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_0_updated,                  772
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_1_updated,                  163
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_1_updated,                  683
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_update_req,                 3792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_0_updated,                  978
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_0_updated,                  481
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_1_updated,                  261
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_1_updated,                  758
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_conflict,                 1178
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_0,                  516
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_0,                 1617
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_0,                  576
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_0,                 3549
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_0,                  373
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_0,                 2690
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_0,                  601
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_0,                 1518
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_0,                  402
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_0,                 1141
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_0,                  523
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_0,                 3656
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_0,                  480
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_0,                 1361
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_0,                  432
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_0,                 1752
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_1,                   44
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_1,                  159
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_1,                   37
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_1,                  123
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_1,                   61
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_1,                   79
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_1,                   64
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_1,                  120
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_1,                   54
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_1,                  134
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_1,                   53
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_1,                  379
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_1,                   51
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_1,                   87
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_1,                   46
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_1,                   72
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_real_updates,                 1387
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_silent_updates_eliminated,                  944
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_real_updates,                 2454
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_silent_updates_eliminated,                 1820
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_real_updates,                  887
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_silent_updates_eliminated,                 2312
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_real_updates,                 1325
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_silent_updates_eliminated,                  967
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_real_updates,                 1198
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_silent_updates_eliminated,                  526
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_real_updates,                 1966
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_silent_updates_eliminated,                 2421
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_real_updates,                 1349
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_silent_updates_eliminated,                  630
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_real_updates,                 1184
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_silent_updates_eliminated,                 1117
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_hits,               171757
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_update_req,                 2331
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_0_updated,                  810
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_0_updated,                  479
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_1_updated,                  101
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_1_updated,                  432
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_update_req,                 4274
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_0_updated,                  942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_0_updated,                  582
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_1_updated,                   93
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_1_updated,                  453
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_update_req,                 3199
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_0_updated,                  660
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_0_updated,                  330
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_1_updated,                  125
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_1_updated,                  455
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_update_req,                 2292
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_0_updated,                  938
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_0_updated,                  544
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_1_updated,                  135
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_1_updated,                  529
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_update_req,                 1724
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_0_updated,                  723
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_0_updated,                  416
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_1_updated,                   97
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_1_updated,                  404
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_update_req,                 4387
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_0_updated,                  909
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_0_updated,                  634
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_1_updated,                  156
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_1_updated,                  431
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_update_req,                 1979
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_0_updated,                  701
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_0_updated,                  391
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_1_updated,                  114
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_1_updated,                  424
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_update_req,                 2301
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_0_updated,                  850
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_0_updated,                  605
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_1_updated,                   79
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_1_updated,                  324
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_conflict,                  793
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_0,                  548
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_0,                  408
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_0,                  490
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_0,                 5768
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_0,                  536
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_0,                 3068
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_0,                  484
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_0,                  275
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_0,                  494
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_0,                 1332
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_0,                  502
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_0,                  388
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_0,                  491
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_0,                12238
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_0,                  526
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_0,                 1207
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_1,                   62
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_1,                   33
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_1,                   53
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_1,                   12
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_1,                   72
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_1,                   22
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_1,                   58
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_1,                   11
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_1,                   57
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_1,                    9
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_1,                   69
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_1,                   21
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_1,                   61
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_1,                    5
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_1,                   67
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_1,                   25
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_real_updates,                  802
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_silent_updates_eliminated,                  244
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_real_updates,                  792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_silent_updates_eliminated,                 5531
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_real_updates,                  890
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_silent_updates_eliminated,                 2806
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_real_updates,                  745
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_silent_updates_eliminated,                   83
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_real_updates,                 1822
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_silent_updates_eliminated,                   69
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_real_updates,                  770
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_silent_updates_eliminated,                  210
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_real_updates,                 7109
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_silent_updates_eliminated,                 5686
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_real_updates,                  806
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_silent_updates_eliminated,                 1011
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_hits,               209641
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_update_req,                 1046
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_0_updated,                  689
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_0_updated,                  406
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_1_updated,                   86
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_1_updated,                  369
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_update_req,                 6323
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_0_updated,                  703
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_0_updated,                  394
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_1_updated,                   61
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_1_updated,                  370
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_update_req,                 3696
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_0_updated,                  705
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_0_updated,                  365
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_1_updated,                   89
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_1_updated,                  429
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_update_req,                  828
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_0_updated,                  629
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_0_updated,                  364
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_1_updated,                   69
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_1_updated,                  334
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_update_req,                 1891
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_0_updated,                  701
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_0_updated,                  455
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_1_updated,                   65
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_1_updated,                  311
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_update_req,                  980
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_0_updated,                  624
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_0_updated,                  356
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_1_updated,                   86
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_1_updated,                  354
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_update_req,                12795
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_0_updated,                  762
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_0_updated,                  513
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_1_updated,                   66
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_1_updated,                  315
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_update_req,                 1817
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_0_updated,                  714
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_0_updated,                  506
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_1_updated,                   88
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_1_updated,                  296
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_conflict,                 2142
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_0,                  840
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_0,                 2849
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_0,                  904
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_0,                 7978
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_0,                 1298
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_0,                 6252
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_0,                 1773
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_0,                 7742
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_0,                 1307
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_0,                 3408
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_0,                 1099
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_0,                 3745
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_0,                  960
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_0,                 2421
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_0,                  814
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_0,                 2218
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_1,                   18
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_1,                  142
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_1,                   50
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_1,                  314
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_1,                   44
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_1,                 1616
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_1,                  317
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_1,                 1194
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_1,                   16
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_1,                  320
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_1,                   31
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_1,                  957
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_1,                   39
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_1,                  423
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_1,                  185
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_1,                  873
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_real_updates,                 1897
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_silent_updates_eliminated,                 1945
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_real_updates,                 3003
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_silent_updates_eliminated,                 6212
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_real_updates,                 3771
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_silent_updates_eliminated,                 5085
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_real_updates,                 5863
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_silent_updates_eliminated,                 4704
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_real_updates,                 2169
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_silent_updates_eliminated,                 2756
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_real_updates,                 3843
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_silent_updates_eliminated,                 1954
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_real_updates,                 1792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_silent_updates_eliminated,                 1922
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_real_updates,                 1718
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_silent_updates_eliminated,                 2340
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_hits,               457043
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_update_req,                 3842
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_0_updated,                 1175
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_0_updated,                  402
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_1_updated,                   64
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_1_updated,                  837
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_update_req,                 9215
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_0_updated,                 1153
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_0_updated,                  880
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_1_updated,                  159
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_1_updated,                  432
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_update_req,                 8856
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_0_updated,                 1298
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_0_updated,                  464
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_1_updated,                  185
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_1_updated,                 1019
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_update_req,                10567
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_0_updated,                 1590
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_0_updated,                 1317
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_1_updated,                  241
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_1_updated,                  514
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_update_req,                 4925
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_0_updated,                 1266
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_0_updated,                  372
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_1_updated,                   67
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_1_updated,                  961
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_update_req,                 5797
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_0_updated,                  952
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_0_updated,                  770
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_1_updated,                  156
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_1_updated,                  338
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_update_req,                 3714
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_0_updated,                 1108
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_0_updated,                  413
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_1_updated,                  128
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_1_updated,                  823
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_update_req,                 4058
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_0_updated,                  991
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_0_updated,                  745
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_1_updated,                  260
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_1_updated,                  506
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: in_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: in_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: out_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_recover,                  478
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_redirect_recover,                52602
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_dispatch_bypass_0,               211445
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_dispatch_bypass_1,               451461
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_select_0,                 3245
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_select_1,                 3537
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_oldest,                11648
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_oldest_override_select_0,                11648
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_0_0,                 5312
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_1_0,                 1099
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_0_1,                 8774
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_1_1,                22031
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_fire_0,               468593
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_valid_0,               468593
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: srcState_ready_0,              5234226
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: load_wait_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_fire_1,               214561
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_valid_1,               214561
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: srcState_ready_1,              5288306
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: load_wait_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_fire_0,               225782
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_valid_0,               225782
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_not_first_issue_0,                  519
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_fire_1,               453310
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_valid_1,               453310
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_not_first_issue_1,                  485
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_0,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_0,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_1,                   60
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_1,                   60
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_2,                  153
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_2,                  152
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_2_0,                   11
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_3,                15716
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_3,                15685
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_3_0,                   40
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_4,                34895
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_4,                34813
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_4_0,                  428
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_5,                68171
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_5,                67979
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_5_0,                 1553
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_6,               129936
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_6,               129322
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_6_0,                 6315
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_7,               218128
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_7,               217307
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_7_0,                36141
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_8,               105860
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_8,               105582
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_8_0,                 2606
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_9,                57730
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_9,                57611
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_9_0,                  410
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_10,                28269
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_10,                28219
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_10_0,                  226
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_11,                12615
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_11,                12599
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_11_0,                   10
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_12,                 9793
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_12,                 9753
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_12_0,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_13,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_13,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_13_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_14_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_15,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_15,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_15_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: redirect_num,                29282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_num,               680674
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_num_0_1,              4953518
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_num_1_2,               464274
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: in_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: in_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: out_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_hit,                 9592
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_miss,                  765
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_hit,                 1089
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_miss,                  774
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_hit,                  639
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_miss,                  632
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_hit,                  583
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_miss,                  473
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_hit,                  331
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_miss,                  335
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: in_valid,                 2010
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: in_fire,                  626
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: out_valid,                  582
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: out_fire,                  582
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_hits,               320141
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_misses,              1247940
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_hits,               511314
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_misses,                13901
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_req,               525215
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_ignored,               487777
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_updated,                37438
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: in,              4406963
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: utilization,              6894646
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: waitInstr,              2502605
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_dispatch,              1278262
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_int,                  160
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_walk,                 1234
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: move_instr_count,               273774
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: fused_lui_load_instr_count,                 8625
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                 2257
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_dispatch_bypass_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_select_0,                   13
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_oldest,                12487
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                12487
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: fast_blocked_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_0_0,                   16
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_fire_0,                11398
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_valid_0,                11398
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: srcState_ready_0,              9292952
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_fire_1,                 3575
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_valid_1,                 3575
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: srcState_ready_1,              9521879
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_fire_0,                14714
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_valid_0,                14714
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_1,                    4
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_1,                    4
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_1_0,                    4
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_1_1,                    4
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_2,                   86
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_2,                   85
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_2_0,                   66
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_2_1,                   40
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_3,                11169
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_3,                11146
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_3_0,                 8581
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_3_1,                  706
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_4,                 3441
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_4,                 3422
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_4_0,                  801
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_4_1,                  543
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_5,                   51
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_5,                   51
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_5_0,                   38
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_5_1,                   43
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_6,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_6,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_6_0,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_7,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_7,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_7_0,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_7_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: redirect_num,                29282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_num,                14922
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_num_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_dispatch_bypass_0,               138728
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_dispatch_bypass_1,               498883
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_select_0,                73448
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_select_1,                26789
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_oldest,                76664
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_oldest_override_select_0,                76664
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_0_0,                20647
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_1_0,                 1933
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_2_0,                 7163
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_3_0,                14536
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_0_1,                12009
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_1_1,                 6019
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_2_1,                 3147
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_3_1,                 4345
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_fire_0,               564802
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_valid_0,               564802
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: srcState_ready_0,              5115998
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: load_wait_0,                  405
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_fire_1,               156295
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_valid_1,               156295
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: srcState_ready_1,              5162112
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: load_wait_1,                  202
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_fire_0,               287230
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_valid_0,               289133
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_not_first_issue_0,                82202
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_fire_1,               521772
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_valid_1,               523476
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_not_first_issue_1,                17376
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_0,                  426
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_0,                  421
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_0_0,                  134
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_1,                 1490
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_1,                 1478
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_1_0,                  417
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_2,                10529
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_2,                10468
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_2_0,                  953
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_3,                24763
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_3,                24571
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_3_0,                 2979
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_4,                51717
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_4,                51218
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_4_0,                 6929
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_5,               110534
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_5,               108884
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_5_0,                11555
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_6,               170350
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_6,               168879
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_6_0,                21323
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_7,               268855
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_7,               267267
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_7_0,                32027
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_8,                81811
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_8,                81298
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_8_0,                 6932
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_9,                43516
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_9,                43180
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_9_0,                 2082
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_10,                22263
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_10,                22071
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_10_0,                  622
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_11,                13305
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_11,                13219
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_11_0,                   45
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_12,                10359
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_12,                10303
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_12_0,                   23
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_13,                 5476
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_13,                 5452
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_13_0,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_14,                  184
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_14,                  183
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_14_0,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_15,                  115
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_15,                  112
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_15_0,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: redirect_num,                29282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_num,               716199
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_num_0_1,              4783778
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_num_1_2,               634014
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_dispatch_bypass_0,               188872
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_dispatch_bypass_1,               330555
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_select_0,                11639
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_select_1,                52714
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_oldest,                94178
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_oldest_override_select_0,                94178
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_fire_0,               468593
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_valid_0,               468593
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: srcState_ready_0,              4693281
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_fire_1,               214561
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_valid_1,               214561
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: srcState_ready_1,              5070764
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_fire_0,               293966
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_valid_0,               293966
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_fire_1,               382013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_valid_1,               382013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_0,                   41
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_0,                   41
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_0_0,                   41
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_1,                   86
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_1,                   86
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_1_0,                   86
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_2,                  473
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_2,                  473
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_2_0,                  467
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_3,                 1664
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_3,                 1663
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_3_0,                 1583
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_4,                 5184
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_4,                 5154
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_4_0,                 3745
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_5,                25343
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_5,                25253
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_5_0,                10453
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_6,               151015
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_6,               150536
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_6_0,                34947
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_7,               280305
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_7,               279405
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_7_0,                79829
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_8,               136728
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_8,               136403
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_8_0,                11803
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_9,                73197
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_9,                73081
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_9_0,                 4713
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_10,                 2604
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_10,                 2588
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_10_0,                 1550
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_11,                  610
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_11,                  588
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_11_0,                  535
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_12,                  409
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_12,                  409
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_12_0,                  405
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_13,                  283
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_13,                  283
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_13_0,                  283
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_14,                    2
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_14,                    2
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_14_0,                    2
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_15,                   14
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_15,                   14
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_15_0,                   14
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: redirect_num,                29282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_num,               680674
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_num_0_1,              4958739
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_num_1_2,               459053
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count,                  185
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source0,                   15
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source1,                  170
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_busy,                 8296
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_idle,              5409497
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: resp_blocked,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_count,                  201
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_cycle,                 7704
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_hit,                75913
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_miss,                29914
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_valid,               462823
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire,               462823
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire_first_issue,               450441
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss,                26095
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_first_issue,                23488
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: full_forward,                76394
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_full_forward,                  414
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay,                17213
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_tlb_miss,                  467
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache,                 9077
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: stall_out,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_valid,               264203
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire,               264203
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire_first_issue,               195275
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss,                30753
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_first_issue,                14760
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: full_forward,                32089
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_full_forward,                  241
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay,                12111
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_tlb_miss,                 1697
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache,                 1113
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: stall_out,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_valid,               757727
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire,               757727
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire_first_issue,               525339
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss,                48870
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss_first_issue,                36012
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: stall_out,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_valid,               939508
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire,               939508
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire_first_issue,               908698
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss,                43490
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss_first_issue,                42533
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: stall_out,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req,                   24
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: resp,                   24
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_blank,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: resp_blank,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_blank_ignore_ready,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req,                  288
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp,                  288
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank,                   12
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank_ignore_ready,                   12
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank_ignore_ready,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization,             10982724
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_0_1,              2533517
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_1_2,               758898
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_2_3,               462444
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_3_4,               348600
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_4_5,               358061
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_5_6,               262152
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_6_7,               242702
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_7_8,               131649
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_8_9,               145486
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_9_10,                34924
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_10_11,                53272
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_11_12,                20142
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_12_13,                21453
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_13_14,                11450
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_14_15,                14911
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_15_16,                18131
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full,                18131
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: exHalf,               174283
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: empty,              2533518
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: rollback,                  259
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCycle,               137287
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCnt,                 3861
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: refill,                35870
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_success,                43425
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_blocked,                  701
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization_miss,               808098
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_count,                   42
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_count_filtered,                   24
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_count,                   24
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_cycle,                 1151
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_resp_count,                   22
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_resp_count,                   24
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: inflight_cycle,                 1039
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter0,              5416754
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter1,                  885
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter2,                  154
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,               369080
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,              1462953
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,              2817415
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,               768344
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,              1342250
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,               657960
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,               466909
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,               191051
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,               148419
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,               143021
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,              5218097
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,               169592
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: canInserts_0,              4079206
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: canInserts_1,              4146002
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,               116793
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                25504
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                  724
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count,                 3338
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count_filtered,                  257
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_count,                  288
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_cycle,                10017
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_resp_count,                  274
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_resp_count,                  288
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: inflight_cycle,                 9782
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter0,              5408011
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter1,                 8932
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter2,                  842
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter3,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_dispatch_bypass_0,               203098
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_dispatch_bypass_1,               790057
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_select_0,               226782
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_select_1,               402015
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_oldest,               701737
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_oldest_override_select_0,               701737
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: fast_blocked_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: fast_blocked_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_0_0,               279264
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_1_0,               243836
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_2_0,                10451
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_3_0,                70911
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_4_0,               172850
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_0_1,               149076
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_1_1,               170800
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_2_1,                  527
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_3_1,                20488
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_4_1,                72585
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_fire_0,              1524843
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_valid_0,              1532173
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: srcState_ready_0,              9292952
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_fire_1,               840547
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_valid_1,               847819
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: srcState_ready_1,              9521879
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_fire_0,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_valid_0,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_fire_1,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_valid_1,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_0,                 5246
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_0,                 5232
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_0_0,                 3865
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_0_1,                  425
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_1,                13422
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_1,                13380
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_1_0,                 8897
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_1_1,                 2721
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_2,                34554
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_2,                34452
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_2_0,                26359
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_2_1,                10753
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_3,                64591
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_3,                64338
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_3_0,                51816
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_3_1,                16817
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_4,               114551
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_4,               114017
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_4_0,                78317
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_4_1,                30378
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_5,               210192
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_5,               208839
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_5_0,               121860
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_5_1,                44987
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_6,               435683
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_6,               432921
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_6_0,               196903
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_6_1,                67860
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_7,               615521
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_7,               611621
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_7_0,               201175
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_7_1,                57172
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_8,               384447
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_8,               382377
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_8_0,               216044
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_8_1,                63236
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_9,               209151
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_9,               207663
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_9_0,               141259
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_9_1,                57186
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_10,               116116
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_10,               115534
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_10_0,                89323
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_10_1,                27110
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_11,                65603
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_11,                65334
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_11_0,                51224
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_11_1,                19235
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_12,                35285
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_12,                35222
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_12_0,                32723
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_12_1,                11275
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_13,                11273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_13,                11244
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_13_0,                 9099
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_13_1,                 1375
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_14,                 4314
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_14,                 4311
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_14_0,                 1847
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_14_1,                 2180
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_15,                 3740
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_15,                 3730
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_15_0,                 1840
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_15_1,                 1574
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: redirect_num,                29282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_num,              2350644
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_num_0_1,              3778334
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_num_1_2,              1639458
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward,                 6860
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_try,               478843
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail,               471983
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_cancelled,               433142
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_wakeup_mismatch,                28177
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_op_not_ld,                 8986
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_addr_align,                   14
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_set_mismatch,                 1664
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward,                 2267
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_try,               423575
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail,               421308
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_cancelled,               368956
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_wakeup_mismatch,                49416
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_op_not_ld,                 2566
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_addr_align,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_set_mismatch,                  369
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_count,                   29
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_block,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state1,                   29
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util0,              5417229
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util0,              5417765
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util0,              5417274
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util1,                  205
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util1,                   28
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util1,                  200
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util2,                  341
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util2,                  304
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util3,                   18
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util3,                   15
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_count,                   28
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_cycle,                  519
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: blocked_in,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access0,              2283941
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss0,                  229
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access1,              1145859
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss1,                  330
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_count,                   22
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_pf_count,                   11
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,               181178
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,               181697
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                   48
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                  502
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access1,               369679
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access1,               370164
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss1,                   99
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss1,                  529
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                   49
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                   12
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,               390818
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,               616585
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                36147
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                49115
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access1,               731290
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access1,               763552
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss1,                42500
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss1,                43531
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                  228
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                   46
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                 6587
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                 6151
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    5
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_0,                  714
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_0,                 1663
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_0,                 2861
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                  102
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                  282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_0,                   95
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_0,                  318
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_0,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_0,                   46
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_0,                 5015
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_0,                    9
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_0,                 1207
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_0,                   45
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: fused_instr,                27947
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access,                  335
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit,                  124
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit,                   14
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit,                   18
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit,                  100
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit,                  118
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access,                  211
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit,                  100
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit,                   15
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit,                    6
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit,                    6
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access_first,                  317
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_first,                  124
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_first,                   13
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_first,                   18
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_first,                   88
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_first,                  106
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre_first,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre_first,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access_first,                  211
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_first,                  100
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_first,                   15
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_first,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_first,                    6
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_first,                    6
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre_first,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre_first,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: rwHarzad,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: out_blocked,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex0,                  280
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex1,                   45
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex2,                   30
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex3,                    6
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex0,                   43
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex1,                    4
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex0,                   17
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex1,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex0,                   50
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex1,                   56
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex0,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex1,                    5
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex2,                    2
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex3,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex0,                    4
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex1,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex0,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex1,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex0,                   90
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex1,                   90
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill,                   16
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill,                    5
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill,                    9
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill,                  180
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: reset_timeout,                   83
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsx,                  105
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysx,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsy,                   30
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysy,                  108
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_should_strict,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_strict_failed,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_reset_u,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_write_blocks_read,                14424
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_pred,                10824
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_commit,                10039
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_pred,                  152
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_commit,                   92
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_pred,                  122
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_commit,                   85
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_pred,                14269
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_commit,                11976
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_pred,                 2396
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_commit,                 1539
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_pred,                  149
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_commit,                   95
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_pred,                   61
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_commit,                   55
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_pred,                  945
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_commit,                  861
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_pred,                 1296
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_commit,                  956
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_pred,                   56
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_commit,                   50
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_pred,                   60
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_commit,                   51
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_pred,                  716
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_commit,                  660
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_pred,                  951
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_commit,                  769
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_pred,                   74
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_commit,                   60
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_pred,                   40
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_commit,                   40
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_pred,                  233
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_commit,                  223
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_pred,                  696
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_commit,                  417
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_pred,                   48
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_commit,                   44
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_pred,                16642
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_commit,                14061
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_pred,                16163
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_commit,                13720
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_pred,                  479
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_commit,                  341
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_pred,                  283
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_commit,                  231
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_pred,              1214338
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_commit,                 7944
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_pred,                  196
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_commit,                  110
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: updated,                22005
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waittable_load_wait,                 1400
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_wait,                  631
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: in,              4367449
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: empty,              1788285
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: utilization,              6414185
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waitInstr,              2057991
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_rob,               455669
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_int_dq,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_ls_dq,               244481
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,              3726254
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: access,              1310076
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: hit,              1260609
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: access0,               198488
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: access1,              1062121
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: refill0,                    9
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: refill1,                    6
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access,               246034
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: hit,               197022
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access0,                67707
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access1,                 2037
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access2,                 6893
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access3,               121691
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill0,                   10
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill1,                   12
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill2,                   13
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill3,                   14
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access,               359019
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: hit,               322695
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access0,               148972
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access1,               151804
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access2,                76592
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access3,               132231
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill0,                   52
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill1,                   41
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill2,                   75
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill3,                   60
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,               812609
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_0_1,              4783778
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,               634014
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,              1355071
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_0_1,              4839844
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,               577948
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,              2167680
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access,              1310076
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: hit,                 4065
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access0,                    9
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access1,                 1264
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access2,                 1737
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access3,                 1059
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill0,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill1,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill2,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill3,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_0,              1125273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_1,              1184942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_2,                14714
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_3,               285781
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_0_1,              3583560
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_1_2,              1089079
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_2_3,               713906
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_3_4,                31247
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,              2519080
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,                29282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                23536
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                 1906
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,               218061
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,              1244509
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,               855948
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                14603
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                 6254
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                 1162
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                 2891
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,              1094726
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                10589
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,              1094726
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,               584894
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,               585080
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,               578196
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                23536
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,               506961
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                 2854
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,               577138
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                 5088
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                 1058
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                 1586
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                   38
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_valid,              4772414
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_fire,              4757812
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_valid,              4778456
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_fire,              4774783
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: in_valid,                32090
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: in_fire,                32090
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: out_valid,                32090
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: out_fire,                32090
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.waittable: wait_table_bit_set,              3152190
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_dispatch_bypass_0,               232140
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_select_0,                 2317
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_oldest,                52646
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_oldest_override_select_0,                52646
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: allocate_fire_0,               290044
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: allocate_valid_0,               290044
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: srcState_ready_0,              9292952
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_fire_0,               285781
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_valid_0,               285847
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_0,               247436
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_0,               246318
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_0_0,                42534
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_1,                31525
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_1,                31335
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_1_0,                 7210
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_1_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_2,                 7044
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_2,                 7032
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_2_0,                  229
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_2_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_3,                 1099
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_3,                 1099
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_3_0,                    5
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_3_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_4_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_4_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_5_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_5_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_6_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_6_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_7_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_7_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: redirect_num,                29282
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: allocate_num,               288543
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_num_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,             40362928
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,              3800969
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,                22906
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                 6376
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                23321
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,              2519080
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,              1264084
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,               110836
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,              2758851
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4,                 5496
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                  538
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3,                32700
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6,               100497
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                 8675
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,                75585
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,                23530
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4,                 1235
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,                42677
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,               763687
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8,                28350
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                 9145
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3,                68610
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8,                 5666
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                52563
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3,                 1407
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                  867
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8,                 2982
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,                96434
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8,               305872
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,               215461
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                 1694
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4,               267164
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5,               261055
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4,                32495
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2,                 1513
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                  414
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5,                 4839
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                 1960
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                 1166
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                  638
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                 3172
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2,                61970
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7,                 1193
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,               487777
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1,                78866
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,                75633
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1,                 3323
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                  757
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1,                  804
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,               533642
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    7
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,                20075
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5,                28549
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1,                60324
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                 1613
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6,                 1229
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2,               105346
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,               511307
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                   45
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,               130366
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                10820
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1,                33632
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6,                 1439
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,               741918
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,               401316
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,                21613
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6,               101498
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2,                32223
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                 1194
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                 1151
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,                21769
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7,              1069621
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,               111842
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5,                68077
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                 8388
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3,                 1267
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3,                97187
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                  515
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                  299
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0,                12819
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5,                 1088
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7,                89547
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                13908
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2,                 1286
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4,                66220
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,               553717
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                11458
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                 4082
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,               523285
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7,                49669
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8,              3909655
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7,                 2671
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6,                37348
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_read_hits,               439939
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_read_misses,              1128142
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hits,               353335
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_misses,               171880
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_read_hit_pred_miss,                14055
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_0,                 9760
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_0,                 7319
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_0,                68867
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_1,                17333
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_1,                14935
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_1,                63908
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_2,                11163
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_2,                 8573
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_2,                67046
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_3,                 9286
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_3,                 6044
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_3,                62685
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_4,                 9751
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_4,                 7211
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_4,                62443
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_5,                26570
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_5,                24657
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_5,                67138
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_6,                19609
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_6,                16536
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_6,                66444
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_7,                11919
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_7,                 8548
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_7,                65127
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_8,                 9480
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_8,                 6756
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_8,                66036
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_9,                16637
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_9,                14285
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_9,                64168
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_10,                12274
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_10,                 8637
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_10,                65808
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_11,                10597
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_11,                 7916
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_11,                64040
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_12,                16227
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_12,                13765
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_12,                64718
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_13,                 9719
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_13,                 6980
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_13,                68066
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_14,                11780
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_14,                 9388
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_14,                63343
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_15,                 9439
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_15,                 6784
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_15,                66388
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_16,                11630
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_16,                 9206
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_16,                70759
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_17,                18566
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_17,                15331
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_17,                65196
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_18,                18807
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_18,                16229
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_18,                66450
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_19,                17549
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_19,                15099
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_19,                63315
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_20,                 9090
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_20,                 6909
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_20,                64601
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_21,                19561
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_21,                16835
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_21,                64127
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_22,                 9321
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_22,                 6986
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_22,                64194
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_23,                 9298
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_23,                 6645
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_23,                65253
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_24,                17039
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_24,                14183
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_24,                63027
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_25,                16163
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_25,                13123
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_25,                63938
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_26,                10523
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_26,                 7683
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_26,                64681
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_27,                10183
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_27,                 7321
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_27,                66563
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_28,                22423
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_28,                19233
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_28,                64220
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_29,                 9983
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_29,                 7088
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_29,                67263
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_30,                16844
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_30,                14796
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_30,                64910
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_31,                11415
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_31,                 8334
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_31,                72532
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_pred,                96585
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_correct,                88714
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_wrong,                 7871
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_differs,                21711
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_updated,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_inc,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_dec,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_na,                 8476
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_correct,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_wrong,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na,                16450
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_failure,                  397
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_success,                10720
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_mispred,                12863
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_reset_u,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_1,                   48
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_1,                 1271
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_2,                   28
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_2,                 3490
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_3,                 1512
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_4,                 3960
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_pred,                15790
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_correct,                14483
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_wrong,                 1307
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_differs,                 3485
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_updated,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_inc,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_dec,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_na,                 1122
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_correct,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_wrong,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na,                 2016
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_failure,                   12
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_success,                 1362
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_mispred,                 1566
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_reset_u,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_1,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_1,                  145
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_2,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_2,                  496
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_3,                  190
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_4,                  478
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_write_blocks_read,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_pred,               229827
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_commit,                43313
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_pred,               186764
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_commit,                41276
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_pred,                79269
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_commit,                18717
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_pred,                89527
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_commit,                25110
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_pred,              4832406
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_commit,                88109
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_pred,                64788
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_commit,                 8476
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_pred,               585387
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_commit,               128416
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_pred,                42356
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_commit,                 6281
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_pred,                30951
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_commit,                 5041
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_pred,                16205
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_commit,                 1205
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_pred,                 7493
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_commit,                  165
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_pred,              5320788
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_commit,                14668
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_pred,                19799
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_commit,                 1122
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_pred,                97005
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_commit,                12692
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_conf_at_pred,               657731
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_conf_at_commit,               126210
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_unconf_at_pred,                24661
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_unconf_at_commit,                14898
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_agree_at_pred,               639516
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_agree_at_commit,               137777
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_disagree_at_pred,                18215
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_disagree_at_commit,                 3331
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_used_at_pred,               682392
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_used_at_commit,               141108
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_update_on_mispred,                 8271
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_update_on_unconf,                10327
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_mispred_but_tage_correct,                    5
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_correct_and_tage_wrong,                    9
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_0,            153877907
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1,            185229975
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_2,              6137791
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_3,              1245360
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_4,               201859
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_5,                41460
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_6,                 4333
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_7,                   67
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_17,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_18,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_19,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_20,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_21,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_22,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_23,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_24,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_25,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_26,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_27,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_28,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_29,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_30,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_31,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_1,                43307
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_2,                38431
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_3,                43706
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_4,                35354
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_5,                42099
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_6,                39944
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_7,                32221
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_8,                40951
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_9,                40415
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_10,                43087
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_11,                42421
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_12,                41934
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_13,                36390
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_14,                40235
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_15,                40994
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_16,                42849
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_17,                37222
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_18,                36050
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_19,                36857
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_20,                38299
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_21,                41622
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_22,                42317
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_23,                37110
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_24,                30002
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_25,                42164
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_26,                40581
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_27,                42333
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_28,                32336
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_29,                44302
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_30,                44044
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_31,                32104
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_32,                41081
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_33,                39653
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_34,                44937
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_35,                38658
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_36,                40790
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_37,                36741
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_38,                41497
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_39,                39985
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_40,                44650
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_41,                44892
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_42,                41893
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_43,                39885
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_44,                36185
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_45,                32619
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_46,                41279
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_47,                32109
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_48,                43655
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_49,                45002
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_50,                42779
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_51,                37711
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_52,                42104
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_53,                40729
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_54,                41948
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_55,                36537
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_56,                42109
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_57,                34528
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_58,                42125
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_59,                45154
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_60,                34811
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_61,                34845
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_62,                41715
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_63,                34112
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count0,                   24
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count1,                  288
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_by_mq,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util0,              5409608
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util1,                 7832
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util2,                  353
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_cycle,                 8185
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_count,                  229
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_0_1,              3762567
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_1_2,               765779
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_2_3,               433503
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_3_4,               180150
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_4_5,               137911
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_5_6,                48100
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_6_7,                38604
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_7_8,                13360
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_8_9,                32832
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_9_10,                 2489
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_10_11,                 1683
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_11_12,                  411
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_12_13,                  246
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_13_14,                   53
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_14_15,                   24
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_15_16,                   80
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_0_0,                14772
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_1_0,                 1717
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_2_0,                 8824
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_3_0,                15191
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_4_0,                22399
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_5_0,                 2244
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_6_0,                10360
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_7_0,                17709
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_8_0,                12375
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_0_1,              5267380
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_1_2,               123551
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_2_3,                23007
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_3_4,                 2475
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_4_5,                  874
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_5_6,                  343
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_6_7,                   64
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_7_8,                   11
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_8_9,                   75
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_9_10,                    2
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_10_11,                    6
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_11_12,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_12_13,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: blocked_entries,                76509
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: scheduled_entries,              3128067
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: not_selected_entries,                 6486
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: replayed_entries,               100240
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_0_1,              4457837
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_1_2,               431124
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_2_3,               250652
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_3_4,                86999
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_4_5,               110167
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_5_6,                26255
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_6_7,                54089
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_7_8,                  389
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_8_9,                   35
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_9_10,                   28
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_10_11,                   55
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_11_12,                   85
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_12_13,                   77
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_0_0,                 2109
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_1_0,                  303
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_2_0,                 5694
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_3_0,                  730
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_4_0,                 3126
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_5_0,                 5078
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_6_0,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_0_1,              5401643
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_1_2,                13868
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_2_3,                 1915
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_3_4,                  104
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_4_5,                  116
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_5_6,                   34
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_6_7,                   82
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_7_8,                   28
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_9_10,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_11_12,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: scheduled_entries,              2029751
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: not_selected_entries,                  922
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: replayed_entries,                 1019
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                 1232
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                 3273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                36666
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                38222
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                 2468
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: soft_prefetch_number,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,              5372178
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                  146
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                  304
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                  260
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                  407
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                   53
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                   30
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                   12
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    6
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                   14
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                  146
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                   15
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                  306
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                  269
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                  316
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                   31
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                   28
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    5
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    5
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                    6
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                  146
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                   15
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                   31
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                  130
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                  154
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                  518
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                  147
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                   42
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                   24
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    7
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                   10
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                 3338
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                 5096
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,                60386
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,                88258
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                 6692
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: soft_prefetch_number,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,              5309735
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                  737
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                  992
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                  644
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                  807
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                   65
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                   30
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                   31
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                   12
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                   14
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                  429
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                   18
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                  737
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                  504
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                  393
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                   22
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                   17
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    4
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                    4
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                  737
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                   20
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                  147
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                  495
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                  394
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                 1171
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                  248
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                   43
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                   32
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                   22
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                   11
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                   12
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                14354
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                 7088
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,               107050
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,               314549
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                28719
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: soft_prefetch_number,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,              5023985
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                  101
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                 2709
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                 9325
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                  775
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                 1109
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                  141
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                   66
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                   68
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                   29
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                   23
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                 1443
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                   10
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                 1949
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                  358
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                  584
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                   39
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                   24
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                   18
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                   11
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                   11
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                  101
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                 2709
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                   37
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                 1155
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                 2438
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                 5845
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                 1402
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                  404
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                   85
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                   76
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                   47
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                   29
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                   18
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                24659
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                16848
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,               255937
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                 1357
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,               516123
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,                48881
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: soft_prefetch_number,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,              4762134
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                 1137
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                   99
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                 5597
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                13848
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                 1290
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                 2018
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                  268
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                  217
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                  107
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                   66
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                   11
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                 2801
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                    7
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                 4734
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                  949
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                 1333
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                  120
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                  132
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                   37
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                   43
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                   70
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                 1137
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                   99
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                 5697
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                   57
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                 1280
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                 4898
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                 7667
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                 2536
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                  764
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                  166
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                  246
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                   42
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                   62
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                    7
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_0_1,              5204298
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_1_2,               203064
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_2_3,                10231
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_3_4,                  195
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_4_5,                    4
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wait_for_src_0,               168954
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_0_0,                10992
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_0_0,                10992
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_2_0,                 7425
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_2_0,                 7425
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_3_0,                25318
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_3_0,                25318
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_4_0,                 1703
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_4_0,                 1703
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_0_1,              5362829
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_1_2,                54754
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_2_3,                  208
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_3_4,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: not_selected_entries,                  210
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,              5357316
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                59644
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                  686
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                  131
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                    6
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                    6
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                45110
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                    8
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                 8384
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                 8269
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                  389
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                  338
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                   45
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                   45
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                  262
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                  241
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_5_0,                   64
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_0,                   54
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                 2255
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                   20
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                   20
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                  361
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                  210
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                  364
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                  214
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                   55
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                   44
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                  150
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                   28
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_5_1,                   34
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_1,                   16
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,              5405292
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                12384
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                  113
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                  119
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_0_1,              3472463
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_1_2,               513568
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_2_3,               542100
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_3_4,               277591
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_4_5,               205050
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_5_6,               106867
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                92345
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                68552
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_8_9,                48587
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_9_10,                27993
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_10_11,                10852
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_11_12,                 9770
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_12_13,                 7507
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_13_14,                15646
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_14_15,                10657
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_15_16,                 8244
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wait_for_src_0,              3658426
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_0_0,               300020
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,               256272
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_1_0,               138731
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,               106031
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_2_0,                 1016
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                  942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_3_0,                77477
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                67606
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_4_0,               257242
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,               234970
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_5_0,               362441
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_6_0,               281607
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_7_0,                99081
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_7_0,                16499
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_8_0,               293754
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_8_0,                17297
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_9_0,                15328
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_9_0,                14254
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wait_for_src_1,               483338
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_0_1,               113090
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                64616
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_1_1,                76838
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                45000
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_2_1,                10919
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                 8208
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_3_1,                25416
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                16793
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_4_1,                41022
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                30628
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_5_1,               131460
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_6_1,               134687
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_7_1,                27640
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_7_1,                  629
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_8_1,                46509
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_8_1,                  647
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_9_1,                12627
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_9_1,                   94
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,              4489273
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,               526504
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,               244284
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,               107031
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                39975
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                10188
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                  383
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                   67
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_8_9,                   83
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_9_10,                    3
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_10_11,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: not_selected_entries,               219939
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_0_1,              4840034
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_1_2,               315549
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_2_3,               127274
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_3_4,                55671
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_4_5,                55205
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_5_6,                 5064
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_6_7,                 9345
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_7_8,                  807
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_8_9,                 2356
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_9_10,                  560
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_10_11,                 2402
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_11_12,                  494
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_12_13,                 3031
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_0_0,                34421
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_1_0,                 4180
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_2_0,                28069
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_3_0,                43981
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_4_0,                 4513
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_0_1,              5274968
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_1_2,               127117
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_2_3,                14898
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_3_4,                  516
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_4_5,                  185
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_5_6,                  106
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_7_8,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_9_10,                    1
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: not_selected_entries,                 1216
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: utilization,            173369376
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: interrupt_num,                    4
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exception_num,                 2702
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: flush_pipe_num,                 3427
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_idle,              5321380
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_walk,                28492
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_idle,                28492
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_walk,                39429
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: clock_cycle,              5417793
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: utilization,             61792807
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_0_1,               924163
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1_2,               419496
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_2_3,               110270
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_3_4,                73786
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_4_5,               100200
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_5_6,                83232
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_6_7,               112799
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_7_8,                99669
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_8_9,               126296
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_9_10,               133055
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_10_11,               191143
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_11_12,               182455
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_12_13,               287525
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_13_14,               168647
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_14_15,               289290
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_15_16,               175520
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_16_17,               338361
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_17_18,               187096
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_18_19,               332316
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_19_20,               233401
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_20_21,               120787
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_21_22,                83013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_22_23,                87135
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_23_24,                56033
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_24_25,                81104
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_25_26,                71978
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_26_27,                44261
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_27_28,                40676
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_28_29,                84403
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_29_30,                27433
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_30_31,                32681
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_31_32,               119568
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: full,               139400
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exHalf,              1601885
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: empty,               924164
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitUop,              4118766
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstr,              4141951
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMove,               254009
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMoveElim,               254009
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrFused,                23185
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoad,               679664
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrBranch,               795000
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoadWait,                  582
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrStore,               661722
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: writeback,             26451740
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkInstr,               108879
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkCycle,                67921
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitNormalCycle,               405150
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitBranchCycle,               109469
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitLoadCycle,               906067
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitStoreCycle,               597333
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: robHeadPC,  2362050356559969577
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_instr_cnt,               241283
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_dispatch,               280492
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs,               313357
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_select,               457277
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_issue,               241342
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_execute,               482566
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs_execute,              1181185
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_commit,              2559396
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_instr_cnt,                  577
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_dispatch,                  599
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs,                  578
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_select,                 3043
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_issue,                  577
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_execute,                 5749
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs_execute,                 9369
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_commit,                 1318
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_instr_cnt,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_dispatch,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_select,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_issue,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_execute,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs_execute,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_commit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_instr_cnt,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_dispatch,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_select,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_issue,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_execute,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_commit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_instr_cnt,              2488158
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_dispatch,              2957315
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs,              2268941
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_select,              8286478
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_issue,              2234149
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_execute,              2234149
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs_execute,             12754776
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_commit,             16624856
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_instr_cnt,               661722
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_dispatch,              1210897
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs,              5086735
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_select,               726759
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_issue,               661722
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_execute,              2925742
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs_execute,              4314223
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_commit,              3080597
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_instr_cnt,                29394
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_dispatch,               558270
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs,                29394
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_select,                29394
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_issue,                29394
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_execute,                58788
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs_execute,               117576
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_commit,                34816
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_instr_cnt,               679664
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_dispatch,               925554
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs,              1707753
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_select,              1451073
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_issue,               682265
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_execute,              3732381
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs_execute,              5865719
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_commit,              3488132
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_dispatch,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_select,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_issue,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_execute,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs_execute,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_commit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_instr_cnt,                  716
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_dispatch,                 9189
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs,                  716
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_select,                  716
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_issue,                  716
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_execute,                 4028
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs_execute,                 5460
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_commit,                  716
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_instr_cnt,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_dispatch,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_select,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_issue,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_execute,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs_execute,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_commit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_dispatch,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_select,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_issue,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_commit,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute_fma,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_instr_cnt,                13830
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_dispatch,                14084
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs,                14003
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_select,                71658
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_issue,                13830
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_execute,                41490
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs_execute,               126978
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_commit,                22855
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_instr_cnt,                 3422
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_dispatch,                51411
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs,                 6884
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_select,                 3422
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_issue,                 3422
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_execute,                78417
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs_execute,                85261
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_commit,                 3422
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: utilization,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_0_1,              5417792
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_1_2,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_2_3,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_3_4,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_4_5,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_5_6,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_6_7,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_7_8,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_8_9,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_9_10,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_10_11,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: full,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: exHalf,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: empty,              5417793
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: in,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out_try,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: fake_block,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: utilization,              2783993
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_0_1,              3584177
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_1_2,               909465
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_2_3,               901929
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_3_4,                20975
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_4_5,                  391
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_5_6,                  213
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_6_7,                  180
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_7_8,                  167
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_8_9,                   29
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_9_10,                   25
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_10_11,                  241
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_11_12,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: full,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: exHalf,                  462
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: empty,              3584178
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: in,              2670920
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out,              2670407
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out_try,              2781232
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: fake_block,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: utilization,              5537808
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_0_1,              4037176
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_1_2,               604848
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_2_3,               313061
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_3_4,                24134
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_4_5,                31559
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_5_6,                14832
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_6_7,                37313
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_7_8,                11321
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_8_9,                62158
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_9_10,                 8345
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_10_11,                50510
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_11_12,               222535
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: full,               245939
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: exHalf,               354869
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: empty,              4037177
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: in,              1413454
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out,              1411468
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out_try,              3056357
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: fake_block,                23280
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_0_1,              5416387
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_1_2,                 1213
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_2_3,                  180
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_3_4,                   12
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: aver_num_valid,                 1609
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,               216823
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,               174013
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,               148241
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,               141342
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_4,               246660
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_5,               166500
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_6,               119238
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_7,               160040
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                 2672
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                 2623
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                 2559
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                 2592
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_4,                 2842
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_5,                 2838
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_6,                 2933
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_7,                 2942
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,                98946
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,                83836
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,                79771
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,                77157
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_4,               150068
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_5,                88938
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_6,                69046
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_7,                73225
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                 3232
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                 3023
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                 3175
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                 2968
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_4,                 3432
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_5,                 3418
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_6,                 3696
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_7,                 3669
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,               869722
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,               216471
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,               115971
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,               200398
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,                 7157
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,               214189
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,                27511
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                   52
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                 2684
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                 1647
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,               241752
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                 4329
[PERF ][time=             5417792] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,               229573
