module IR(
	input  wire 			clk,
	input  wire 			rst,
	input  wire 			we,
	input  wire [15:0]	bus,
	output wire [7:0] 	opcode
);


reg [7:0] ir;

assign opcode = ir;

always@(posedge clk or negedge rst) begin

	if		  (!rst)	ir <= 8'b0;
	else if (we)  	ir <= bus[7:0];
	
end

endmodule