INFO:sim:172 - Generating IP...
Resolving generics for 'testram'...
Applying external generics to 'testram'...
Delivering associated files for 'testram'...
Delivering EJava files for 'testram'...
Generating implementation netlist for 'testram'...
INFO:sim - Pre-processing HDL files for 'testram'...
Running synthesis for 'testram'
Running ngcbuild...
Writing VEO instantiation template for 'testram'...
Writing Verilog behavioral simulation model for 'testram'...
WARNING:sim - Overwriting existing file
   D:/multi_cycle2/multi_cycle1/ipcore_dir/tmp/_cg/testram/doc/blk_mem_gen_v7_3_
   vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/multi_cycle2/multi_cycle1/ipcore_dir/tmp/_cg/testram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'testram'...
Generating metadata file...
Regenerating ISE project file for 'testram'...
Generating ISE project...
XCO file found: testram.xco
XMDF file found: testram_xmdf.tcl
Adding D:/multi_cycle2/multi_cycle1/ipcore_dir/tmp/_cg/testram.asy -view all
-origin_type imported
Adding D:/multi_cycle2/multi_cycle1/ipcore_dir/tmp/_cg/testram.ngc -view all
-origin_type created
Checking file "D:/multi_cycle2/multi_cycle1/ipcore_dir/tmp/_cg/testram.ngc" for
project device match ...
File "D:/multi_cycle2/multi_cycle1/ipcore_dir/tmp/_cg/testram.ngc" device
information matches project device.
Adding D:/multi_cycle2/multi_cycle1/ipcore_dir/tmp/_cg/testram.sym -view all
-origin_type imported
Adding D:/multi_cycle2/multi_cycle1/ipcore_dir/tmp/_cg/testram.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/multi_cycle2/multi_cycle1/ipcore_dir/tmp/_cg/testram.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/multi_cycle2/multi_cycle1/ipcore_dir/tmp/_cg/testram.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/testram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'testram'.
