OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/furkan/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project5/runs/RUN_2025.06.02_21.46.29/results/cts/top_module.odb'…
Reading design constraints file at '/openlane/designs/project5/top_module.sdc'…
[INFO]: No (un)set_propagated_clock found in /openlane/designs/project5/top_module.sdc
[INFO]: Propagating all clocks
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

No paths found.

worst slack corner Typical: INF
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

No paths found.

worst slack corner Typical: INF
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 35 unannotated drivers.
 clk
 control
 reset
 top_module_1/HI
 top_module_10/HI
 top_module_11/HI
 top_module_12/HI
 top_module_13/HI
 top_module_14/HI
 top_module_15/HI
 top_module_16/HI
 top_module_17/HI
 top_module_18/HI
 top_module_19/HI
 top_module_2/HI
 top_module_20/HI
 top_module_21/HI
 top_module_22/HI
 top_module_23/HI
 top_module_24/HI
 top_module_25/HI
 top_module_26/HI
 top_module_27/HI
 top_module_28/HI
 top_module_29/HI
 top_module_3/HI
 top_module_30/HI
 top_module_31/HI
 top_module_32/HI
 top_module_4/HI
 top_module_5/HI
 top_module_6/HI
 top_module_7/HI
 top_module_8/HI
 top_module_9/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 2 input ports missing set_input_delay.
  control
  reset
Warning: There are 32 unconstrained endpoints.
  result[0]
  result[10]
  result[11]
  result[12]
  result[13]
  result[14]
  result[15]
  result[16]
  result[17]
  result[18]
  result[19]
  result[1]
  result[20]
  result[21]
  result[22]
  result[23]
  result[24]
  result[25]
  result[26]
  result[27]
  result[28]
  result[29]
  result[2]
  result[30]
  result[31]
  result[3]
  result[4]
  result[5]
  result[6]
  result[7]
  result[8]
  result[9]
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          0.00e+00   0.00e+00   1.04e-10   1.04e-10  13.6%
Clock                  0.00e+00   0.00e+00   6.61e-10   6.61e-10  86.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  0.00e+00   0.00e+00   7.65e-10   7.65e-10 100.0%
                           0.0%       0.0%     100.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock core_clock
No launch/capture paths found.

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack INF

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack INF
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 1551 u^2 2% utilization.
area_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/project5/runs/RUN_2025.06.02_21.46.29/results/signoff/top_module.sdf'…
Writing timing model to '/openlane/designs/project5/runs/RUN_2025.06.02_21.46.29/results/signoff/top_module.lib'…
