// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "05/14/2025 13:15:10"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA_P3 (
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	KEY,
	LEDR,
	SW,
	VGA_BLANK_N,
	VGA_B,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	VGA_BLANK_N;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \u_input_badge|u_test|Add3~37_sumout ;
wire \u_input_badge|u_test|Add3~18 ;
wire \u_input_badge|u_test|Add3~21_sumout ;
wire \u_input_badge|u_test|Add3~22 ;
wire \u_input_badge|u_test|Add3~29_sumout ;
wire \u_input_badge|u_test|Add3~30 ;
wire \u_input_badge|u_test|Add3~25_sumout ;
wire \u_input_badge|u_test|LessThan7~0_combout ;
wire \u_input_badge|u_test|LessThan7~1_combout ;
wire \u_input_badge|u_test|Add3~38 ;
wire \u_input_badge|u_test|Add3~41_sumout ;
wire \u_input_badge|u_test|Add3~42 ;
wire \u_input_badge|u_test|Add3~33_sumout ;
wire \u_input_badge|u_test|Add3~34 ;
wire \u_input_badge|u_test|Add3~45_sumout ;
wire \u_input_badge|u_test|Add3~46 ;
wire \u_input_badge|u_test|Add3~5_sumout ;
wire \u_input_badge|u_test|Add3~6 ;
wire \u_input_badge|u_test|Add3~9_sumout ;
wire \u_input_badge|u_test|Add3~10 ;
wire \u_input_badge|u_test|Add3~13_sumout ;
wire \u_input_badge|u_test|Add3~14 ;
wire \u_input_badge|u_test|Add3~1_sumout ;
wire \u_input_badge|u_test|Add3~2 ;
wire \u_input_badge|u_test|Add3~17_sumout ;
wire \u_input_badge|u_test|Add4~13_sumout ;
wire \u_input_badge|u_test|Add4~2 ;
wire \u_input_badge|u_test|Add4~5_sumout ;
wire \u_input_badge|u_test|Equal4~1_combout ;
wire \u_input_badge|u_test|Equal4~0_combout ;
wire \u_input_badge|u_test|Equal4~2_combout ;
wire \u_input_badge|u_test|V_Cont[3]~DUPLICATE_q ;
wire \u_input_badge|u_test|LessThan9~1_combout ;
wire \u_input_badge|u_test|Add4~6 ;
wire \u_input_badge|u_test|Add4~9_sumout ;
wire \u_input_badge|u_test|LessThan9~0_combout ;
wire \u_input_badge|u_test|Add4~14 ;
wire \u_input_badge|u_test|Add4~33_sumout ;
wire \u_input_badge|u_test|Add4~34 ;
wire \u_input_badge|u_test|Add4~37_sumout ;
wire \u_input_badge|u_test|Add4~38 ;
wire \u_input_badge|u_test|Add4~41_sumout ;
wire \u_input_badge|u_test|Add4~42 ;
wire \u_input_badge|u_test|Add4~45_sumout ;
wire \u_input_badge|u_test|Add4~46 ;
wire \u_input_badge|u_test|Add4~17_sumout ;
wire \u_input_badge|u_test|Add4~18 ;
wire \u_input_badge|u_test|Add4~21_sumout ;
wire \u_input_badge|u_test|Add4~22 ;
wire \u_input_badge|u_test|Add4~25_sumout ;
wire \u_input_badge|u_test|Add4~26 ;
wire \u_input_badge|u_test|Add4~29_sumout ;
wire \u_input_badge|u_test|Add4~30 ;
wire \u_input_badge|u_test|Add4~1_sumout ;
wire \SW[7]~input_o ;
wire \u_input_badge|u_test|LessThan5~0_combout ;
wire \u_input_badge|u_test|LessThan5~1_combout ;
wire \u_input_badge|u_test|LessThan6~0_combout ;
wire \u_input_badge|u_test|LessThan6~1_combout ;
wire \u_input_badge|u_test|allow~0_combout ;
wire \u_input_badge|u_test|allow~q ;
wire \u_input_badge|u_test|data_enable~0_combout ;
wire \u_input_badge|u_test|LessThan5~3_combout ;
wire \u_input_badge|u_test|data_enable~1_combout ;
wire \u_input_badge|u_test|LessThan5~2_combout ;
wire \u_input_badge|u_test|data_enable~2_combout ;
wire \u_input_badge|u_test|data_enable~q ;
wire \u_input_badge|oData_Enable~q ;
wire \Add0~1005_sumout ;
wire \KEY[3]~input_o ;
wire \KEY[3]~inputCLKENA0_outclk ;
wire \Add0~6 ;
wire \Add0~1021_sumout ;
wire \LessThan4~0_combout ;
wire \Add0~1022 ;
wire \Add0~605_sumout ;
wire \Add0~606 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~413_sumout ;
wire \Add0~414 ;
wire \Add0~601_sumout ;
wire \Add0~602 ;
wire \Add0~597_sumout ;
wire \Add0~598 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~593_sumout ;
wire \Add0~594 ;
wire \Add0~613_sumout ;
wire \Add0~614 ;
wire \Add0~589_sumout ;
wire \Add0~590 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~585_sumout ;
wire \Add0~586 ;
wire \Add0~633_sumout ;
wire \Add0~634 ;
wire \Add0~581_sumout ;
wire \Add0~582 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~409_sumout ;
wire \Add0~410 ;
wire \Add0~629_sumout ;
wire \Add0~630 ;
wire \Add0~577_sumout ;
wire \Add0~578 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~573_sumout ;
wire \Add0~574 ;
wire \Add0~625_sumout ;
wire \Add0~626 ;
wire \Add0~569_sumout ;
wire \Add0~570 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~565_sumout ;
wire \Add0~566 ;
wire \Add0~621_sumout ;
wire \Add0~622 ;
wire \Add0~561_sumout ;
wire \Add0~562 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~421_sumout ;
wire \Add0~422 ;
wire \Add0~617_sumout ;
wire \Add0~618 ;
wire \Add0~441_sumout ;
wire \Add0~442 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~437_sumout ;
wire \Add0~438 ;
wire \Add0~609_sumout ;
wire \Add0~610 ;
wire \Add0~433_sumout ;
wire \Add0~434 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~429_sumout ;
wire \Add0~430 ;
wire \Add0~653_sumout ;
wire \Add0~654 ;
wire \Add0~425_sumout ;
wire \Add0~426 ;
wire \Add0~649_sumout ;
wire \Add0~650 ;
wire \Add0~417_sumout ;
wire \Add0~418 ;
wire \Add0~645_sumout ;
wire \Add0~646 ;
wire \Add0~461_sumout ;
wire \Add0~462 ;
wire \Add0~641_sumout ;
wire \Add0~642 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~637_sumout ;
wire \Add0~638 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~665_sumout ;
wire \Add0~666 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~661_sumout ;
wire \Add0~662 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~701_sumout ;
wire \Add0~702 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~697_sumout ;
wire \Add0~698 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~693_sumout ;
wire \Add0~694 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~689_sumout ;
wire \Add0~690 ;
wire \Add0~81_sumout ;
wire \Add0~82 ;
wire \Add0~657_sumout ;
wire \Add0~658 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~685_sumout ;
wire \Add0~686 ;
wire \Add0~117_sumout ;
wire \Add0~118 ;
wire \Add0~681_sumout ;
wire \Add0~682 ;
wire \Add0~113_sumout ;
wire \Add0~114 ;
wire \Add0~677_sumout ;
wire \Add0~678 ;
wire \Add0~109_sumout ;
wire \Add0~110 ;
wire \Add0~673_sumout ;
wire \Add0~674 ;
wire \Add0~105_sumout ;
wire \Add0~106 ;
wire \Add0~669_sumout ;
wire \Add0~670 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~853_sumout ;
wire \Add0~854 ;
wire \Add0~101_sumout ;
wire \Add0~102 ;
wire \Add0~873_sumout ;
wire \Add0~874 ;
wire \Add0~97_sumout ;
wire \Add0~98 ;
wire \Add0~869_sumout ;
wire \Add0~870 ;
wire \Add0~93_sumout ;
wire \Add0~94 ;
wire \Add0~865_sumout ;
wire \Add0~866 ;
wire \Add0~89_sumout ;
wire \Add0~90 ;
wire \Add0~861_sumout ;
wire \Add0~862 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~857_sumout ;
wire \Add0~858 ;
wire \Add0~269_sumout ;
wire \Add0~270 ;
wire \Add0~849_sumout ;
wire \Add0~850 ;
wire \Add0~289_sumout ;
wire \Add0~290 ;
wire \Add0~893_sumout ;
wire \Add0~894 ;
wire \Add0~285_sumout ;
wire \Add0~286 ;
wire \Add0~889_sumout ;
wire \Add0~890 ;
wire \Add0~281_sumout ;
wire \Add0~282 ;
wire \Add0~885_sumout ;
wire \Add0~886 ;
wire \Add0~277_sumout ;
wire \Add0~278 ;
wire \Add0~881_sumout ;
wire \Add0~882 ;
wire \Add0~273_sumout ;
wire \Add0~274 ;
wire \Add0~877_sumout ;
wire \Add0~878 ;
wire \Add0~265_sumout ;
wire \Add0~266 ;
wire \Add0~901_sumout ;
wire \Add0~902 ;
wire \Add0~309_sumout ;
wire \Add0~310 ;
wire \Add0~921_sumout ;
wire \Add0~922 ;
wire \Add0~305_sumout ;
wire \Add0~306 ;
wire \Add0~917_sumout ;
wire \Add0~918 ;
wire \Add0~301_sumout ;
wire \Add0~302 ;
wire \Add0~913_sumout ;
wire \Add0~914 ;
wire \Add0~297_sumout ;
wire \Add0~298 ;
wire \Add0~909_sumout ;
wire \Add0~910 ;
wire \Add0~293_sumout ;
wire \Add0~294 ;
wire \Add0~905_sumout ;
wire \Add0~906 ;
wire \Add0~317_sumout ;
wire \Add0~318 ;
wire \Add0~897_sumout ;
wire \Add0~898 ;
wire \Add0~337_sumout ;
wire \Add0~338 ;
wire \Add0~941_sumout ;
wire \Add0~942 ;
wire \Add0~333_sumout ;
wire \Add0~334 ;
wire \Add0~937_sumout ;
wire \Add0~938 ;
wire \Add0~329_sumout ;
wire \Add0~330 ;
wire \Add0~933_sumout ;
wire \Add0~934 ;
wire \Add0~325_sumout ;
wire \Add0~326 ;
wire \Add0~929_sumout ;
wire \Add0~930 ;
wire \Add0~321_sumout ;
wire \Add0~322 ;
wire \Add0~925_sumout ;
wire \Add0~926 ;
wire \Add0~313_sumout ;
wire \Add0~314 ;
wire \Add0~953_sumout ;
wire \Add0~954 ;
wire \Add0~357_sumout ;
wire \Add0~358 ;
wire \Add0~457_sumout ;
wire \Add0~458 ;
wire \Add0~353_sumout ;
wire \Add0~354 ;
wire \Add0~349_sumout ;
wire \Add0~350 ;
wire \Add0~345_sumout ;
wire \Add0~346 ;
wire \Add0~949_sumout ;
wire \Add0~950 ;
wire \Add0~453_sumout ;
wire \Add0~454 ;
wire \Add0~341_sumout ;
wire \Add0~342 ;
wire \Add0~449_sumout ;
wire \Add0~450 ;
wire \Add0~989_sumout ;
wire \Add0~990 ;
wire \Add0~445_sumout ;
wire \Add0~446 ;
wire \Add0~369_sumout ;
wire \Add0~370 ;
wire \Add0~469_sumout ;
wire \Add0~470 ;
wire \Add0~985_sumout ;
wire \Add0~986 ;
wire \Add0~489_sumout ;
wire \Add0~490 ;
wire \Add0~365_sumout ;
wire \Add0~366 ;
wire \Add0~485_sumout ;
wire \Add0~486 ;
wire \Add0~981_sumout ;
wire \Add0~982 ;
wire \Add0~481_sumout ;
wire \Add0~482 ;
wire \Add0~405_sumout ;
wire \Add0~406 ;
wire \Add0~477_sumout ;
wire \Add0~478 ;
wire \Add0~977_sumout ;
wire \Add0~978 ;
wire \Add0~473_sumout ;
wire \Add0~474 ;
wire \Add0~945_sumout ;
wire \Add0~946 ;
wire \Add0~465_sumout ;
wire \Add0~466 ;
wire \Add0~973_sumout ;
wire \Add0~974 ;
wire \Add0~401_sumout ;
wire \Add0~402 ;
wire \Add0~969_sumout ;
wire \Add0~970 ;
wire \Add0~397_sumout ;
wire \Add0~398 ;
wire \Add0~965_sumout ;
wire \Add0~966 ;
wire \Add0~393_sumout ;
wire \Add0~394 ;
wire \Add0~961_sumout ;
wire \Add0~962 ;
wire \Add0~361_sumout ;
wire \Add0~362 ;
wire \Add0~957_sumout ;
wire \Add0~958 ;
wire \Add0~389_sumout ;
wire \Add0~390 ;
wire \Add0~709_sumout ;
wire \Add0~710 ;
wire \Add0~385_sumout ;
wire \Add0~386 ;
wire \Add0~729_sumout ;
wire \Add0~730 ;
wire \Add0~381_sumout ;
wire \Add0~382 ;
wire \Add0~725_sumout ;
wire \Add0~726 ;
wire \Add0~377_sumout ;
wire \Add0~378 ;
wire \Add0~721_sumout ;
wire \Add0~722 ;
wire \Add0~373_sumout ;
wire \Add0~374 ;
wire \Add0~717_sumout ;
wire \Add0~718 ;
wire \Add0~125_sumout ;
wire \Add0~126 ;
wire \Add0~713_sumout ;
wire \Add0~714 ;
wire \Add0~145_sumout ;
wire \Add0~146 ;
wire \Add0~705_sumout ;
wire \Add0~706 ;
wire \Add0~141_sumout ;
wire \Add0~142 ;
wire \Add0~749_sumout ;
wire \Add0~750 ;
wire \Add0~137_sumout ;
wire \Add0~138 ;
wire \Add0~745_sumout ;
wire \Add0~746 ;
wire \Add0~133_sumout ;
wire \Add0~134 ;
wire \Add0~741_sumout ;
wire \Add0~742 ;
wire \Add0~129_sumout ;
wire \Add0~130 ;
wire \Add0~737_sumout ;
wire \Add0~738 ;
wire \Add0~121_sumout ;
wire \Add0~122 ;
wire \Add0~733_sumout ;
wire \Add0~734 ;
wire \Add0~165_sumout ;
wire \Add0~166 ;
wire \Add0~757_sumout ;
wire \Add0~758 ;
wire \Add0~161_sumout ;
wire \Add0~162 ;
wire \Add0~777_sumout ;
wire \Add0~778 ;
wire \Add0~157_sumout ;
wire \Add0~158 ;
wire \Add0~773_sumout ;
wire \Add0~774 ;
wire \Add0~153_sumout ;
wire \Add0~154 ;
wire \Add0~509_sumout ;
wire \Add0~510 ;
wire \Add0~149_sumout ;
wire \Add0~150 ;
wire \Add0~173_sumout ;
wire \Add0~174 ;
wire \Add0~505_sumout ;
wire \Add0~506 ;
wire \Add0~769_sumout ;
wire \Add0~770 ;
wire \Add0~501_sumout ;
wire \Add0~502 ;
wire \Add0~193_sumout ;
wire \Add0~194 ;
wire \Add0~497_sumout ;
wire \Add0~498 ;
wire \Add0~765_sumout ;
wire \Add0~766 ;
wire \Add0~493_sumout ;
wire \Add0~494 ;
wire \Add0~189_sumout ;
wire \Add0~190 ;
wire \Add0~521_sumout ;
wire \Add0~522 ;
wire \Add0~761_sumout ;
wire \Add0~762 ;
wire \Add0~185_sumout ;
wire \Add0~186 ;
wire \Add0~753_sumout ;
wire \Add0~754 ;
wire \Add0~181_sumout ;
wire \Add0~182 ;
wire \Add0~797_sumout ;
wire \Add0~798 ;
wire \Add0~177_sumout ;
wire \Add0~178 ;
wire \Add0~793_sumout ;
wire \Add0~794 ;
wire \Add0~169_sumout ;
wire \Add0~170 ;
wire \Add0~789_sumout ;
wire \Add0~790 ;
wire \Add0~213_sumout ;
wire \Add0~214 ;
wire \Add0~785_sumout ;
wire \Add0~786 ;
wire \Add0~209_sumout ;
wire \Add0~210 ;
wire \Add0~781_sumout ;
wire \Add0~782 ;
wire \Add0~205_sumout ;
wire \Add0~206 ;
wire \Add0~809_sumout ;
wire \Add0~810 ;
wire \Add0~201_sumout ;
wire \Add0~202 ;
wire \Add0~805_sumout ;
wire \Add0~806 ;
wire \Add0~197_sumout ;
wire \Add0~198 ;
wire \Add0~845_sumout ;
wire \Add0~846 ;
wire \Add0~225_sumout ;
wire \always0~54_combout ;
wire \Add0~226 ;
wire \Add0~517_sumout ;
wire \Add0~518 ;
wire \Add0~557_sumout ;
wire \Add0~558 ;
wire \Add0~221_sumout ;
wire \Add0~222 ;
wire \Add0~553_sumout ;
wire \Add0~554 ;
wire \Add0~841_sumout ;
wire \Add0~842 ;
wire \Add0~549_sumout ;
wire \Add0~550 ;
wire \Add0~837_sumout ;
wire \Add0~838 ;
wire \Add0~261_sumout ;
wire \Add0~262 ;
wire \Add0~833_sumout ;
wire \Add0~834 ;
wire \Add0~257_sumout ;
wire \Add0~258 ;
wire \Add0~801_sumout ;
wire \Add0~802 ;
wire \Add0~253_sumout ;
wire \Add0~254 ;
wire \Add0~829_sumout ;
wire \Add0~830 ;
wire \Add0~249_sumout ;
wire \Add0~250 ;
wire \Add0~825_sumout ;
wire \Add0~826 ;
wire \Add0~217_sumout ;
wire \always0~55_combout ;
wire \always0~9_combout ;
wire \always0~7_combout ;
wire \Add0~218 ;
wire \Add0~545_sumout ;
wire \Add0~546 ;
wire \Add0~513_sumout ;
wire \Add0~514 ;
wire \Add0~245_sumout ;
wire \Add0~246 ;
wire \Add0~541_sumout ;
wire \Add0~542 ;
wire \Add0~821_sumout ;
wire \Add0~822 ;
wire \Add0~241_sumout ;
wire \Add0~242 ;
wire \Add0~817_sumout ;
wire \Add0~818 ;
wire \Add0~237_sumout ;
wire \Add0~238 ;
wire \Add0~537_sumout ;
wire \Add0~538 ;
wire \Add0~533_sumout ;
wire \Add0~534 ;
wire \Add0~813_sumout ;
wire \Add0~814 ;
wire \Add0~233_sumout ;
wire \Add0~234 ;
wire \Add0~529_sumout ;
wire \Add0~530 ;
wire \Add0~229_sumout ;
wire \always0~8_combout ;
wire \always0~10_combout ;
wire \always0~6_combout ;
wire \always0~5_combout ;
wire \always0~11_combout ;
wire \always0~49_combout ;
wire \always0~33_combout ;
wire \always0~48_combout ;
wire \always0~34_combout ;
wire \always0~35_combout ;
wire \always0~36_combout ;
wire \always0~60_combout ;
wire \always0~31_combout ;
wire \always0~41_combout ;
wire \always0~39_combout ;
wire \always0~51_combout ;
wire \always0~50_combout ;
wire \always0~40_combout ;
wire \always0~42_combout ;
wire \always0~38_combout ;
wire \always0~32_combout ;
wire \always0~37_combout ;
wire \always0~61_combout ;
wire \always0~62_combout ;
wire \always0~29_combout ;
wire \always0~28_combout ;
wire \always0~27_combout ;
wire \always0~63_combout ;
wire \always0~30_combout ;
wire \always0~43_combout ;
wire \always0~13_combout ;
wire \always0~12_combout ;
wire \always0~14_combout ;
wire \always0~15_combout ;
wire \always0~56_combout ;
wire \always0~16_combout ;
wire \always0~57_combout ;
wire \always0~17_combout ;
wire \always0~18_combout ;
wire \always0~24_combout ;
wire \always0~47_combout ;
wire \always0~52_combout ;
wire \always0~25_combout ;
wire \Add0~230 ;
wire \Add0~525_sumout ;
wire \always0~22_combout ;
wire \always0~46_combout ;
wire \always0~21_combout ;
wire \always0~23_combout ;
wire \always0~53_combout ;
wire \always0~19_combout ;
wire \always0~20_combout ;
wire \always0~26_combout ;
wire \always0~59_combout ;
wire \always0~58_combout ;
wire \always0~0_combout ;
wire \always0~2_combout ;
wire \always0~1_combout ;
wire \always0~3_combout ;
wire \always0~4_combout ;
wire \always0~44_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \cnt_hs[255]~0_combout ;
wire \u_input_badge|oData_Enable~_Duplicate_1_q ;
wire \always0~45_combout ;
wire \Add0~1006 ;
wire \Add0~1001_sumout ;
wire \Add0~1002 ;
wire \Add0~997_sumout ;
wire \Add0~998 ;
wire \Add0~993_sumout ;
wire \Add0~994 ;
wire \Add0~1017_sumout ;
wire \Add0~1018 ;
wire \Add0~1013_sumout ;
wire \Add0~1014 ;
wire \Add0~1009_sumout ;
wire \Add0~1010 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \u_input_badge|Add0~21_sumout ;
wire \u_input_badge|Equal1~0_combout ;
wire \u_input_badge|Equal1~1_combout ;
wire \u_input_badge|Add1~1_sumout ;
wire \u_input_badge|Add1~18 ;
wire \u_input_badge|Add1~21_sumout ;
wire \u_input_badge|Add1~22 ;
wire \u_input_badge|Add1~25_sumout ;
wire \u_input_badge|Add1~26 ;
wire \u_input_badge|Add1~37_sumout ;
wire \u_input_badge|Add1~38 ;
wire \u_input_badge|Add1~33_sumout ;
wire \u_input_badge|Add1~34 ;
wire \u_input_badge|Add1~29_sumout ;
wire \u_input_badge|count_col[7]~DUPLICATE_q ;
wire \u_input_badge|Equal0~1_combout ;
wire \u_input_badge|Equal0~0_combout ;
wire \u_input_badge|Equal0~2_combout ;
wire \u_input_badge|Add1~2 ;
wire \u_input_badge|Add1~5_sumout ;
wire \u_input_badge|Add1~6 ;
wire \u_input_badge|Add1~9_sumout ;
wire \u_input_badge|Add1~10 ;
wire \u_input_badge|Add1~13_sumout ;
wire \u_input_badge|Add1~14 ;
wire \u_input_badge|Add1~17_sumout ;
wire \u_input_badge|count_row[6]~0_combout ;
wire \u_input_badge|Add0~22 ;
wire \u_input_badge|Add0~25_sumout ;
wire \u_input_badge|Add0~26 ;
wire \u_input_badge|Add0~29_sumout ;
wire \u_input_badge|Add0~30 ;
wire \u_input_badge|Add0~33_sumout ;
wire \u_input_badge|Add0~34 ;
wire \u_input_badge|Add0~1_sumout ;
wire \u_input_badge|Add0~2 ;
wire \u_input_badge|Add0~17_sumout ;
wire \u_input_badge|Add0~18 ;
wire \u_input_badge|Add0~5_sumout ;
wire \u_input_badge|Add0~6 ;
wire \u_input_badge|Add0~13_sumout ;
wire \u_input_badge|Add0~14 ;
wire \u_input_badge|Add0~9_sumout ;
wire \u_input_badge|Add3~26 ;
wire \u_input_badge|Add3~27 ;
wire \u_input_badge|Add3~30 ;
wire \u_input_badge|Add3~31 ;
wire \u_input_badge|Add3~34 ;
wire \u_input_badge|Add3~35 ;
wire \u_input_badge|Add3~38 ;
wire \u_input_badge|Add3~39 ;
wire \u_input_badge|Add3~42 ;
wire \u_input_badge|Add3~43 ;
wire \u_input_badge|Add3~46 ;
wire \u_input_badge|Add3~47 ;
wire \u_input_badge|Add3~2 ;
wire \u_input_badge|Add3~3 ;
wire \u_input_badge|Add3~18 ;
wire \u_input_badge|Add3~19 ;
wire \u_input_badge|Add3~22 ;
wire \u_input_badge|Add3~23 ;
wire \u_input_badge|Add3~10 ;
wire \u_input_badge|Add3~11 ;
wire \u_input_badge|Add3~5_sumout ;
wire \u_input_badge|Add3~6 ;
wire \u_input_badge|Add3~7 ;
wire \u_input_badge|Add3~13_sumout ;
wire \u_input_badge|Add3~21_sumout ;
wire \u_input_badge|Add3~17_sumout ;
wire \u_input_badge|Add3~9_sumout ;
wire \u_input_badge|Add3~1_sumout ;
wire \u_input_badge|count_col[1]~DUPLICATE_q ;
wire \u_input_badge|count_col[5]~DUPLICATE_q ;
wire \u_input_badge|Add3~25_sumout ;
wire \u_input_badge|Add3~29_sumout ;
wire \u_input_badge|Add3~33_sumout ;
wire \u_input_badge|Add3~37_sumout ;
wire \u_input_badge|Add3~41_sumout ;
wire \u_input_badge|Add3~45_sumout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \u_input_badge|count_col[3]~DUPLICATE_q ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ;
wire \Add1~1009_sumout ;
wire \Equal1~0_combout ;
wire \Add1~1022 ;
wire \Add1~601_sumout ;
wire \LessThan2~0_combout ;
wire \cnt_vs[255]~0_combout ;
wire \Add1~602 ;
wire \Add1~405_sumout ;
wire \Add1~406 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~557_sumout ;
wire \Add1~558 ;
wire \Add1~597_sumout ;
wire \Add1~598 ;
wire \Add1~553_sumout ;
wire \Add1~554 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~593_sumout ;
wire \Add1~594 ;
wire \Add1~609_sumout ;
wire \Add1~610 ;
wire \Add1~589_sumout ;
wire \Add1~590 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~585_sumout ;
wire \Add1~586 ;
wire \Add1~629_sumout ;
wire \Add1~630 ;
wire \Add1~581_sumout ;
wire \Add1~582 ;
wire \Add1~1_sumout ;
wire \Add1~2 ;
wire \Add1~549_sumout ;
wire \Add1~550 ;
wire \Add1~625_sumout ;
wire \Add1~626 ;
wire \Add1~577_sumout ;
wire \Add1~578 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~573_sumout ;
wire \Add1~574 ;
wire \Add1~621_sumout ;
wire \Add1~622 ;
wire \Add1~569_sumout ;
wire \Add1~570 ;
wire \Add1~41_sumout ;
wire \Add1~42 ;
wire \Add1~565_sumout ;
wire \Add1~566 ;
wire \Add1~617_sumout ;
wire \Add1~618 ;
wire \Add1~561_sumout ;
wire \Add1~562 ;
wire \Add1~37_sumout ;
wire \Add1~38 ;
wire \Add1~401_sumout ;
wire \Add1~402 ;
wire \Add1~613_sumout ;
wire \Add1~614 ;
wire \Add1~425_sumout ;
wire \Add1~426 ;
wire \Add1~33_sumout ;
wire \Add1~34 ;
wire \Add1~421_sumout ;
wire \Add1~422 ;
wire \Add1~605_sumout ;
wire \Add1~606 ;
wire \Add1~417_sumout ;
wire \Add1~418 ;
wire \Add1~29_sumout ;
wire \Add1~30 ;
wire \Add1~413_sumout ;
wire \Add1~414 ;
wire \Add1~649_sumout ;
wire \Add1~650 ;
wire \Add1~409_sumout ;
wire \Add1~410 ;
wire \Add1~645_sumout ;
wire \Add1~646 ;
wire \Add1~433_sumout ;
wire \Add1~434 ;
wire \Add1~641_sumout ;
wire \Add1~642 ;
wire \Add1~453_sumout ;
wire \Add1~454 ;
wire \Add1~637_sumout ;
wire \Add1~638 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~633_sumout ;
wire \Add1~634 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~661_sumout ;
wire \Add1~662 ;
wire \Add1~61_sumout ;
wire \Add1~62 ;
wire \Add1~657_sumout ;
wire \Add1~658 ;
wire \Add1~57_sumout ;
wire \Add1~58 ;
wire \Add1~697_sumout ;
wire \Add1~698 ;
wire \Add1~53_sumout ;
wire \Add1~54 ;
wire \Add1~693_sumout ;
wire \Add1~694 ;
wire \Add1~49_sumout ;
wire \Add1~50 ;
wire \Add1~689_sumout ;
wire \Add1~690 ;
wire \Add1~45_sumout ;
wire \Add1~46 ;
wire \Add1~685_sumout ;
wire \Add1~686 ;
wire \Add1~73_sumout ;
wire \Add1~74 ;
wire \Add1~653_sumout ;
wire \Add1~654 ;
wire \Add1~69_sumout ;
wire \Add1~70 ;
wire \Add1~681_sumout ;
wire \Add1~682 ;
wire \Add1~109_sumout ;
wire \Add1~110 ;
wire \Add1~677_sumout ;
wire \Add1~678 ;
wire \Add1~105_sumout ;
wire \Add1~106 ;
wire \Add1~673_sumout ;
wire \Add1~674 ;
wire \Add1~101_sumout ;
wire \Add1~102 ;
wire \Add1~669_sumout ;
wire \Add1~670 ;
wire \Add1~97_sumout ;
wire \Add1~98 ;
wire \Add1~665_sumout ;
wire \Add1~666 ;
wire \Add1~65_sumout ;
wire \Add1~66 ;
wire \Add1~849_sumout ;
wire \Add1~850 ;
wire \Add1~93_sumout ;
wire \Add1~94 ;
wire \Add1~869_sumout ;
wire \Add1~870 ;
wire \Add1~89_sumout ;
wire \Add1~90 ;
wire \Add1~865_sumout ;
wire \Add1~866 ;
wire \Add1~85_sumout ;
wire \Add1~86 ;
wire \Add1~861_sumout ;
wire \Add1~862 ;
wire \Add1~81_sumout ;
wire \Add1~82 ;
wire \Add1~857_sumout ;
wire \Add1~858 ;
wire \Add1~77_sumout ;
wire \Add1~78 ;
wire \Add1~853_sumout ;
wire \Add1~854 ;
wire \Add1~261_sumout ;
wire \Add1~262 ;
wire \Add1~845_sumout ;
wire \Add1~846 ;
wire \Add1~281_sumout ;
wire \Add1~282 ;
wire \Add1~889_sumout ;
wire \Add1~890 ;
wire \Add1~277_sumout ;
wire \Add1~278 ;
wire \Add1~885_sumout ;
wire \Add1~886 ;
wire \Add1~273_sumout ;
wire \Add1~274 ;
wire \Add1~881_sumout ;
wire \Add1~882 ;
wire \Add1~269_sumout ;
wire \Add1~270 ;
wire \Add1~877_sumout ;
wire \Add1~878 ;
wire \Add1~265_sumout ;
wire \Add1~266 ;
wire \Add1~873_sumout ;
wire \Add1~874 ;
wire \Add1~257_sumout ;
wire \Add1~258 ;
wire \Add1~897_sumout ;
wire \Add1~898 ;
wire \Add1~301_sumout ;
wire \Add1~302 ;
wire \Add1~917_sumout ;
wire \Add1~918 ;
wire \Add1~297_sumout ;
wire \Add1~298 ;
wire \Add1~913_sumout ;
wire \Add1~914 ;
wire \Add1~293_sumout ;
wire \Add1~294 ;
wire \Add1~909_sumout ;
wire \Add1~910 ;
wire \Add1~289_sumout ;
wire \Add1~290 ;
wire \Add1~905_sumout ;
wire \Add1~906 ;
wire \Add1~285_sumout ;
wire \Add1~286 ;
wire \Add1~901_sumout ;
wire \Add1~902 ;
wire \Add1~309_sumout ;
wire \Add1~310 ;
wire \Add1~893_sumout ;
wire \Add1~894 ;
wire \Add1~329_sumout ;
wire \Add1~330 ;
wire \Add1~937_sumout ;
wire \Add1~938 ;
wire \Add1~325_sumout ;
wire \Add1~326 ;
wire \Add1~933_sumout ;
wire \Add1~934 ;
wire \Add1~321_sumout ;
wire \Add1~322 ;
wire \Add1~929_sumout ;
wire \Add1~930 ;
wire \Add1~317_sumout ;
wire \Add1~318 ;
wire \Add1~925_sumout ;
wire \Add1~926 ;
wire \Add1~313_sumout ;
wire \Add1~314 ;
wire \Add1~921_sumout ;
wire \Add1~922 ;
wire \Add1~305_sumout ;
wire \Add1~306 ;
wire \Add1~949_sumout ;
wire \Add1~950 ;
wire \Add1~349_sumout ;
wire \Add1~350 ;
wire \Add1~449_sumout ;
wire \Add1~450 ;
wire \Add1~345_sumout ;
wire \Add1~346 ;
wire \Add1~341_sumout ;
wire \Add1~342 ;
wire \Add1~337_sumout ;
wire \Add1~338 ;
wire \Add1~945_sumout ;
wire \Add1~946 ;
wire \Add1~445_sumout ;
wire \Add1~446 ;
wire \Add1~333_sumout ;
wire \Add1~334 ;
wire \Add1~441_sumout ;
wire \Add1~442 ;
wire \Add1~985_sumout ;
wire \Add1~986 ;
wire \Add1~437_sumout ;
wire \Add1~438 ;
wire \Add1~361_sumout ;
wire \Add1~362 ;
wire \Add1~429_sumout ;
wire \Add1~430 ;
wire \Add1~981_sumout ;
wire \Add1~982 ;
wire \Add1~473_sumout ;
wire \Add1~474 ;
wire \Add1~357_sumout ;
wire \Add1~358 ;
wire \Add1~469_sumout ;
wire \Add1~470 ;
wire \Add1~977_sumout ;
wire \Add1~978 ;
wire \Add1~465_sumout ;
wire \Add1~466 ;
wire \Add1~397_sumout ;
wire \Add1~398 ;
wire \Add1~461_sumout ;
wire \Add1~462 ;
wire \Add1~973_sumout ;
wire \Add1~974 ;
wire \Add1~457_sumout ;
wire \Add1~458 ;
wire \Add1~941_sumout ;
wire \Add1~942 ;
wire \Add1~481_sumout ;
wire \Add1~482 ;
wire \Add1~969_sumout ;
wire \Add1~970 ;
wire \Add1~393_sumout ;
wire \Add1~394 ;
wire \Add1~965_sumout ;
wire \Add1~966 ;
wire \Add1~389_sumout ;
wire \Add1~390 ;
wire \Add1~961_sumout ;
wire \Add1~962 ;
wire \Add1~385_sumout ;
wire \Add1~386 ;
wire \Add1~957_sumout ;
wire \Add1~958 ;
wire \Add1~353_sumout ;
wire \Add1~354 ;
wire \Add1~953_sumout ;
wire \Add1~954 ;
wire \Add1~381_sumout ;
wire \Add1~382 ;
wire \Add1~705_sumout ;
wire \Add1~706 ;
wire \Add1~377_sumout ;
wire \Add1~378 ;
wire \Add1~725_sumout ;
wire \Add1~726 ;
wire \Add1~373_sumout ;
wire \Add1~374 ;
wire \Add1~721_sumout ;
wire \Add1~722 ;
wire \Add1~369_sumout ;
wire \Add1~370 ;
wire \Add1~717_sumout ;
wire \Add1~718 ;
wire \Add1~365_sumout ;
wire \Add1~366 ;
wire \Add1~713_sumout ;
wire \Add1~714 ;
wire \Add1~117_sumout ;
wire \Add1~118 ;
wire \Add1~709_sumout ;
wire \Add1~710 ;
wire \Add1~137_sumout ;
wire \Add1~138 ;
wire \Add1~701_sumout ;
wire \Add1~702 ;
wire \Add1~133_sumout ;
wire \Add1~134 ;
wire \Add1~745_sumout ;
wire \Add1~746 ;
wire \Add1~129_sumout ;
wire \Add1~130 ;
wire \Add1~741_sumout ;
wire \Add1~742 ;
wire \Add1~125_sumout ;
wire \Add1~126 ;
wire \Add1~737_sumout ;
wire \Add1~738 ;
wire \Add1~121_sumout ;
wire \always1~7_combout ;
wire \Add1~122 ;
wire \Add1~733_sumout ;
wire \Add1~734 ;
wire \Add1~113_sumout ;
wire \Add1~114 ;
wire \Add1~729_sumout ;
wire \Add1~730 ;
wire \Add1~157_sumout ;
wire \Add1~158 ;
wire \Add1~753_sumout ;
wire \Add1~754 ;
wire \Add1~153_sumout ;
wire \Add1~154 ;
wire \Add1~773_sumout ;
wire \Add1~774 ;
wire \Add1~149_sumout ;
wire \Add1~150 ;
wire \Add1~769_sumout ;
wire \Add1~770 ;
wire \Add1~145_sumout ;
wire \Add1~146 ;
wire \Add1~477_sumout ;
wire \Add1~478 ;
wire \Add1~141_sumout ;
wire \Add1~142 ;
wire \Add1~165_sumout ;
wire \Add1~166 ;
wire \Add1~497_sumout ;
wire \Add1~498 ;
wire \Add1~765_sumout ;
wire \Add1~766 ;
wire \Add1~493_sumout ;
wire \Add1~494 ;
wire \Add1~185_sumout ;
wire \Add1~186 ;
wire \Add1~489_sumout ;
wire \Add1~490 ;
wire \Add1~761_sumout ;
wire \Add1~762 ;
wire \Add1~485_sumout ;
wire \Add1~486 ;
wire \Add1~181_sumout ;
wire \Add1~182 ;
wire \Add1~509_sumout ;
wire \Add1~510 ;
wire \Add1~757_sumout ;
wire \Add1~758 ;
wire \Add1~177_sumout ;
wire \Add1~178 ;
wire \Add1~749_sumout ;
wire \Add1~750 ;
wire \Add1~173_sumout ;
wire \Add1~174 ;
wire \Add1~793_sumout ;
wire \Add1~794 ;
wire \Add1~169_sumout ;
wire \Add1~170 ;
wire \Add1~789_sumout ;
wire \Add1~790 ;
wire \Add1~161_sumout ;
wire \Add1~162 ;
wire \Add1~785_sumout ;
wire \Add1~786 ;
wire \Add1~205_sumout ;
wire \Add1~206 ;
wire \Add1~781_sumout ;
wire \Add1~782 ;
wire \Add1~201_sumout ;
wire \Add1~202 ;
wire \Add1~777_sumout ;
wire \Add1~778 ;
wire \Add1~197_sumout ;
wire \Add1~198 ;
wire \Add1~805_sumout ;
wire \Add1~806 ;
wire \Add1~193_sumout ;
wire \Add1~194 ;
wire \Add1~801_sumout ;
wire \Add1~802 ;
wire \Add1~189_sumout ;
wire \Add1~190 ;
wire \Add1~841_sumout ;
wire \Add1~842 ;
wire \Add1~217_sumout ;
wire \Add1~218 ;
wire \Add1~505_sumout ;
wire \Add1~506 ;
wire \Add1~545_sumout ;
wire \Add1~546 ;
wire \Add1~213_sumout ;
wire \Add1~214 ;
wire \Add1~541_sumout ;
wire \Add1~542 ;
wire \Add1~837_sumout ;
wire \Add1~838 ;
wire \Add1~537_sumout ;
wire \Add1~538 ;
wire \Add1~833_sumout ;
wire \Add1~834 ;
wire \Add1~253_sumout ;
wire \Add1~254 ;
wire \Add1~829_sumout ;
wire \Add1~830 ;
wire \Add1~249_sumout ;
wire \Add1~250 ;
wire \Add1~797_sumout ;
wire \Add1~798 ;
wire \Add1~245_sumout ;
wire \Add1~246 ;
wire \Add1~825_sumout ;
wire \Add1~826 ;
wire \Add1~241_sumout ;
wire \Add1~242 ;
wire \Add1~821_sumout ;
wire \Add1~822 ;
wire \Add1~209_sumout ;
wire \Add1~210 ;
wire \Add1~533_sumout ;
wire \Add1~534 ;
wire \Add1~501_sumout ;
wire \Add1~502 ;
wire \Add1~237_sumout ;
wire \Add1~238 ;
wire \Add1~529_sumout ;
wire \Add1~530 ;
wire \Add1~817_sumout ;
wire \Add1~818 ;
wire \Add1~233_sumout ;
wire \Add1~234 ;
wire \Add1~813_sumout ;
wire \Add1~814 ;
wire \Add1~229_sumout ;
wire \Add1~230 ;
wire \Add1~525_sumout ;
wire \Add1~526 ;
wire \Add1~521_sumout ;
wire \Add1~522 ;
wire \Add1~809_sumout ;
wire \Add1~810 ;
wire \Add1~225_sumout ;
wire \Add1~226 ;
wire \Add1~517_sumout ;
wire \Add1~518 ;
wire \Add1~221_sumout ;
wire \always1~11_combout ;
wire \always1~12_combout ;
wire \always1~13_combout ;
wire \always1~10_combout ;
wire \always1~9_combout ;
wire \always1~14_combout ;
wire \always1~8_combout ;
wire \always1~15_combout ;
wire \always1~19_combout ;
wire \always1~21_combout ;
wire \always1~20_combout ;
wire \always1~22_combout ;
wire \always1~18_combout ;
wire \always1~23_combout ;
wire \always1~17_combout ;
wire \always1~16_combout ;
wire \always1~24_combout ;
wire \always1~60_combout ;
wire \always1~61_combout ;
wire \always1~44_combout ;
wire \always1~45_combout ;
wire \always1~43_combout ;
wire \always1~46_combout ;
wire \always1~41_combout ;
wire \always1~42_combout ;
wire \always1~47_combout ;
wire \always1~48_combout ;
wire \always1~62_combout ;
wire \always1~63_combout ;
wire \always1~52_combout ;
wire \always1~51_combout ;
wire \always1~50_combout ;
wire \always1~53_combout ;
wire \always1~49_combout ;
wire \always1~54_combout ;
wire \always1~38_combout ;
wire \always1~37_combout ;
wire \always1~39_combout ;
wire \always1~35_combout ;
wire \always1~36_combout ;
wire \always1~40_combout ;
wire \always1~55_combout ;
wire \always1~26_combout ;
wire \always1~59_combout ;
wire \Add1~222 ;
wire \Add1~513_sumout ;
wire \always1~58_combout ;
wire \always1~28_combout ;
wire \always1~29_combout ;
wire \always1~27_combout ;
wire \always1~30_combout ;
wire \always1~32_combout ;
wire \always1~31_combout ;
wire \always1~33_combout ;
wire \always1~25_combout ;
wire \always1~34_combout ;
wire \always1~0_combout ;
wire \always1~3_combout ;
wire \always1~2_combout ;
wire \always1~4_combout ;
wire \always1~1_combout ;
wire \always1~5_combout ;
wire \always1~6_combout ;
wire \always1~56_combout ;
wire \always1~57_combout ;
wire \Add1~1010 ;
wire \Add1~1005_sumout ;
wire \Add1~1006 ;
wire \Add1~1001_sumout ;
wire \Add1~1002 ;
wire \Add1~997_sumout ;
wire \Add1~998 ;
wire \Add1~993_sumout ;
wire \Add1~994 ;
wire \Add1~989_sumout ;
wire \Add1~990 ;
wire \Add1~1017_sumout ;
wire \Add1~1018 ;
wire \Add1~1013_sumout ;
wire \Add1~1014 ;
wire \Add1~1021_sumout ;
wire \SW[0]~input_o ;
wire \always2~1_combout ;
wire \LessThan5~0_combout ;
wire \LessThan5~1_combout ;
wire \always2~2_combout ;
wire \always2~0_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~1_combout ;
wire \always2~3_combout ;
wire \VGA_B~0_combout ;
wire \KEY[1]~input_o ;
wire \VGA_B[0]~1_combout ;
wire \VGA_B[0]~reg0_q ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a297 ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ;
wire \VGA_B~2_combout ;
wire \VGA_B[1]~reg0_q ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~12_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout ;
wire \VGA_B~3_combout ;
wire \VGA_B[2]~reg0_q ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a299 ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~12_combout ;
wire \VGA_B~4_combout ;
wire \VGA_B[3]~reg0_q ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~12_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout ;
wire \VGA_B~5_combout ;
wire \VGA_B[4]~reg0_q ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a301 ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~12_combout ;
wire \VGA_B~6_combout ;
wire \VGA_B[5]~reg0_q ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~12_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout ;
wire \VGA_B~7_combout ;
wire \VGA_B[6]~reg0_q ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a303 ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~12_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout ;
wire \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout ;
wire \VGA_B~8_combout ;
wire \VGA_B[7]~reg0_q ;
wire \VGA_G~0_combout ;
wire \VGA_G[0]~reg0_q ;
wire \VGA_G~1_combout ;
wire \VGA_G[1]~reg0_q ;
wire \VGA_G~2_combout ;
wire \VGA_G[2]~reg0_q ;
wire \VGA_G~3_combout ;
wire \VGA_G[3]~reg0_q ;
wire \VGA_G~4_combout ;
wire \VGA_G[4]~reg0_q ;
wire \VGA_G~5_combout ;
wire \VGA_G[5]~reg0_q ;
wire \VGA_G~6_combout ;
wire \VGA_G[6]~reg0_q ;
wire \VGA_G~7_combout ;
wire \VGA_G[7]~reg0_q ;
wire \u_input_badge|u_test|LessThan8~0_combout ;
wire \u_input_badge|u_test|HSYNC~q ;
wire \u_input_badge|HSYNC~q ;
wire \VGA_R~0_combout ;
wire \VGA_R[0]~reg0_q ;
wire \VGA_R~1_combout ;
wire \VGA_R[1]~reg0_q ;
wire \VGA_R~2_combout ;
wire \VGA_R[2]~reg0_q ;
wire \VGA_R~3_combout ;
wire \VGA_R[3]~reg0_q ;
wire \VGA_R~4_combout ;
wire \VGA_R[4]~reg0_q ;
wire \VGA_R~5_combout ;
wire \VGA_R[5]~reg0_q ;
wire \VGA_R~6_combout ;
wire \VGA_R[6]~reg0_q ;
wire \VGA_R~7_combout ;
wire \VGA_R[7]~reg0_q ;
wire \u_input_badge|u_test|VSYNC_pre~0_combout ;
wire \u_input_badge|u_test|VSYNC_pre~q ;
wire \u_input_badge|VSYNC~q ;
wire [23:0] \u_input_badge|oData ;
wire [8:0] \u_input_badge|count_row ;
wire [9:0] \u_input_badge|count_col ;
wire [11:0] \u_input_badge|u_test|V_Cont ;
wire [11:0] \u_input_badge|u_test|H_Cont ;
wire [5:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1753w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w ;
wire [3:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w ;
wire [255:0] cnt_vs;
wire [255:0] cnt_hs;
wire [0:0] \u1|pll_25_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \u1|pll_25_inst|altera_pll_i|outclk_wire ;

wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [1:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [1:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [1:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [1:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [7:0] \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];
assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a297  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [1];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];
assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a299  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [1];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];
assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a301  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [1];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];
assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a303  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [1];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\u_input_badge|oData_Enable~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA_B[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA_B[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA_B[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA_B[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA_B[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA_B[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA_B[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA_B[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA_G[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA_G[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA_G[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA_G[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA_G[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA_G[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA_G[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA_G[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\u_input_badge|HSYNC~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA_R[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA_R[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA_R[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA_R[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA_R[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA_R[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA_R[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA_R[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\u_input_badge|VSYNC~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\u1|pll_25_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\u1|pll_25_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1535.714285 mhz";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 108;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 107;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 4;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\u1|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u1|pll_25_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 31;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.175644 mhz";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \u1|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\u1|pll_25_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N0
cyclonev_lcell_comb \u_input_badge|u_test|Add3~37 (
// Equation(s):
// \u_input_badge|u_test|Add3~37_sumout  = SUM(( \u_input_badge|u_test|H_Cont [0] ) + ( VCC ) + ( !VCC ))
// \u_input_badge|u_test|Add3~38  = CARRY(( \u_input_badge|u_test|H_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|H_Cont [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add3~37_sumout ),
	.cout(\u_input_badge|u_test|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add3~37 .extended_lut = "off";
defparam \u_input_badge|u_test|Add3~37 .lut_mask = 64'h00000000000000FF;
defparam \u_input_badge|u_test|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N24
cyclonev_lcell_comb \u_input_badge|u_test|Add3~17 (
// Equation(s):
// \u_input_badge|u_test|Add3~17_sumout  = SUM(( \u_input_badge|u_test|H_Cont [8] ) + ( GND ) + ( \u_input_badge|u_test|Add3~2  ))
// \u_input_badge|u_test|Add3~18  = CARRY(( \u_input_badge|u_test|H_Cont [8] ) + ( GND ) + ( \u_input_badge|u_test|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|H_Cont [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add3~17_sumout ),
	.cout(\u_input_badge|u_test|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add3~17 .extended_lut = "off";
defparam \u_input_badge|u_test|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N27
cyclonev_lcell_comb \u_input_badge|u_test|Add3~21 (
// Equation(s):
// \u_input_badge|u_test|Add3~21_sumout  = SUM(( \u_input_badge|u_test|H_Cont [9] ) + ( GND ) + ( \u_input_badge|u_test|Add3~18  ))
// \u_input_badge|u_test|Add3~22  = CARRY(( \u_input_badge|u_test|H_Cont [9] ) + ( GND ) + ( \u_input_badge|u_test|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|H_Cont [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add3~21_sumout ),
	.cout(\u_input_badge|u_test|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add3~21 .extended_lut = "off";
defparam \u_input_badge|u_test|Add3~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y61_N29
dffeas \u_input_badge|u_test|H_Cont[9] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan7~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|H_Cont[9] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N30
cyclonev_lcell_comb \u_input_badge|u_test|Add3~29 (
// Equation(s):
// \u_input_badge|u_test|Add3~29_sumout  = SUM(( \u_input_badge|u_test|H_Cont [10] ) + ( GND ) + ( \u_input_badge|u_test|Add3~22  ))
// \u_input_badge|u_test|Add3~30  = CARRY(( \u_input_badge|u_test|H_Cont [10] ) + ( GND ) + ( \u_input_badge|u_test|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|H_Cont [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add3~29_sumout ),
	.cout(\u_input_badge|u_test|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add3~29 .extended_lut = "off";
defparam \u_input_badge|u_test|Add3~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y61_N32
dffeas \u_input_badge|u_test|H_Cont[10] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan7~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|H_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|H_Cont[10] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|H_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N33
cyclonev_lcell_comb \u_input_badge|u_test|Add3~25 (
// Equation(s):
// \u_input_badge|u_test|Add3~25_sumout  = SUM(( \u_input_badge|u_test|H_Cont [11] ) + ( GND ) + ( \u_input_badge|u_test|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|H_Cont [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add3~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add3~25 .extended_lut = "off";
defparam \u_input_badge|u_test|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y61_N34
dffeas \u_input_badge|u_test|H_Cont[11] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan7~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|H_Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|H_Cont[11] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|H_Cont[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N48
cyclonev_lcell_comb \u_input_badge|u_test|LessThan7~0 (
// Equation(s):
// \u_input_badge|u_test|LessThan7~0_combout  = ( !\u_input_badge|u_test|H_Cont [7] & ( (!\u_input_badge|u_test|H_Cont [6] & !\u_input_badge|u_test|H_Cont [5]) ) )

	.dataa(!\u_input_badge|u_test|H_Cont [6]),
	.datab(!\u_input_badge|u_test|H_Cont [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_input_badge|u_test|H_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|LessThan7~0 .extended_lut = "off";
defparam \u_input_badge|u_test|LessThan7~0 .lut_mask = 64'h8888888800000000;
defparam \u_input_badge|u_test|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N57
cyclonev_lcell_comb \u_input_badge|u_test|LessThan7~1 (
// Equation(s):
// \u_input_badge|u_test|LessThan7~1_combout  = ( \u_input_badge|u_test|LessThan7~0_combout  & ( (\u_input_badge|u_test|H_Cont [11]) # (\u_input_badge|u_test|H_Cont [10]) ) ) # ( !\u_input_badge|u_test|LessThan7~0_combout  & ( (((\u_input_badge|u_test|H_Cont 
// [8] & \u_input_badge|u_test|H_Cont [9])) # (\u_input_badge|u_test|H_Cont [11])) # (\u_input_badge|u_test|H_Cont [10]) ) )

	.dataa(!\u_input_badge|u_test|H_Cont [8]),
	.datab(!\u_input_badge|u_test|H_Cont [10]),
	.datac(!\u_input_badge|u_test|H_Cont [11]),
	.datad(!\u_input_badge|u_test|H_Cont [9]),
	.datae(gnd),
	.dataf(!\u_input_badge|u_test|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|LessThan7~1 .extended_lut = "off";
defparam \u_input_badge|u_test|LessThan7~1 .lut_mask = 64'h3F7F3F7F3F3F3F3F;
defparam \u_input_badge|u_test|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y61_N2
dffeas \u_input_badge|u_test|H_Cont[0] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan7~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|H_Cont[0] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N3
cyclonev_lcell_comb \u_input_badge|u_test|Add3~41 (
// Equation(s):
// \u_input_badge|u_test|Add3~41_sumout  = SUM(( \u_input_badge|u_test|H_Cont [1] ) + ( GND ) + ( \u_input_badge|u_test|Add3~38  ))
// \u_input_badge|u_test|Add3~42  = CARRY(( \u_input_badge|u_test|H_Cont [1] ) + ( GND ) + ( \u_input_badge|u_test|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|H_Cont [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add3~41_sumout ),
	.cout(\u_input_badge|u_test|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add3~41 .extended_lut = "off";
defparam \u_input_badge|u_test|Add3~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y61_N5
dffeas \u_input_badge|u_test|H_Cont[1] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan7~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|H_Cont[1] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N6
cyclonev_lcell_comb \u_input_badge|u_test|Add3~33 (
// Equation(s):
// \u_input_badge|u_test|Add3~33_sumout  = SUM(( \u_input_badge|u_test|H_Cont [2] ) + ( GND ) + ( \u_input_badge|u_test|Add3~42  ))
// \u_input_badge|u_test|Add3~34  = CARRY(( \u_input_badge|u_test|H_Cont [2] ) + ( GND ) + ( \u_input_badge|u_test|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|H_Cont [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add3~33_sumout ),
	.cout(\u_input_badge|u_test|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add3~33 .extended_lut = "off";
defparam \u_input_badge|u_test|Add3~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y61_N8
dffeas \u_input_badge|u_test|H_Cont[2] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan7~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|H_Cont[2] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N9
cyclonev_lcell_comb \u_input_badge|u_test|Add3~45 (
// Equation(s):
// \u_input_badge|u_test|Add3~45_sumout  = SUM(( \u_input_badge|u_test|H_Cont [3] ) + ( GND ) + ( \u_input_badge|u_test|Add3~34  ))
// \u_input_badge|u_test|Add3~46  = CARRY(( \u_input_badge|u_test|H_Cont [3] ) + ( GND ) + ( \u_input_badge|u_test|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|H_Cont [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add3~45_sumout ),
	.cout(\u_input_badge|u_test|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add3~45 .extended_lut = "off";
defparam \u_input_badge|u_test|Add3~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y61_N11
dffeas \u_input_badge|u_test|H_Cont[3] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan7~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|H_Cont[3] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N12
cyclonev_lcell_comb \u_input_badge|u_test|Add3~5 (
// Equation(s):
// \u_input_badge|u_test|Add3~5_sumout  = SUM(( \u_input_badge|u_test|H_Cont [4] ) + ( GND ) + ( \u_input_badge|u_test|Add3~46  ))
// \u_input_badge|u_test|Add3~6  = CARRY(( \u_input_badge|u_test|H_Cont [4] ) + ( GND ) + ( \u_input_badge|u_test|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|H_Cont [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add3~5_sumout ),
	.cout(\u_input_badge|u_test|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add3~5 .extended_lut = "off";
defparam \u_input_badge|u_test|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y61_N14
dffeas \u_input_badge|u_test|H_Cont[4] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan7~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|H_Cont[4] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N15
cyclonev_lcell_comb \u_input_badge|u_test|Add3~9 (
// Equation(s):
// \u_input_badge|u_test|Add3~9_sumout  = SUM(( \u_input_badge|u_test|H_Cont [5] ) + ( GND ) + ( \u_input_badge|u_test|Add3~6  ))
// \u_input_badge|u_test|Add3~10  = CARRY(( \u_input_badge|u_test|H_Cont [5] ) + ( GND ) + ( \u_input_badge|u_test|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|H_Cont [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add3~9_sumout ),
	.cout(\u_input_badge|u_test|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add3~9 .extended_lut = "off";
defparam \u_input_badge|u_test|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y61_N16
dffeas \u_input_badge|u_test|H_Cont[5] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan7~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|H_Cont[5] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N18
cyclonev_lcell_comb \u_input_badge|u_test|Add3~13 (
// Equation(s):
// \u_input_badge|u_test|Add3~13_sumout  = SUM(( \u_input_badge|u_test|H_Cont [6] ) + ( GND ) + ( \u_input_badge|u_test|Add3~10  ))
// \u_input_badge|u_test|Add3~14  = CARRY(( \u_input_badge|u_test|H_Cont [6] ) + ( GND ) + ( \u_input_badge|u_test|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|H_Cont [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add3~13_sumout ),
	.cout(\u_input_badge|u_test|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add3~13 .extended_lut = "off";
defparam \u_input_badge|u_test|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y61_N20
dffeas \u_input_badge|u_test|H_Cont[6] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan7~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|H_Cont[6] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N21
cyclonev_lcell_comb \u_input_badge|u_test|Add3~1 (
// Equation(s):
// \u_input_badge|u_test|Add3~1_sumout  = SUM(( \u_input_badge|u_test|H_Cont [7] ) + ( GND ) + ( \u_input_badge|u_test|Add3~14  ))
// \u_input_badge|u_test|Add3~2  = CARRY(( \u_input_badge|u_test|H_Cont [7] ) + ( GND ) + ( \u_input_badge|u_test|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|H_Cont [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add3~1_sumout ),
	.cout(\u_input_badge|u_test|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add3~1 .extended_lut = "off";
defparam \u_input_badge|u_test|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y61_N22
dffeas \u_input_badge|u_test|H_Cont[7] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan7~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|H_Cont[7] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y61_N25
dffeas \u_input_badge|u_test|H_Cont[8] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan7~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|H_Cont[8] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N0
cyclonev_lcell_comb \u_input_badge|u_test|Add4~13 (
// Equation(s):
// \u_input_badge|u_test|Add4~13_sumout  = SUM(( \u_input_badge|u_test|V_Cont [0] ) + ( VCC ) + ( !VCC ))
// \u_input_badge|u_test|Add4~14  = CARRY(( \u_input_badge|u_test|V_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|V_Cont [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add4~13_sumout ),
	.cout(\u_input_badge|u_test|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add4~13 .extended_lut = "off";
defparam \u_input_badge|u_test|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \u_input_badge|u_test|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N27
cyclonev_lcell_comb \u_input_badge|u_test|Add4~1 (
// Equation(s):
// \u_input_badge|u_test|Add4~1_sumout  = SUM(( \u_input_badge|u_test|V_Cont [9] ) + ( GND ) + ( \u_input_badge|u_test|Add4~30  ))
// \u_input_badge|u_test|Add4~2  = CARRY(( \u_input_badge|u_test|V_Cont [9] ) + ( GND ) + ( \u_input_badge|u_test|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|V_Cont [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add4~1_sumout ),
	.cout(\u_input_badge|u_test|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add4~1 .extended_lut = "off";
defparam \u_input_badge|u_test|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N30
cyclonev_lcell_comb \u_input_badge|u_test|Add4~5 (
// Equation(s):
// \u_input_badge|u_test|Add4~5_sumout  = SUM(( \u_input_badge|u_test|V_Cont [10] ) + ( GND ) + ( \u_input_badge|u_test|Add4~2  ))
// \u_input_badge|u_test|Add4~6  = CARRY(( \u_input_badge|u_test|V_Cont [10] ) + ( GND ) + ( \u_input_badge|u_test|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|V_Cont [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add4~5_sumout ),
	.cout(\u_input_badge|u_test|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add4~5 .extended_lut = "off";
defparam \u_input_badge|u_test|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N54
cyclonev_lcell_comb \u_input_badge|u_test|Equal4~1 (
// Equation(s):
// \u_input_badge|u_test|Equal4~1_combout  = ( !\u_input_badge|u_test|H_Cont [7] & ( (!\u_input_badge|u_test|H_Cont [8] & (!\u_input_badge|u_test|H_Cont [10] & (!\u_input_badge|u_test|H_Cont [9] & !\u_input_badge|u_test|H_Cont [11]))) ) )

	.dataa(!\u_input_badge|u_test|H_Cont [8]),
	.datab(!\u_input_badge|u_test|H_Cont [10]),
	.datac(!\u_input_badge|u_test|H_Cont [9]),
	.datad(!\u_input_badge|u_test|H_Cont [11]),
	.datae(gnd),
	.dataf(!\u_input_badge|u_test|H_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Equal4~1 .extended_lut = "off";
defparam \u_input_badge|u_test|Equal4~1 .lut_mask = 64'h8000800000000000;
defparam \u_input_badge|u_test|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N51
cyclonev_lcell_comb \u_input_badge|u_test|Equal4~0 (
// Equation(s):
// \u_input_badge|u_test|Equal4~0_combout  = (!\u_input_badge|u_test|H_Cont [6] & (!\u_input_badge|u_test|H_Cont [5] & !\u_input_badge|u_test|H_Cont [4]))

	.dataa(!\u_input_badge|u_test|H_Cont [6]),
	.datab(!\u_input_badge|u_test|H_Cont [5]),
	.datac(!\u_input_badge|u_test|H_Cont [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Equal4~0 .extended_lut = "off";
defparam \u_input_badge|u_test|Equal4~0 .lut_mask = 64'h8080808080808080;
defparam \u_input_badge|u_test|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N36
cyclonev_lcell_comb \u_input_badge|u_test|Equal4~2 (
// Equation(s):
// \u_input_badge|u_test|Equal4~2_combout  = ( !\u_input_badge|u_test|H_Cont [0] & ( \u_input_badge|u_test|Equal4~0_combout  & ( (\u_input_badge|u_test|Equal4~1_combout  & (!\u_input_badge|u_test|H_Cont [2] & (!\u_input_badge|u_test|H_Cont [1] & 
// !\u_input_badge|u_test|H_Cont [3]))) ) ) )

	.dataa(!\u_input_badge|u_test|Equal4~1_combout ),
	.datab(!\u_input_badge|u_test|H_Cont [2]),
	.datac(!\u_input_badge|u_test|H_Cont [1]),
	.datad(!\u_input_badge|u_test|H_Cont [3]),
	.datae(!\u_input_badge|u_test|H_Cont [0]),
	.dataf(!\u_input_badge|u_test|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Equal4~2 .extended_lut = "off";
defparam \u_input_badge|u_test|Equal4~2 .lut_mask = 64'h0000000040000000;
defparam \u_input_badge|u_test|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y61_N31
dffeas \u_input_badge|u_test|V_Cont[10] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[10] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y61_N10
dffeas \u_input_badge|u_test|V_Cont[3]~DUPLICATE (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N42
cyclonev_lcell_comb \u_input_badge|u_test|LessThan9~1 (
// Equation(s):
// \u_input_badge|u_test|LessThan9~1_combout  = ( !\u_input_badge|u_test|V_Cont [8] & ( (!\u_input_badge|u_test|V_Cont [4] & (!\u_input_badge|u_test|V_Cont [7] & ((!\u_input_badge|u_test|V_Cont [2]) # (!\u_input_badge|u_test|V_Cont[3]~DUPLICATE_q )))) ) )

	.dataa(!\u_input_badge|u_test|V_Cont [2]),
	.datab(!\u_input_badge|u_test|V_Cont [4]),
	.datac(!\u_input_badge|u_test|V_Cont [7]),
	.datad(!\u_input_badge|u_test|V_Cont[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_input_badge|u_test|V_Cont [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|LessThan9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|LessThan9~1 .extended_lut = "off";
defparam \u_input_badge|u_test|LessThan9~1 .lut_mask = 64'hC080C08000000000;
defparam \u_input_badge|u_test|LessThan9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N33
cyclonev_lcell_comb \u_input_badge|u_test|Add4~9 (
// Equation(s):
// \u_input_badge|u_test|Add4~9_sumout  = SUM(( \u_input_badge|u_test|V_Cont [11] ) + ( GND ) + ( \u_input_badge|u_test|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|V_Cont [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add4~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add4~9 .extended_lut = "off";
defparam \u_input_badge|u_test|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y61_N34
dffeas \u_input_badge|u_test|V_Cont[11] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[11] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N48
cyclonev_lcell_comb \u_input_badge|u_test|LessThan9~0 (
// Equation(s):
// \u_input_badge|u_test|LessThan9~0_combout  = ( \u_input_badge|u_test|V_Cont [11] & ( \u_input_badge|u_test|V_Cont [9] ) ) # ( !\u_input_badge|u_test|V_Cont [11] & ( \u_input_badge|u_test|V_Cont [9] & ( (((!\u_input_badge|u_test|LessThan9~1_combout ) # 
// (\u_input_badge|u_test|V_Cont [6])) # (\u_input_badge|u_test|V_Cont [5])) # (\u_input_badge|u_test|V_Cont [10]) ) ) ) # ( \u_input_badge|u_test|V_Cont [11] & ( !\u_input_badge|u_test|V_Cont [9] ) ) # ( !\u_input_badge|u_test|V_Cont [11] & ( 
// !\u_input_badge|u_test|V_Cont [9] & ( \u_input_badge|u_test|V_Cont [10] ) ) )

	.dataa(!\u_input_badge|u_test|V_Cont [10]),
	.datab(!\u_input_badge|u_test|V_Cont [5]),
	.datac(!\u_input_badge|u_test|V_Cont [6]),
	.datad(!\u_input_badge|u_test|LessThan9~1_combout ),
	.datae(!\u_input_badge|u_test|V_Cont [11]),
	.dataf(!\u_input_badge|u_test|V_Cont [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|LessThan9~0 .extended_lut = "off";
defparam \u_input_badge|u_test|LessThan9~0 .lut_mask = 64'h5555FFFFFF7FFFFF;
defparam \u_input_badge|u_test|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y61_N1
dffeas \u_input_badge|u_test|V_Cont[0] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[0] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N3
cyclonev_lcell_comb \u_input_badge|u_test|Add4~33 (
// Equation(s):
// \u_input_badge|u_test|Add4~33_sumout  = SUM(( \u_input_badge|u_test|V_Cont [1] ) + ( GND ) + ( \u_input_badge|u_test|Add4~14  ))
// \u_input_badge|u_test|Add4~34  = CARRY(( \u_input_badge|u_test|V_Cont [1] ) + ( GND ) + ( \u_input_badge|u_test|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|V_Cont [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add4~33_sumout ),
	.cout(\u_input_badge|u_test|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add4~33 .extended_lut = "off";
defparam \u_input_badge|u_test|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y61_N5
dffeas \u_input_badge|u_test|V_Cont[1] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[1] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N6
cyclonev_lcell_comb \u_input_badge|u_test|Add4~37 (
// Equation(s):
// \u_input_badge|u_test|Add4~37_sumout  = SUM(( \u_input_badge|u_test|V_Cont [2] ) + ( GND ) + ( \u_input_badge|u_test|Add4~34  ))
// \u_input_badge|u_test|Add4~38  = CARRY(( \u_input_badge|u_test|V_Cont [2] ) + ( GND ) + ( \u_input_badge|u_test|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|V_Cont [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add4~37_sumout ),
	.cout(\u_input_badge|u_test|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add4~37 .extended_lut = "off";
defparam \u_input_badge|u_test|Add4~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y61_N7
dffeas \u_input_badge|u_test|V_Cont[2] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[2] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N9
cyclonev_lcell_comb \u_input_badge|u_test|Add4~41 (
// Equation(s):
// \u_input_badge|u_test|Add4~41_sumout  = SUM(( \u_input_badge|u_test|V_Cont [3] ) + ( GND ) + ( \u_input_badge|u_test|Add4~38  ))
// \u_input_badge|u_test|Add4~42  = CARRY(( \u_input_badge|u_test|V_Cont [3] ) + ( GND ) + ( \u_input_badge|u_test|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|V_Cont [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add4~41_sumout ),
	.cout(\u_input_badge|u_test|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add4~41 .extended_lut = "off";
defparam \u_input_badge|u_test|Add4~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y61_N11
dffeas \u_input_badge|u_test|V_Cont[3] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[3] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N12
cyclonev_lcell_comb \u_input_badge|u_test|Add4~45 (
// Equation(s):
// \u_input_badge|u_test|Add4~45_sumout  = SUM(( \u_input_badge|u_test|V_Cont [4] ) + ( GND ) + ( \u_input_badge|u_test|Add4~42  ))
// \u_input_badge|u_test|Add4~46  = CARRY(( \u_input_badge|u_test|V_Cont [4] ) + ( GND ) + ( \u_input_badge|u_test|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|V_Cont [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add4~45_sumout ),
	.cout(\u_input_badge|u_test|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add4~45 .extended_lut = "off";
defparam \u_input_badge|u_test|Add4~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y61_N14
dffeas \u_input_badge|u_test|V_Cont[4] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[4] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N15
cyclonev_lcell_comb \u_input_badge|u_test|Add4~17 (
// Equation(s):
// \u_input_badge|u_test|Add4~17_sumout  = SUM(( \u_input_badge|u_test|V_Cont [5] ) + ( GND ) + ( \u_input_badge|u_test|Add4~46  ))
// \u_input_badge|u_test|Add4~18  = CARRY(( \u_input_badge|u_test|V_Cont [5] ) + ( GND ) + ( \u_input_badge|u_test|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|V_Cont [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add4~17_sumout ),
	.cout(\u_input_badge|u_test|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add4~17 .extended_lut = "off";
defparam \u_input_badge|u_test|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y61_N16
dffeas \u_input_badge|u_test|V_Cont[5] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[5] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N18
cyclonev_lcell_comb \u_input_badge|u_test|Add4~21 (
// Equation(s):
// \u_input_badge|u_test|Add4~21_sumout  = SUM(( \u_input_badge|u_test|V_Cont [6] ) + ( GND ) + ( \u_input_badge|u_test|Add4~18  ))
// \u_input_badge|u_test|Add4~22  = CARRY(( \u_input_badge|u_test|V_Cont [6] ) + ( GND ) + ( \u_input_badge|u_test|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|V_Cont [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add4~21_sumout ),
	.cout(\u_input_badge|u_test|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add4~21 .extended_lut = "off";
defparam \u_input_badge|u_test|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y61_N20
dffeas \u_input_badge|u_test|V_Cont[6] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[6] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N21
cyclonev_lcell_comb \u_input_badge|u_test|Add4~25 (
// Equation(s):
// \u_input_badge|u_test|Add4~25_sumout  = SUM(( \u_input_badge|u_test|V_Cont [7] ) + ( GND ) + ( \u_input_badge|u_test|Add4~22  ))
// \u_input_badge|u_test|Add4~26  = CARRY(( \u_input_badge|u_test|V_Cont [7] ) + ( GND ) + ( \u_input_badge|u_test|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|V_Cont [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add4~25_sumout ),
	.cout(\u_input_badge|u_test|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add4~25 .extended_lut = "off";
defparam \u_input_badge|u_test|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y61_N23
dffeas \u_input_badge|u_test|V_Cont[7] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[7] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N24
cyclonev_lcell_comb \u_input_badge|u_test|Add4~29 (
// Equation(s):
// \u_input_badge|u_test|Add4~29_sumout  = SUM(( \u_input_badge|u_test|V_Cont [8] ) + ( GND ) + ( \u_input_badge|u_test|Add4~26  ))
// \u_input_badge|u_test|Add4~30  = CARRY(( \u_input_badge|u_test|V_Cont [8] ) + ( GND ) + ( \u_input_badge|u_test|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|u_test|V_Cont [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|u_test|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|u_test|Add4~29_sumout ),
	.cout(\u_input_badge|u_test|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|Add4~29 .extended_lut = "off";
defparam \u_input_badge|u_test|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|u_test|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y61_N25
dffeas \u_input_badge|u_test|V_Cont[8] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[8] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y61_N28
dffeas \u_input_badge|u_test|V_Cont[9] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|u_test|LessThan9~0_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|V_Cont[9] .is_wysiwyg = "true";
defparam \u_input_badge|u_test|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N39
cyclonev_lcell_comb \u_input_badge|u_test|LessThan5~0 (
// Equation(s):
// \u_input_badge|u_test|LessThan5~0_combout  = ( !\u_input_badge|u_test|V_Cont [6] & ( (!\u_input_badge|u_test|V_Cont [8] & !\u_input_badge|u_test|V_Cont [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_input_badge|u_test|V_Cont [8]),
	.datad(!\u_input_badge|u_test|V_Cont [7]),
	.datae(gnd),
	.dataf(!\u_input_badge|u_test|V_Cont [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|LessThan5~0 .extended_lut = "off";
defparam \u_input_badge|u_test|LessThan5~0 .lut_mask = 64'hF000F00000000000;
defparam \u_input_badge|u_test|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N45
cyclonev_lcell_comb \u_input_badge|u_test|LessThan5~1 (
// Equation(s):
// \u_input_badge|u_test|LessThan5~1_combout  = ( !\u_input_badge|u_test|V_Cont [4] & ( (!\u_input_badge|u_test|V_Cont [2] & (!\u_input_badge|u_test|V_Cont [3] & !\u_input_badge|u_test|V_Cont [1])) ) )

	.dataa(!\u_input_badge|u_test|V_Cont [2]),
	.datab(gnd),
	.datac(!\u_input_badge|u_test|V_Cont [3]),
	.datad(!\u_input_badge|u_test|V_Cont [1]),
	.datae(gnd),
	.dataf(!\u_input_badge|u_test|V_Cont [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|LessThan5~1 .extended_lut = "off";
defparam \u_input_badge|u_test|LessThan5~1 .lut_mask = 64'hA000A00000000000;
defparam \u_input_badge|u_test|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N36
cyclonev_lcell_comb \u_input_badge|u_test|LessThan6~0 (
// Equation(s):
// \u_input_badge|u_test|LessThan6~0_combout  = (!\u_input_badge|u_test|V_Cont [10] & !\u_input_badge|u_test|V_Cont [11])

	.dataa(!\u_input_badge|u_test|V_Cont [10]),
	.datab(gnd),
	.datac(!\u_input_badge|u_test|V_Cont [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|LessThan6~0 .extended_lut = "off";
defparam \u_input_badge|u_test|LessThan6~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \u_input_badge|u_test|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y61_N33
cyclonev_lcell_comb \u_input_badge|u_test|LessThan6~1 (
// Equation(s):
// \u_input_badge|u_test|LessThan6~1_combout  = ( \u_input_badge|u_test|LessThan6~0_combout  & ( (\u_input_badge|u_test|LessThan5~0_combout  & (\u_input_badge|u_test|LessThan5~1_combout  & !\u_input_badge|u_test|V_Cont [5])) ) )

	.dataa(!\u_input_badge|u_test|LessThan5~0_combout ),
	.datab(!\u_input_badge|u_test|LessThan5~1_combout ),
	.datac(!\u_input_badge|u_test|V_Cont [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_input_badge|u_test|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|LessThan6~1 .extended_lut = "off";
defparam \u_input_badge|u_test|LessThan6~1 .lut_mask = 64'h0000000010101010;
defparam \u_input_badge|u_test|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y61_N48
cyclonev_lcell_comb \u_input_badge|u_test|allow~0 (
// Equation(s):
// \u_input_badge|u_test|allow~0_combout  = ( \u_input_badge|u_test|allow~q  & ( \u_input_badge|u_test|LessThan6~0_combout  ) ) # ( !\u_input_badge|u_test|allow~q  & ( \u_input_badge|u_test|LessThan6~0_combout  & ( (\u_input_badge|u_test|V_Cont [9] & 
// (!\SW[7]~input_o  & ((!\u_input_badge|u_test|LessThan6~1_combout ) # (\u_input_badge|u_test|V_Cont [0])))) ) ) ) # ( \u_input_badge|u_test|allow~q  & ( !\u_input_badge|u_test|LessThan6~0_combout  ) ) # ( !\u_input_badge|u_test|allow~q  & ( 
// !\u_input_badge|u_test|LessThan6~0_combout  & ( (!\SW[7]~input_o  & ((!\u_input_badge|u_test|LessThan6~1_combout ) # (\u_input_badge|u_test|V_Cont [0]))) ) ) )

	.dataa(!\u_input_badge|u_test|V_Cont [9]),
	.datab(!\SW[7]~input_o ),
	.datac(!\u_input_badge|u_test|LessThan6~1_combout ),
	.datad(!\u_input_badge|u_test|V_Cont [0]),
	.datae(!\u_input_badge|u_test|allow~q ),
	.dataf(!\u_input_badge|u_test|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|allow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|allow~0 .extended_lut = "off";
defparam \u_input_badge|u_test|allow~0 .lut_mask = 64'hC0CCFFFF4044FFFF;
defparam \u_input_badge|u_test|allow~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y61_N50
dffeas \u_input_badge|u_test|allow (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|allow~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|allow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|allow .is_wysiwyg = "true";
defparam \u_input_badge|u_test|allow .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y61_N9
cyclonev_lcell_comb \u_input_badge|u_test|data_enable~0 (
// Equation(s):
// \u_input_badge|u_test|data_enable~0_combout  = ( !\u_input_badge|u_test|H_Cont [11] & ( !\u_input_badge|u_test|H_Cont [10] & ( \u_input_badge|u_test|allow~q  ) ) )

	.dataa(!\u_input_badge|u_test|allow~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_input_badge|u_test|H_Cont [11]),
	.dataf(!\u_input_badge|u_test|H_Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|data_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|data_enable~0 .extended_lut = "off";
defparam \u_input_badge|u_test|data_enable~0 .lut_mask = 64'h5555000000000000;
defparam \u_input_badge|u_test|data_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N57
cyclonev_lcell_comb \u_input_badge|u_test|LessThan5~3 (
// Equation(s):
// \u_input_badge|u_test|LessThan5~3_combout  = ( !\u_input_badge|u_test|V_Cont [5] & ( (!\u_input_badge|u_test|V_Cont [6] & (!\u_input_badge|u_test|V_Cont [9] & (!\u_input_badge|u_test|V_Cont [8] & !\u_input_badge|u_test|V_Cont [7]))) ) )

	.dataa(!\u_input_badge|u_test|V_Cont [6]),
	.datab(!\u_input_badge|u_test|V_Cont [9]),
	.datac(!\u_input_badge|u_test|V_Cont [8]),
	.datad(!\u_input_badge|u_test|V_Cont [7]),
	.datae(gnd),
	.dataf(!\u_input_badge|u_test|V_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|LessThan5~3 .extended_lut = "off";
defparam \u_input_badge|u_test|LessThan5~3 .lut_mask = 64'h8000800000000000;
defparam \u_input_badge|u_test|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y61_N24
cyclonev_lcell_comb \u_input_badge|u_test|data_enable~1 (
// Equation(s):
// \u_input_badge|u_test|data_enable~1_combout  = ( \u_input_badge|u_test|H_Cont [7] & ( \u_input_badge|u_test|Equal4~0_combout  & ( (\u_input_badge|u_test|data_enable~0_combout  & (!\u_input_badge|u_test|LessThan5~3_combout  & (!\u_input_badge|u_test|H_Cont 
// [8] $ (!\u_input_badge|u_test|H_Cont [9])))) ) ) ) # ( !\u_input_badge|u_test|H_Cont [7] & ( \u_input_badge|u_test|Equal4~0_combout  & ( (\u_input_badge|u_test|data_enable~0_combout  & (!\u_input_badge|u_test|LessThan5~3_combout  & 
// ((\u_input_badge|u_test|H_Cont [9]) # (\u_input_badge|u_test|H_Cont [8])))) ) ) ) # ( \u_input_badge|u_test|H_Cont [7] & ( !\u_input_badge|u_test|Equal4~0_combout  & ( (\u_input_badge|u_test|data_enable~0_combout  & 
// (!\u_input_badge|u_test|LessThan5~3_combout  & ((!\u_input_badge|u_test|H_Cont [8]) # (!\u_input_badge|u_test|H_Cont [9])))) ) ) ) # ( !\u_input_badge|u_test|H_Cont [7] & ( !\u_input_badge|u_test|Equal4~0_combout  & ( 
// (\u_input_badge|u_test|data_enable~0_combout  & (!\u_input_badge|u_test|LessThan5~3_combout  & (!\u_input_badge|u_test|H_Cont [8] $ (!\u_input_badge|u_test|H_Cont [9])))) ) ) )

	.dataa(!\u_input_badge|u_test|H_Cont [8]),
	.datab(!\u_input_badge|u_test|data_enable~0_combout ),
	.datac(!\u_input_badge|u_test|H_Cont [9]),
	.datad(!\u_input_badge|u_test|LessThan5~3_combout ),
	.datae(!\u_input_badge|u_test|H_Cont [7]),
	.dataf(!\u_input_badge|u_test|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|data_enable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|data_enable~1 .extended_lut = "off";
defparam \u_input_badge|u_test|data_enable~1 .lut_mask = 64'h1200320013001200;
defparam \u_input_badge|u_test|data_enable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y61_N30
cyclonev_lcell_comb \u_input_badge|u_test|LessThan5~2 (
// Equation(s):
// \u_input_badge|u_test|LessThan5~2_combout  = ( \u_input_badge|u_test|LessThan5~0_combout  & ( \u_input_badge|u_test|LessThan5~1_combout  ) )

	.dataa(gnd),
	.datab(!\u_input_badge|u_test|LessThan5~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_input_badge|u_test|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|LessThan5~2 .extended_lut = "off";
defparam \u_input_badge|u_test|LessThan5~2 .lut_mask = 64'h0000000033333333;
defparam \u_input_badge|u_test|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y61_N36
cyclonev_lcell_comb \u_input_badge|u_test|data_enable~2 (
// Equation(s):
// \u_input_badge|u_test|data_enable~2_combout  = ( !\u_input_badge|u_test|V_Cont [9] & ( \u_input_badge|u_test|V_Cont [5] & ( (\u_input_badge|u_test|data_enable~1_combout  & (\u_input_badge|u_test|LessThan6~0_combout  & 
// ((!\u_input_badge|u_test|LessThan5~2_combout ) # (\u_input_badge|u_test|V_Cont [0])))) ) ) ) # ( \u_input_badge|u_test|V_Cont [9] & ( !\u_input_badge|u_test|V_Cont [5] & ( (\u_input_badge|u_test|data_enable~1_combout  & 
// (\u_input_badge|u_test|LessThan5~2_combout  & (\u_input_badge|u_test|LessThan6~0_combout  & !\u_input_badge|u_test|V_Cont [0]))) ) ) ) # ( !\u_input_badge|u_test|V_Cont [9] & ( !\u_input_badge|u_test|V_Cont [5] & ( 
// (\u_input_badge|u_test|data_enable~1_combout  & (\u_input_badge|u_test|LessThan6~0_combout  & ((!\u_input_badge|u_test|LessThan5~2_combout ) # (\u_input_badge|u_test|V_Cont [0])))) ) ) )

	.dataa(!\u_input_badge|u_test|data_enable~1_combout ),
	.datab(!\u_input_badge|u_test|LessThan5~2_combout ),
	.datac(!\u_input_badge|u_test|LessThan6~0_combout ),
	.datad(!\u_input_badge|u_test|V_Cont [0]),
	.datae(!\u_input_badge|u_test|V_Cont [9]),
	.dataf(!\u_input_badge|u_test|V_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|data_enable~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|data_enable~2 .extended_lut = "off";
defparam \u_input_badge|u_test|data_enable~2 .lut_mask = 64'h0405010004050000;
defparam \u_input_badge|u_test|data_enable~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y61_N38
dffeas \u_input_badge|u_test|data_enable (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|data_enable~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|data_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|data_enable .is_wysiwyg = "true";
defparam \u_input_badge|u_test|data_enable .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X6_Y81_N27
dffeas \u_input_badge|oData_Enable (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|data_enable~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|oData_Enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|oData_Enable .is_wysiwyg = "true";
defparam \u_input_badge|oData_Enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N0
cyclonev_lcell_comb \Add0~1005 (
// Equation(s):
// \Add0~1005_sumout  = SUM(( cnt_hs[0] ) + ( VCC ) + ( !VCC ))
// \Add0~1006  = CARRY(( cnt_hs[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1005_sumout ),
	.cout(\Add0~1006 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1005 .extended_lut = "off";
defparam \Add0~1005 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1005 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \KEY[3]~inputCLKENA0 (
	.inclk(\KEY[3]~input_o ),
	.ena(vcc),
	.outclk(\KEY[3]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[3]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[3]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[3]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[3]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[3]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N24
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( cnt_hs[8] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( cnt_hs[8] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N27
cyclonev_lcell_comb \Add0~1021 (
// Equation(s):
// \Add0~1021_sumout  = SUM(( cnt_hs[9] ) + ( GND ) + ( \Add0~6  ))
// \Add0~1022  = CARRY(( cnt_hs[9] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1021_sumout ),
	.cout(\Add0~1022 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1021 .extended_lut = "off";
defparam \Add0~1021 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1021 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N33
cyclonev_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (!cnt_hs[2] & (!cnt_hs[1] & (!cnt_hs[5] & !cnt_hs[4])))

	.dataa(!cnt_hs[2]),
	.datab(!cnt_hs[1]),
	.datac(!cnt_hs[5]),
	.datad(!cnt_hs[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~0 .extended_lut = "off";
defparam \LessThan4~0 .lut_mask = 64'h8000800080008000;
defparam \LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N30
cyclonev_lcell_comb \Add0~605 (
// Equation(s):
// \Add0~605_sumout  = SUM(( cnt_hs[10] ) + ( GND ) + ( \Add0~1022  ))
// \Add0~606  = CARRY(( cnt_hs[10] ) + ( GND ) + ( \Add0~1022  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~1022 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~605_sumout ),
	.cout(\Add0~606 ),
	.shareout());
// synopsys translate_off
defparam \Add0~605 .extended_lut = "off";
defparam \Add0~605 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~605 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N31
dffeas \cnt_hs[10] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~605_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[10] .is_wysiwyg = "true";
defparam \cnt_hs[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N33
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( cnt_hs[11] ) + ( GND ) + ( \Add0~606  ))
// \Add0~22  = CARRY(( cnt_hs[11] ) + ( GND ) + ( \Add0~606  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~606 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N34
dffeas \cnt_hs[11] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[11] .is_wysiwyg = "true";
defparam \cnt_hs[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N36
cyclonev_lcell_comb \Add0~413 (
// Equation(s):
// \Add0~413_sumout  = SUM(( cnt_hs[12] ) + ( GND ) + ( \Add0~22  ))
// \Add0~414  = CARRY(( cnt_hs[12] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~413_sumout ),
	.cout(\Add0~414 ),
	.shareout());
// synopsys translate_off
defparam \Add0~413 .extended_lut = "off";
defparam \Add0~413 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~413 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N37
dffeas \cnt_hs[12] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~413_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[12] .is_wysiwyg = "true";
defparam \cnt_hs[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N39
cyclonev_lcell_comb \Add0~601 (
// Equation(s):
// \Add0~601_sumout  = SUM(( cnt_hs[13] ) + ( GND ) + ( \Add0~414  ))
// \Add0~602  = CARRY(( cnt_hs[13] ) + ( GND ) + ( \Add0~414  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~414 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~601_sumout ),
	.cout(\Add0~602 ),
	.shareout());
// synopsys translate_off
defparam \Add0~601 .extended_lut = "off";
defparam \Add0~601 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~601 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N40
dffeas \cnt_hs[13] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~601_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[13] .is_wysiwyg = "true";
defparam \cnt_hs[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N42
cyclonev_lcell_comb \Add0~597 (
// Equation(s):
// \Add0~597_sumout  = SUM(( cnt_hs[14] ) + ( GND ) + ( \Add0~602  ))
// \Add0~598  = CARRY(( cnt_hs[14] ) + ( GND ) + ( \Add0~602  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~602 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~597_sumout ),
	.cout(\Add0~598 ),
	.shareout());
// synopsys translate_off
defparam \Add0~597 .extended_lut = "off";
defparam \Add0~597 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~597 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N43
dffeas \cnt_hs[14] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~597_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[14] .is_wysiwyg = "true";
defparam \cnt_hs[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N45
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( cnt_hs[15] ) + ( GND ) + ( \Add0~598  ))
// \Add0~18  = CARRY(( cnt_hs[15] ) + ( GND ) + ( \Add0~598  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~598 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N46
dffeas \cnt_hs[15] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[15] .is_wysiwyg = "true";
defparam \cnt_hs[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N48
cyclonev_lcell_comb \Add0~593 (
// Equation(s):
// \Add0~593_sumout  = SUM(( cnt_hs[16] ) + ( GND ) + ( \Add0~18  ))
// \Add0~594  = CARRY(( cnt_hs[16] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~593_sumout ),
	.cout(\Add0~594 ),
	.shareout());
// synopsys translate_off
defparam \Add0~593 .extended_lut = "off";
defparam \Add0~593 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~593 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N49
dffeas \cnt_hs[16] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~593_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[16] .is_wysiwyg = "true";
defparam \cnt_hs[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N51
cyclonev_lcell_comb \Add0~613 (
// Equation(s):
// \Add0~613_sumout  = SUM(( cnt_hs[17] ) + ( GND ) + ( \Add0~594  ))
// \Add0~614  = CARRY(( cnt_hs[17] ) + ( GND ) + ( \Add0~594  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~594 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~613_sumout ),
	.cout(\Add0~614 ),
	.shareout());
// synopsys translate_off
defparam \Add0~613 .extended_lut = "off";
defparam \Add0~613 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~613 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N52
dffeas \cnt_hs[17] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~613_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[17] .is_wysiwyg = "true";
defparam \cnt_hs[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N54
cyclonev_lcell_comb \Add0~589 (
// Equation(s):
// \Add0~589_sumout  = SUM(( cnt_hs[18] ) + ( GND ) + ( \Add0~614  ))
// \Add0~590  = CARRY(( cnt_hs[18] ) + ( GND ) + ( \Add0~614  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~614 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~589_sumout ),
	.cout(\Add0~590 ),
	.shareout());
// synopsys translate_off
defparam \Add0~589 .extended_lut = "off";
defparam \Add0~589 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~589 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N56
dffeas \cnt_hs[18] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~589_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[18] .is_wysiwyg = "true";
defparam \cnt_hs[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N57
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( cnt_hs[19] ) + ( GND ) + ( \Add0~590  ))
// \Add0~14  = CARRY(( cnt_hs[19] ) + ( GND ) + ( \Add0~590  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~590 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N58
dffeas \cnt_hs[19] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[19] .is_wysiwyg = "true";
defparam \cnt_hs[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N0
cyclonev_lcell_comb \Add0~585 (
// Equation(s):
// \Add0~585_sumout  = SUM(( cnt_hs[20] ) + ( GND ) + ( \Add0~14  ))
// \Add0~586  = CARRY(( cnt_hs[20] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~585_sumout ),
	.cout(\Add0~586 ),
	.shareout());
// synopsys translate_off
defparam \Add0~585 .extended_lut = "off";
defparam \Add0~585 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~585 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N1
dffeas \cnt_hs[20] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~585_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[20] .is_wysiwyg = "true";
defparam \cnt_hs[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N3
cyclonev_lcell_comb \Add0~633 (
// Equation(s):
// \Add0~633_sumout  = SUM(( cnt_hs[21] ) + ( GND ) + ( \Add0~586  ))
// \Add0~634  = CARRY(( cnt_hs[21] ) + ( GND ) + ( \Add0~586  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~586 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~633_sumout ),
	.cout(\Add0~634 ),
	.shareout());
// synopsys translate_off
defparam \Add0~633 .extended_lut = "off";
defparam \Add0~633 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~633 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N4
dffeas \cnt_hs[21] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~633_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[21] .is_wysiwyg = "true";
defparam \cnt_hs[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N6
cyclonev_lcell_comb \Add0~581 (
// Equation(s):
// \Add0~581_sumout  = SUM(( cnt_hs[22] ) + ( GND ) + ( \Add0~634  ))
// \Add0~582  = CARRY(( cnt_hs[22] ) + ( GND ) + ( \Add0~634  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~634 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~581_sumout ),
	.cout(\Add0~582 ),
	.shareout());
// synopsys translate_off
defparam \Add0~581 .extended_lut = "off";
defparam \Add0~581 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~581 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N8
dffeas \cnt_hs[22] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~581_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[22] .is_wysiwyg = "true";
defparam \cnt_hs[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N9
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( cnt_hs[23] ) + ( GND ) + ( \Add0~582  ))
// \Add0~10  = CARRY(( cnt_hs[23] ) + ( GND ) + ( \Add0~582  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~582 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N10
dffeas \cnt_hs[23] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[23] .is_wysiwyg = "true";
defparam \cnt_hs[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N12
cyclonev_lcell_comb \Add0~409 (
// Equation(s):
// \Add0~409_sumout  = SUM(( cnt_hs[24] ) + ( GND ) + ( \Add0~10  ))
// \Add0~410  = CARRY(( cnt_hs[24] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~409_sumout ),
	.cout(\Add0~410 ),
	.shareout());
// synopsys translate_off
defparam \Add0~409 .extended_lut = "off";
defparam \Add0~409 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~409 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N14
dffeas \cnt_hs[24] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~409_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[24] .is_wysiwyg = "true";
defparam \cnt_hs[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N15
cyclonev_lcell_comb \Add0~629 (
// Equation(s):
// \Add0~629_sumout  = SUM(( cnt_hs[25] ) + ( GND ) + ( \Add0~410  ))
// \Add0~630  = CARRY(( cnt_hs[25] ) + ( GND ) + ( \Add0~410  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~410 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~629_sumout ),
	.cout(\Add0~630 ),
	.shareout());
// synopsys translate_off
defparam \Add0~629 .extended_lut = "off";
defparam \Add0~629 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~629 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N17
dffeas \cnt_hs[25] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~629_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[25] .is_wysiwyg = "true";
defparam \cnt_hs[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N18
cyclonev_lcell_comb \Add0~577 (
// Equation(s):
// \Add0~577_sumout  = SUM(( cnt_hs[26] ) + ( GND ) + ( \Add0~630  ))
// \Add0~578  = CARRY(( cnt_hs[26] ) + ( GND ) + ( \Add0~630  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~630 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~577_sumout ),
	.cout(\Add0~578 ),
	.shareout());
// synopsys translate_off
defparam \Add0~577 .extended_lut = "off";
defparam \Add0~577 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~577 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N19
dffeas \cnt_hs[26] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~577_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[26] .is_wysiwyg = "true";
defparam \cnt_hs[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( cnt_hs[27] ) + ( GND ) + ( \Add0~578  ))
// \Add0~30  = CARRY(( cnt_hs[27] ) + ( GND ) + ( \Add0~578  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~578 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N22
dffeas \cnt_hs[27] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[27] .is_wysiwyg = "true";
defparam \cnt_hs[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N24
cyclonev_lcell_comb \Add0~573 (
// Equation(s):
// \Add0~573_sumout  = SUM(( cnt_hs[28] ) + ( GND ) + ( \Add0~30  ))
// \Add0~574  = CARRY(( cnt_hs[28] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~573_sumout ),
	.cout(\Add0~574 ),
	.shareout());
// synopsys translate_off
defparam \Add0~573 .extended_lut = "off";
defparam \Add0~573 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~573 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N26
dffeas \cnt_hs[28] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~573_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[28] .is_wysiwyg = "true";
defparam \cnt_hs[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N27
cyclonev_lcell_comb \Add0~625 (
// Equation(s):
// \Add0~625_sumout  = SUM(( cnt_hs[29] ) + ( GND ) + ( \Add0~574  ))
// \Add0~626  = CARRY(( cnt_hs[29] ) + ( GND ) + ( \Add0~574  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~574 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~625_sumout ),
	.cout(\Add0~626 ),
	.shareout());
// synopsys translate_off
defparam \Add0~625 .extended_lut = "off";
defparam \Add0~625 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~625 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N28
dffeas \cnt_hs[29] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~625_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[29] .is_wysiwyg = "true";
defparam \cnt_hs[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N30
cyclonev_lcell_comb \Add0~569 (
// Equation(s):
// \Add0~569_sumout  = SUM(( cnt_hs[30] ) + ( GND ) + ( \Add0~626  ))
// \Add0~570  = CARRY(( cnt_hs[30] ) + ( GND ) + ( \Add0~626  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~626 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~569_sumout ),
	.cout(\Add0~570 ),
	.shareout());
// synopsys translate_off
defparam \Add0~569 .extended_lut = "off";
defparam \Add0~569 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~569 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N32
dffeas \cnt_hs[30] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~569_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[30] .is_wysiwyg = "true";
defparam \cnt_hs[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N33
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( cnt_hs[31] ) + ( GND ) + ( \Add0~570  ))
// \Add0~50  = CARRY(( cnt_hs[31] ) + ( GND ) + ( \Add0~570  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~570 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N34
dffeas \cnt_hs[31] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[31] .is_wysiwyg = "true";
defparam \cnt_hs[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N36
cyclonev_lcell_comb \Add0~565 (
// Equation(s):
// \Add0~565_sumout  = SUM(( cnt_hs[32] ) + ( GND ) + ( \Add0~50  ))
// \Add0~566  = CARRY(( cnt_hs[32] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[32]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~565_sumout ),
	.cout(\Add0~566 ),
	.shareout());
// synopsys translate_off
defparam \Add0~565 .extended_lut = "off";
defparam \Add0~565 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~565 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N37
dffeas \cnt_hs[32] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~565_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[32]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[32] .is_wysiwyg = "true";
defparam \cnt_hs[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N39
cyclonev_lcell_comb \Add0~621 (
// Equation(s):
// \Add0~621_sumout  = SUM(( cnt_hs[33] ) + ( GND ) + ( \Add0~566  ))
// \Add0~622  = CARRY(( cnt_hs[33] ) + ( GND ) + ( \Add0~566  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[33]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~566 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~621_sumout ),
	.cout(\Add0~622 ),
	.shareout());
// synopsys translate_off
defparam \Add0~621 .extended_lut = "off";
defparam \Add0~621 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~621 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N40
dffeas \cnt_hs[33] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~621_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[33]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[33] .is_wysiwyg = "true";
defparam \cnt_hs[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N42
cyclonev_lcell_comb \Add0~561 (
// Equation(s):
// \Add0~561_sumout  = SUM(( cnt_hs[34] ) + ( GND ) + ( \Add0~622  ))
// \Add0~562  = CARRY(( cnt_hs[34] ) + ( GND ) + ( \Add0~622  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[34]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~622 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~561_sumout ),
	.cout(\Add0~562 ),
	.shareout());
// synopsys translate_off
defparam \Add0~561 .extended_lut = "off";
defparam \Add0~561 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~561 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N43
dffeas \cnt_hs[34] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~561_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[34]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[34] .is_wysiwyg = "true";
defparam \cnt_hs[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N45
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( cnt_hs[35] ) + ( GND ) + ( \Add0~562  ))
// \Add0~46  = CARRY(( cnt_hs[35] ) + ( GND ) + ( \Add0~562  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[35]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~562 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N46
dffeas \cnt_hs[35] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[35]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[35] .is_wysiwyg = "true";
defparam \cnt_hs[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N48
cyclonev_lcell_comb \Add0~421 (
// Equation(s):
// \Add0~421_sumout  = SUM(( cnt_hs[36] ) + ( GND ) + ( \Add0~46  ))
// \Add0~422  = CARRY(( cnt_hs[36] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[36]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~421_sumout ),
	.cout(\Add0~422 ),
	.shareout());
// synopsys translate_off
defparam \Add0~421 .extended_lut = "off";
defparam \Add0~421 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~421 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N49
dffeas \cnt_hs[36] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~421_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[36]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[36] .is_wysiwyg = "true";
defparam \cnt_hs[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N51
cyclonev_lcell_comb \Add0~617 (
// Equation(s):
// \Add0~617_sumout  = SUM(( cnt_hs[37] ) + ( GND ) + ( \Add0~422  ))
// \Add0~618  = CARRY(( cnt_hs[37] ) + ( GND ) + ( \Add0~422  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[37]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~422 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~617_sumout ),
	.cout(\Add0~618 ),
	.shareout());
// synopsys translate_off
defparam \Add0~617 .extended_lut = "off";
defparam \Add0~617 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~617 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N52
dffeas \cnt_hs[37] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~617_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[37]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[37] .is_wysiwyg = "true";
defparam \cnt_hs[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N54
cyclonev_lcell_comb \Add0~441 (
// Equation(s):
// \Add0~441_sumout  = SUM(( cnt_hs[38] ) + ( GND ) + ( \Add0~618  ))
// \Add0~442  = CARRY(( cnt_hs[38] ) + ( GND ) + ( \Add0~618  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[38]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~618 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~441_sumout ),
	.cout(\Add0~442 ),
	.shareout());
// synopsys translate_off
defparam \Add0~441 .extended_lut = "off";
defparam \Add0~441 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~441 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N56
dffeas \cnt_hs[38] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~441_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[38]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[38] .is_wysiwyg = "true";
defparam \cnt_hs[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N57
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( cnt_hs[39] ) + ( GND ) + ( \Add0~442  ))
// \Add0~42  = CARRY(( cnt_hs[39] ) + ( GND ) + ( \Add0~442  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[39]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~442 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N59
dffeas \cnt_hs[39] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[39]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[39] .is_wysiwyg = "true";
defparam \cnt_hs[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N0
cyclonev_lcell_comb \Add0~437 (
// Equation(s):
// \Add0~437_sumout  = SUM(( cnt_hs[40] ) + ( GND ) + ( \Add0~42  ))
// \Add0~438  = CARRY(( cnt_hs[40] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[40]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~437_sumout ),
	.cout(\Add0~438 ),
	.shareout());
// synopsys translate_off
defparam \Add0~437 .extended_lut = "off";
defparam \Add0~437 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~437 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N1
dffeas \cnt_hs[40] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~437_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[40]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[40] .is_wysiwyg = "true";
defparam \cnt_hs[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N3
cyclonev_lcell_comb \Add0~609 (
// Equation(s):
// \Add0~609_sumout  = SUM(( cnt_hs[41] ) + ( GND ) + ( \Add0~438  ))
// \Add0~610  = CARRY(( cnt_hs[41] ) + ( GND ) + ( \Add0~438  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[41]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~438 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~609_sumout ),
	.cout(\Add0~610 ),
	.shareout());
// synopsys translate_off
defparam \Add0~609 .extended_lut = "off";
defparam \Add0~609 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~609 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N4
dffeas \cnt_hs[41] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~609_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[41]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[41] .is_wysiwyg = "true";
defparam \cnt_hs[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N6
cyclonev_lcell_comb \Add0~433 (
// Equation(s):
// \Add0~433_sumout  = SUM(( cnt_hs[42] ) + ( GND ) + ( \Add0~610  ))
// \Add0~434  = CARRY(( cnt_hs[42] ) + ( GND ) + ( \Add0~610  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[42]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~610 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~433_sumout ),
	.cout(\Add0~434 ),
	.shareout());
// synopsys translate_off
defparam \Add0~433 .extended_lut = "off";
defparam \Add0~433 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~433 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N7
dffeas \cnt_hs[42] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~433_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[42]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[42] .is_wysiwyg = "true";
defparam \cnt_hs[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N9
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( cnt_hs[43] ) + ( GND ) + ( \Add0~434  ))
// \Add0~38  = CARRY(( cnt_hs[43] ) + ( GND ) + ( \Add0~434  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[43]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~434 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N10
dffeas \cnt_hs[43] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[43]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[43] .is_wysiwyg = "true";
defparam \cnt_hs[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N12
cyclonev_lcell_comb \Add0~429 (
// Equation(s):
// \Add0~429_sumout  = SUM(( cnt_hs[44] ) + ( GND ) + ( \Add0~38  ))
// \Add0~430  = CARRY(( cnt_hs[44] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[44]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~429_sumout ),
	.cout(\Add0~430 ),
	.shareout());
// synopsys translate_off
defparam \Add0~429 .extended_lut = "off";
defparam \Add0~429 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~429 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N13
dffeas \cnt_hs[44] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~429_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[44]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[44] .is_wysiwyg = "true";
defparam \cnt_hs[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N15
cyclonev_lcell_comb \Add0~653 (
// Equation(s):
// \Add0~653_sumout  = SUM(( cnt_hs[45] ) + ( GND ) + ( \Add0~430  ))
// \Add0~654  = CARRY(( cnt_hs[45] ) + ( GND ) + ( \Add0~430  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[45]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~430 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~653_sumout ),
	.cout(\Add0~654 ),
	.shareout());
// synopsys translate_off
defparam \Add0~653 .extended_lut = "off";
defparam \Add0~653 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~653 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N16
dffeas \cnt_hs[45] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~653_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[45]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[45] .is_wysiwyg = "true";
defparam \cnt_hs[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N18
cyclonev_lcell_comb \Add0~425 (
// Equation(s):
// \Add0~425_sumout  = SUM(( cnt_hs[46] ) + ( GND ) + ( \Add0~654  ))
// \Add0~426  = CARRY(( cnt_hs[46] ) + ( GND ) + ( \Add0~654  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[46]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~654 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~425_sumout ),
	.cout(\Add0~426 ),
	.shareout());
// synopsys translate_off
defparam \Add0~425 .extended_lut = "off";
defparam \Add0~425 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~425 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N19
dffeas \cnt_hs[46] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~425_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[46]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[46] .is_wysiwyg = "true";
defparam \cnt_hs[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N21
cyclonev_lcell_comb \Add0~649 (
// Equation(s):
// \Add0~649_sumout  = SUM(( cnt_hs[47] ) + ( GND ) + ( \Add0~426  ))
// \Add0~650  = CARRY(( cnt_hs[47] ) + ( GND ) + ( \Add0~426  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[47]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~426 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~649_sumout ),
	.cout(\Add0~650 ),
	.shareout());
// synopsys translate_off
defparam \Add0~649 .extended_lut = "off";
defparam \Add0~649 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~649 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N22
dffeas \cnt_hs[47] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~649_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[47]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[47] .is_wysiwyg = "true";
defparam \cnt_hs[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N24
cyclonev_lcell_comb \Add0~417 (
// Equation(s):
// \Add0~417_sumout  = SUM(( cnt_hs[48] ) + ( GND ) + ( \Add0~650  ))
// \Add0~418  = CARRY(( cnt_hs[48] ) + ( GND ) + ( \Add0~650  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[48]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~650 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~417_sumout ),
	.cout(\Add0~418 ),
	.shareout());
// synopsys translate_off
defparam \Add0~417 .extended_lut = "off";
defparam \Add0~417 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~417 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N25
dffeas \cnt_hs[48] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~417_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[48]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[48] .is_wysiwyg = "true";
defparam \cnt_hs[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N27
cyclonev_lcell_comb \Add0~645 (
// Equation(s):
// \Add0~645_sumout  = SUM(( cnt_hs[49] ) + ( GND ) + ( \Add0~418  ))
// \Add0~646  = CARRY(( cnt_hs[49] ) + ( GND ) + ( \Add0~418  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[49]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~418 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~645_sumout ),
	.cout(\Add0~646 ),
	.shareout());
// synopsys translate_off
defparam \Add0~645 .extended_lut = "off";
defparam \Add0~645 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~645 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N28
dffeas \cnt_hs[49] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~645_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[49]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[49] .is_wysiwyg = "true";
defparam \cnt_hs[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N30
cyclonev_lcell_comb \Add0~461 (
// Equation(s):
// \Add0~461_sumout  = SUM(( cnt_hs[50] ) + ( GND ) + ( \Add0~646  ))
// \Add0~462  = CARRY(( cnt_hs[50] ) + ( GND ) + ( \Add0~646  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[50]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~646 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~461_sumout ),
	.cout(\Add0~462 ),
	.shareout());
// synopsys translate_off
defparam \Add0~461 .extended_lut = "off";
defparam \Add0~461 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~461 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N31
dffeas \cnt_hs[50] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~461_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[50]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[50] .is_wysiwyg = "true";
defparam \cnt_hs[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N33
cyclonev_lcell_comb \Add0~641 (
// Equation(s):
// \Add0~641_sumout  = SUM(( cnt_hs[51] ) + ( GND ) + ( \Add0~462  ))
// \Add0~642  = CARRY(( cnt_hs[51] ) + ( GND ) + ( \Add0~462  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[51]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~462 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~641_sumout ),
	.cout(\Add0~642 ),
	.shareout());
// synopsys translate_off
defparam \Add0~641 .extended_lut = "off";
defparam \Add0~641 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~641 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N34
dffeas \cnt_hs[51] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~641_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[51]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[51] .is_wysiwyg = "true";
defparam \cnt_hs[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N36
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( cnt_hs[52] ) + ( GND ) + ( \Add0~642  ))
// \Add0~34  = CARRY(( cnt_hs[52] ) + ( GND ) + ( \Add0~642  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[52]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~642 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N37
dffeas \cnt_hs[52] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[52]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[52] .is_wysiwyg = "true";
defparam \cnt_hs[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N39
cyclonev_lcell_comb \Add0~637 (
// Equation(s):
// \Add0~637_sumout  = SUM(( cnt_hs[53] ) + ( GND ) + ( \Add0~34  ))
// \Add0~638  = CARRY(( cnt_hs[53] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[53]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~637_sumout ),
	.cout(\Add0~638 ),
	.shareout());
// synopsys translate_off
defparam \Add0~637 .extended_lut = "off";
defparam \Add0~637 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~637 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N40
dffeas \cnt_hs[53] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~637_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[53]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[53] .is_wysiwyg = "true";
defparam \cnt_hs[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N42
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( cnt_hs[54] ) + ( GND ) + ( \Add0~638  ))
// \Add0~26  = CARRY(( cnt_hs[54] ) + ( GND ) + ( \Add0~638  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[54]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~638 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N43
dffeas \cnt_hs[54] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[54]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[54] .is_wysiwyg = "true";
defparam \cnt_hs[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N45
cyclonev_lcell_comb \Add0~665 (
// Equation(s):
// \Add0~665_sumout  = SUM(( cnt_hs[55] ) + ( GND ) + ( \Add0~26  ))
// \Add0~666  = CARRY(( cnt_hs[55] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[55]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~665_sumout ),
	.cout(\Add0~666 ),
	.shareout());
// synopsys translate_off
defparam \Add0~665 .extended_lut = "off";
defparam \Add0~665 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~665 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N46
dffeas \cnt_hs[55] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~665_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[55]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[55] .is_wysiwyg = "true";
defparam \cnt_hs[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N48
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( cnt_hs[56] ) + ( GND ) + ( \Add0~666  ))
// \Add0~70  = CARRY(( cnt_hs[56] ) + ( GND ) + ( \Add0~666  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[56]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~666 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N49
dffeas \cnt_hs[56] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[56]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[56] .is_wysiwyg = "true";
defparam \cnt_hs[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N51
cyclonev_lcell_comb \Add0~661 (
// Equation(s):
// \Add0~661_sumout  = SUM(( cnt_hs[57] ) + ( GND ) + ( \Add0~70  ))
// \Add0~662  = CARRY(( cnt_hs[57] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[57]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~661_sumout ),
	.cout(\Add0~662 ),
	.shareout());
// synopsys translate_off
defparam \Add0~661 .extended_lut = "off";
defparam \Add0~661 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~661 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N52
dffeas \cnt_hs[57] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~661_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[57]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[57] .is_wysiwyg = "true";
defparam \cnt_hs[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N54
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( cnt_hs[58] ) + ( GND ) + ( \Add0~662  ))
// \Add0~66  = CARRY(( cnt_hs[58] ) + ( GND ) + ( \Add0~662  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[58]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~662 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N55
dffeas \cnt_hs[58] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[58]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[58] .is_wysiwyg = "true";
defparam \cnt_hs[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N57
cyclonev_lcell_comb \Add0~701 (
// Equation(s):
// \Add0~701_sumout  = SUM(( cnt_hs[59] ) + ( GND ) + ( \Add0~66  ))
// \Add0~702  = CARRY(( cnt_hs[59] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[59]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~701_sumout ),
	.cout(\Add0~702 ),
	.shareout());
// synopsys translate_off
defparam \Add0~701 .extended_lut = "off";
defparam \Add0~701 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~701 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N58
dffeas \cnt_hs[59] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~701_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[59]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[59] .is_wysiwyg = "true";
defparam \cnt_hs[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N0
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( cnt_hs[60] ) + ( GND ) + ( \Add0~702  ))
// \Add0~62  = CARRY(( cnt_hs[60] ) + ( GND ) + ( \Add0~702  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[60]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~702 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N1
dffeas \cnt_hs[60] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[60]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[60] .is_wysiwyg = "true";
defparam \cnt_hs[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N3
cyclonev_lcell_comb \Add0~697 (
// Equation(s):
// \Add0~697_sumout  = SUM(( cnt_hs[61] ) + ( GND ) + ( \Add0~62  ))
// \Add0~698  = CARRY(( cnt_hs[61] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[61]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~697_sumout ),
	.cout(\Add0~698 ),
	.shareout());
// synopsys translate_off
defparam \Add0~697 .extended_lut = "off";
defparam \Add0~697 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~697 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N4
dffeas \cnt_hs[61] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~697_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[61]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[61] .is_wysiwyg = "true";
defparam \cnt_hs[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N6
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( cnt_hs[62] ) + ( GND ) + ( \Add0~698  ))
// \Add0~58  = CARRY(( cnt_hs[62] ) + ( GND ) + ( \Add0~698  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[62]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~698 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N7
dffeas \cnt_hs[62] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[62]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[62] .is_wysiwyg = "true";
defparam \cnt_hs[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N9
cyclonev_lcell_comb \Add0~693 (
// Equation(s):
// \Add0~693_sumout  = SUM(( cnt_hs[63] ) + ( GND ) + ( \Add0~58  ))
// \Add0~694  = CARRY(( cnt_hs[63] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[63]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~693_sumout ),
	.cout(\Add0~694 ),
	.shareout());
// synopsys translate_off
defparam \Add0~693 .extended_lut = "off";
defparam \Add0~693 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~693 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N10
dffeas \cnt_hs[63] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~693_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[63]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[63] .is_wysiwyg = "true";
defparam \cnt_hs[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N12
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( cnt_hs[64] ) + ( GND ) + ( \Add0~694  ))
// \Add0~54  = CARRY(( cnt_hs[64] ) + ( GND ) + ( \Add0~694  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[64]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~694 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N14
dffeas \cnt_hs[64] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[64]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[64] .is_wysiwyg = "true";
defparam \cnt_hs[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N15
cyclonev_lcell_comb \Add0~689 (
// Equation(s):
// \Add0~689_sumout  = SUM(( cnt_hs[65] ) + ( GND ) + ( \Add0~54  ))
// \Add0~690  = CARRY(( cnt_hs[65] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[65]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~689_sumout ),
	.cout(\Add0~690 ),
	.shareout());
// synopsys translate_off
defparam \Add0~689 .extended_lut = "off";
defparam \Add0~689 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~689 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N16
dffeas \cnt_hs[65] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~689_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[65]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[65] .is_wysiwyg = "true";
defparam \cnt_hs[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N18
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( cnt_hs[66] ) + ( GND ) + ( \Add0~690  ))
// \Add0~82  = CARRY(( cnt_hs[66] ) + ( GND ) + ( \Add0~690  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[66]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~690 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N19
dffeas \cnt_hs[66] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[66]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[66] .is_wysiwyg = "true";
defparam \cnt_hs[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N21
cyclonev_lcell_comb \Add0~657 (
// Equation(s):
// \Add0~657_sumout  = SUM(( cnt_hs[67] ) + ( GND ) + ( \Add0~82  ))
// \Add0~658  = CARRY(( cnt_hs[67] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[67]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~657_sumout ),
	.cout(\Add0~658 ),
	.shareout());
// synopsys translate_off
defparam \Add0~657 .extended_lut = "off";
defparam \Add0~657 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~657 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N22
dffeas \cnt_hs[67] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~657_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[67]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[67] .is_wysiwyg = "true";
defparam \cnt_hs[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N24
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( cnt_hs[68] ) + ( GND ) + ( \Add0~658  ))
// \Add0~78  = CARRY(( cnt_hs[68] ) + ( GND ) + ( \Add0~658  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[68]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~658 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N25
dffeas \cnt_hs[68] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[68]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[68] .is_wysiwyg = "true";
defparam \cnt_hs[68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N27
cyclonev_lcell_comb \Add0~685 (
// Equation(s):
// \Add0~685_sumout  = SUM(( cnt_hs[69] ) + ( GND ) + ( \Add0~78  ))
// \Add0~686  = CARRY(( cnt_hs[69] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[69]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~685_sumout ),
	.cout(\Add0~686 ),
	.shareout());
// synopsys translate_off
defparam \Add0~685 .extended_lut = "off";
defparam \Add0~685 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~685 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N28
dffeas \cnt_hs[69] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~685_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[69]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[69] .is_wysiwyg = "true";
defparam \cnt_hs[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N30
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( cnt_hs[70] ) + ( GND ) + ( \Add0~686  ))
// \Add0~118  = CARRY(( cnt_hs[70] ) + ( GND ) + ( \Add0~686  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[70]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~686 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N31
dffeas \cnt_hs[70] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[70]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[70] .is_wysiwyg = "true";
defparam \cnt_hs[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N33
cyclonev_lcell_comb \Add0~681 (
// Equation(s):
// \Add0~681_sumout  = SUM(( cnt_hs[71] ) + ( GND ) + ( \Add0~118  ))
// \Add0~682  = CARRY(( cnt_hs[71] ) + ( GND ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[71]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~681_sumout ),
	.cout(\Add0~682 ),
	.shareout());
// synopsys translate_off
defparam \Add0~681 .extended_lut = "off";
defparam \Add0~681 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~681 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N34
dffeas \cnt_hs[71] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~681_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[71]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[71] .is_wysiwyg = "true";
defparam \cnt_hs[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N36
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( cnt_hs[72] ) + ( GND ) + ( \Add0~682  ))
// \Add0~114  = CARRY(( cnt_hs[72] ) + ( GND ) + ( \Add0~682  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[72]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~682 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N37
dffeas \cnt_hs[72] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[72]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[72] .is_wysiwyg = "true";
defparam \cnt_hs[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N39
cyclonev_lcell_comb \Add0~677 (
// Equation(s):
// \Add0~677_sumout  = SUM(( cnt_hs[73] ) + ( GND ) + ( \Add0~114  ))
// \Add0~678  = CARRY(( cnt_hs[73] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[73]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~677_sumout ),
	.cout(\Add0~678 ),
	.shareout());
// synopsys translate_off
defparam \Add0~677 .extended_lut = "off";
defparam \Add0~677 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~677 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N40
dffeas \cnt_hs[73] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~677_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[73]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[73] .is_wysiwyg = "true";
defparam \cnt_hs[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N42
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( cnt_hs[74] ) + ( GND ) + ( \Add0~678  ))
// \Add0~110  = CARRY(( cnt_hs[74] ) + ( GND ) + ( \Add0~678  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[74]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~678 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N43
dffeas \cnt_hs[74] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[74]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[74] .is_wysiwyg = "true";
defparam \cnt_hs[74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N45
cyclonev_lcell_comb \Add0~673 (
// Equation(s):
// \Add0~673_sumout  = SUM(( cnt_hs[75] ) + ( GND ) + ( \Add0~110  ))
// \Add0~674  = CARRY(( cnt_hs[75] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[75]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~673_sumout ),
	.cout(\Add0~674 ),
	.shareout());
// synopsys translate_off
defparam \Add0~673 .extended_lut = "off";
defparam \Add0~673 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~673 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N46
dffeas \cnt_hs[75] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~673_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[75]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[75] .is_wysiwyg = "true";
defparam \cnt_hs[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N48
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( cnt_hs[76] ) + ( GND ) + ( \Add0~674  ))
// \Add0~106  = CARRY(( cnt_hs[76] ) + ( GND ) + ( \Add0~674  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[76]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~674 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N49
dffeas \cnt_hs[76] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[76]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[76] .is_wysiwyg = "true";
defparam \cnt_hs[76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N51
cyclonev_lcell_comb \Add0~669 (
// Equation(s):
// \Add0~669_sumout  = SUM(( cnt_hs[77] ) + ( GND ) + ( \Add0~106  ))
// \Add0~670  = CARRY(( cnt_hs[77] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[77]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~669_sumout ),
	.cout(\Add0~670 ),
	.shareout());
// synopsys translate_off
defparam \Add0~669 .extended_lut = "off";
defparam \Add0~669 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~669 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N52
dffeas \cnt_hs[77] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~669_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[77]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[77] .is_wysiwyg = "true";
defparam \cnt_hs[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N54
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( cnt_hs[78] ) + ( GND ) + ( \Add0~670  ))
// \Add0~74  = CARRY(( cnt_hs[78] ) + ( GND ) + ( \Add0~670  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[78]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~670 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N55
dffeas \cnt_hs[78] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[78]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[78] .is_wysiwyg = "true";
defparam \cnt_hs[78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N57
cyclonev_lcell_comb \Add0~853 (
// Equation(s):
// \Add0~853_sumout  = SUM(( cnt_hs[79] ) + ( GND ) + ( \Add0~74  ))
// \Add0~854  = CARRY(( cnt_hs[79] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[79]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~853_sumout ),
	.cout(\Add0~854 ),
	.shareout());
// synopsys translate_off
defparam \Add0~853 .extended_lut = "off";
defparam \Add0~853 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~853 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y47_N58
dffeas \cnt_hs[79] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~853_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[79]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[79] .is_wysiwyg = "true";
defparam \cnt_hs[79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N0
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( cnt_hs[80] ) + ( GND ) + ( \Add0~854  ))
// \Add0~102  = CARRY(( cnt_hs[80] ) + ( GND ) + ( \Add0~854  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[80]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~854 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N1
dffeas \cnt_hs[80] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[80]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[80] .is_wysiwyg = "true";
defparam \cnt_hs[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N3
cyclonev_lcell_comb \Add0~873 (
// Equation(s):
// \Add0~873_sumout  = SUM(( cnt_hs[81] ) + ( GND ) + ( \Add0~102  ))
// \Add0~874  = CARRY(( cnt_hs[81] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[81]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~873_sumout ),
	.cout(\Add0~874 ),
	.shareout());
// synopsys translate_off
defparam \Add0~873 .extended_lut = "off";
defparam \Add0~873 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~873 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N4
dffeas \cnt_hs[81] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~873_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[81]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[81] .is_wysiwyg = "true";
defparam \cnt_hs[81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N6
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( cnt_hs[82] ) + ( GND ) + ( \Add0~874  ))
// \Add0~98  = CARRY(( cnt_hs[82] ) + ( GND ) + ( \Add0~874  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[82]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~874 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N7
dffeas \cnt_hs[82] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[82]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[82] .is_wysiwyg = "true";
defparam \cnt_hs[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N9
cyclonev_lcell_comb \Add0~869 (
// Equation(s):
// \Add0~869_sumout  = SUM(( cnt_hs[83] ) + ( GND ) + ( \Add0~98  ))
// \Add0~870  = CARRY(( cnt_hs[83] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[83]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~869_sumout ),
	.cout(\Add0~870 ),
	.shareout());
// synopsys translate_off
defparam \Add0~869 .extended_lut = "off";
defparam \Add0~869 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~869 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N10
dffeas \cnt_hs[83] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~869_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[83]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[83] .is_wysiwyg = "true";
defparam \cnt_hs[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N12
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( cnt_hs[84] ) + ( GND ) + ( \Add0~870  ))
// \Add0~94  = CARRY(( cnt_hs[84] ) + ( GND ) + ( \Add0~870  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[84]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~870 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N13
dffeas \cnt_hs[84] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[84]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[84] .is_wysiwyg = "true";
defparam \cnt_hs[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N15
cyclonev_lcell_comb \Add0~865 (
// Equation(s):
// \Add0~865_sumout  = SUM(( cnt_hs[85] ) + ( GND ) + ( \Add0~94  ))
// \Add0~866  = CARRY(( cnt_hs[85] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[85]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~865_sumout ),
	.cout(\Add0~866 ),
	.shareout());
// synopsys translate_off
defparam \Add0~865 .extended_lut = "off";
defparam \Add0~865 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~865 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N16
dffeas \cnt_hs[85] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~865_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[85]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[85] .is_wysiwyg = "true";
defparam \cnt_hs[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N18
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( cnt_hs[86] ) + ( GND ) + ( \Add0~866  ))
// \Add0~90  = CARRY(( cnt_hs[86] ) + ( GND ) + ( \Add0~866  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[86]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~866 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N19
dffeas \cnt_hs[86] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[86]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[86] .is_wysiwyg = "true";
defparam \cnt_hs[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N21
cyclonev_lcell_comb \Add0~861 (
// Equation(s):
// \Add0~861_sumout  = SUM(( cnt_hs[87] ) + ( GND ) + ( \Add0~90  ))
// \Add0~862  = CARRY(( cnt_hs[87] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[87]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~861_sumout ),
	.cout(\Add0~862 ),
	.shareout());
// synopsys translate_off
defparam \Add0~861 .extended_lut = "off";
defparam \Add0~861 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~861 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N22
dffeas \cnt_hs[87] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~861_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[87]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[87] .is_wysiwyg = "true";
defparam \cnt_hs[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N24
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( cnt_hs[88] ) + ( GND ) + ( \Add0~862  ))
// \Add0~86  = CARRY(( cnt_hs[88] ) + ( GND ) + ( \Add0~862  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[88]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~862 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N25
dffeas \cnt_hs[88] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[88]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[88] .is_wysiwyg = "true";
defparam \cnt_hs[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N27
cyclonev_lcell_comb \Add0~857 (
// Equation(s):
// \Add0~857_sumout  = SUM(( cnt_hs[89] ) + ( GND ) + ( \Add0~86  ))
// \Add0~858  = CARRY(( cnt_hs[89] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[89]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~857_sumout ),
	.cout(\Add0~858 ),
	.shareout());
// synopsys translate_off
defparam \Add0~857 .extended_lut = "off";
defparam \Add0~857 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~857 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N28
dffeas \cnt_hs[89] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~857_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[89]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[89] .is_wysiwyg = "true";
defparam \cnt_hs[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N30
cyclonev_lcell_comb \Add0~269 (
// Equation(s):
// \Add0~269_sumout  = SUM(( cnt_hs[90] ) + ( GND ) + ( \Add0~858  ))
// \Add0~270  = CARRY(( cnt_hs[90] ) + ( GND ) + ( \Add0~858  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[90]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~858 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~269_sumout ),
	.cout(\Add0~270 ),
	.shareout());
// synopsys translate_off
defparam \Add0~269 .extended_lut = "off";
defparam \Add0~269 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N31
dffeas \cnt_hs[90] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~269_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[90]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[90] .is_wysiwyg = "true";
defparam \cnt_hs[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N33
cyclonev_lcell_comb \Add0~849 (
// Equation(s):
// \Add0~849_sumout  = SUM(( cnt_hs[91] ) + ( GND ) + ( \Add0~270  ))
// \Add0~850  = CARRY(( cnt_hs[91] ) + ( GND ) + ( \Add0~270  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[91]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~270 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~849_sumout ),
	.cout(\Add0~850 ),
	.shareout());
// synopsys translate_off
defparam \Add0~849 .extended_lut = "off";
defparam \Add0~849 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~849 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N34
dffeas \cnt_hs[91] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~849_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[91]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[91] .is_wysiwyg = "true";
defparam \cnt_hs[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N36
cyclonev_lcell_comb \Add0~289 (
// Equation(s):
// \Add0~289_sumout  = SUM(( cnt_hs[92] ) + ( GND ) + ( \Add0~850  ))
// \Add0~290  = CARRY(( cnt_hs[92] ) + ( GND ) + ( \Add0~850  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[92]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~850 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~289_sumout ),
	.cout(\Add0~290 ),
	.shareout());
// synopsys translate_off
defparam \Add0~289 .extended_lut = "off";
defparam \Add0~289 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~289 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N37
dffeas \cnt_hs[92] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~289_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[92]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[92] .is_wysiwyg = "true";
defparam \cnt_hs[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N39
cyclonev_lcell_comb \Add0~893 (
// Equation(s):
// \Add0~893_sumout  = SUM(( cnt_hs[93] ) + ( GND ) + ( \Add0~290  ))
// \Add0~894  = CARRY(( cnt_hs[93] ) + ( GND ) + ( \Add0~290  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[93]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~290 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~893_sumout ),
	.cout(\Add0~894 ),
	.shareout());
// synopsys translate_off
defparam \Add0~893 .extended_lut = "off";
defparam \Add0~893 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~893 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N40
dffeas \cnt_hs[93] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~893_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[93]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[93] .is_wysiwyg = "true";
defparam \cnt_hs[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N42
cyclonev_lcell_comb \Add0~285 (
// Equation(s):
// \Add0~285_sumout  = SUM(( cnt_hs[94] ) + ( GND ) + ( \Add0~894  ))
// \Add0~286  = CARRY(( cnt_hs[94] ) + ( GND ) + ( \Add0~894  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[94]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~894 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~285_sumout ),
	.cout(\Add0~286 ),
	.shareout());
// synopsys translate_off
defparam \Add0~285 .extended_lut = "off";
defparam \Add0~285 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~285 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N43
dffeas \cnt_hs[94] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~285_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[94]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[94] .is_wysiwyg = "true";
defparam \cnt_hs[94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N45
cyclonev_lcell_comb \Add0~889 (
// Equation(s):
// \Add0~889_sumout  = SUM(( cnt_hs[95] ) + ( GND ) + ( \Add0~286  ))
// \Add0~890  = CARRY(( cnt_hs[95] ) + ( GND ) + ( \Add0~286  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[95]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~286 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~889_sumout ),
	.cout(\Add0~890 ),
	.shareout());
// synopsys translate_off
defparam \Add0~889 .extended_lut = "off";
defparam \Add0~889 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~889 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N46
dffeas \cnt_hs[95] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~889_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[95]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[95] .is_wysiwyg = "true";
defparam \cnt_hs[95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N48
cyclonev_lcell_comb \Add0~281 (
// Equation(s):
// \Add0~281_sumout  = SUM(( cnt_hs[96] ) + ( GND ) + ( \Add0~890  ))
// \Add0~282  = CARRY(( cnt_hs[96] ) + ( GND ) + ( \Add0~890  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[96]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~890 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~281_sumout ),
	.cout(\Add0~282 ),
	.shareout());
// synopsys translate_off
defparam \Add0~281 .extended_lut = "off";
defparam \Add0~281 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~281 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N50
dffeas \cnt_hs[96] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~281_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[96]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[96] .is_wysiwyg = "true";
defparam \cnt_hs[96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N51
cyclonev_lcell_comb \Add0~885 (
// Equation(s):
// \Add0~885_sumout  = SUM(( cnt_hs[97] ) + ( GND ) + ( \Add0~282  ))
// \Add0~886  = CARRY(( cnt_hs[97] ) + ( GND ) + ( \Add0~282  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[97]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~282 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~885_sumout ),
	.cout(\Add0~886 ),
	.shareout());
// synopsys translate_off
defparam \Add0~885 .extended_lut = "off";
defparam \Add0~885 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~885 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N52
dffeas \cnt_hs[97] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~885_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[97]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[97] .is_wysiwyg = "true";
defparam \cnt_hs[97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N54
cyclonev_lcell_comb \Add0~277 (
// Equation(s):
// \Add0~277_sumout  = SUM(( cnt_hs[98] ) + ( GND ) + ( \Add0~886  ))
// \Add0~278  = CARRY(( cnt_hs[98] ) + ( GND ) + ( \Add0~886  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[98]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~886 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~277_sumout ),
	.cout(\Add0~278 ),
	.shareout());
// synopsys translate_off
defparam \Add0~277 .extended_lut = "off";
defparam \Add0~277 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~277 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N55
dffeas \cnt_hs[98] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~277_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[98]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[98] .is_wysiwyg = "true";
defparam \cnt_hs[98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N57
cyclonev_lcell_comb \Add0~881 (
// Equation(s):
// \Add0~881_sumout  = SUM(( cnt_hs[99] ) + ( GND ) + ( \Add0~278  ))
// \Add0~882  = CARRY(( cnt_hs[99] ) + ( GND ) + ( \Add0~278  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[99]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~278 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~881_sumout ),
	.cout(\Add0~882 ),
	.shareout());
// synopsys translate_off
defparam \Add0~881 .extended_lut = "off";
defparam \Add0~881 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~881 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y46_N58
dffeas \cnt_hs[99] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~881_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[99]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[99] .is_wysiwyg = "true";
defparam \cnt_hs[99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N0
cyclonev_lcell_comb \Add0~273 (
// Equation(s):
// \Add0~273_sumout  = SUM(( cnt_hs[100] ) + ( GND ) + ( \Add0~882  ))
// \Add0~274  = CARRY(( cnt_hs[100] ) + ( GND ) + ( \Add0~882  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[100]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~882 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~273_sumout ),
	.cout(\Add0~274 ),
	.shareout());
// synopsys translate_off
defparam \Add0~273 .extended_lut = "off";
defparam \Add0~273 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N1
dffeas \cnt_hs[100] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~273_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[100]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[100] .is_wysiwyg = "true";
defparam \cnt_hs[100] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N3
cyclonev_lcell_comb \Add0~877 (
// Equation(s):
// \Add0~877_sumout  = SUM(( cnt_hs[101] ) + ( GND ) + ( \Add0~274  ))
// \Add0~878  = CARRY(( cnt_hs[101] ) + ( GND ) + ( \Add0~274  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[101]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~274 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~877_sumout ),
	.cout(\Add0~878 ),
	.shareout());
// synopsys translate_off
defparam \Add0~877 .extended_lut = "off";
defparam \Add0~877 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~877 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N4
dffeas \cnt_hs[101] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~877_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[101]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[101] .is_wysiwyg = "true";
defparam \cnt_hs[101] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N6
cyclonev_lcell_comb \Add0~265 (
// Equation(s):
// \Add0~265_sumout  = SUM(( cnt_hs[102] ) + ( GND ) + ( \Add0~878  ))
// \Add0~266  = CARRY(( cnt_hs[102] ) + ( GND ) + ( \Add0~878  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[102]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~878 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~265_sumout ),
	.cout(\Add0~266 ),
	.shareout());
// synopsys translate_off
defparam \Add0~265 .extended_lut = "off";
defparam \Add0~265 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~265 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N8
dffeas \cnt_hs[102] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~265_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[102]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[102] .is_wysiwyg = "true";
defparam \cnt_hs[102] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N9
cyclonev_lcell_comb \Add0~901 (
// Equation(s):
// \Add0~901_sumout  = SUM(( cnt_hs[103] ) + ( GND ) + ( \Add0~266  ))
// \Add0~902  = CARRY(( cnt_hs[103] ) + ( GND ) + ( \Add0~266  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[103]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~266 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~901_sumout ),
	.cout(\Add0~902 ),
	.shareout());
// synopsys translate_off
defparam \Add0~901 .extended_lut = "off";
defparam \Add0~901 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~901 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N10
dffeas \cnt_hs[103] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~901_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[103]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[103] .is_wysiwyg = "true";
defparam \cnt_hs[103] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N12
cyclonev_lcell_comb \Add0~309 (
// Equation(s):
// \Add0~309_sumout  = SUM(( cnt_hs[104] ) + ( GND ) + ( \Add0~902  ))
// \Add0~310  = CARRY(( cnt_hs[104] ) + ( GND ) + ( \Add0~902  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[104]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~902 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~309_sumout ),
	.cout(\Add0~310 ),
	.shareout());
// synopsys translate_off
defparam \Add0~309 .extended_lut = "off";
defparam \Add0~309 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~309 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N14
dffeas \cnt_hs[104] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~309_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[104]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[104] .is_wysiwyg = "true";
defparam \cnt_hs[104] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N15
cyclonev_lcell_comb \Add0~921 (
// Equation(s):
// \Add0~921_sumout  = SUM(( cnt_hs[105] ) + ( GND ) + ( \Add0~310  ))
// \Add0~922  = CARRY(( cnt_hs[105] ) + ( GND ) + ( \Add0~310  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[105]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~310 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~921_sumout ),
	.cout(\Add0~922 ),
	.shareout());
// synopsys translate_off
defparam \Add0~921 .extended_lut = "off";
defparam \Add0~921 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~921 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N16
dffeas \cnt_hs[105] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~921_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[105]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[105] .is_wysiwyg = "true";
defparam \cnt_hs[105] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N18
cyclonev_lcell_comb \Add0~305 (
// Equation(s):
// \Add0~305_sumout  = SUM(( cnt_hs[106] ) + ( GND ) + ( \Add0~922  ))
// \Add0~306  = CARRY(( cnt_hs[106] ) + ( GND ) + ( \Add0~922  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[106]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~922 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~305_sumout ),
	.cout(\Add0~306 ),
	.shareout());
// synopsys translate_off
defparam \Add0~305 .extended_lut = "off";
defparam \Add0~305 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~305 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N19
dffeas \cnt_hs[106] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~305_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[106]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[106] .is_wysiwyg = "true";
defparam \cnt_hs[106] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N21
cyclonev_lcell_comb \Add0~917 (
// Equation(s):
// \Add0~917_sumout  = SUM(( cnt_hs[107] ) + ( GND ) + ( \Add0~306  ))
// \Add0~918  = CARRY(( cnt_hs[107] ) + ( GND ) + ( \Add0~306  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[107]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~306 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~917_sumout ),
	.cout(\Add0~918 ),
	.shareout());
// synopsys translate_off
defparam \Add0~917 .extended_lut = "off";
defparam \Add0~917 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~917 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N22
dffeas \cnt_hs[107] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~917_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[107]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[107] .is_wysiwyg = "true";
defparam \cnt_hs[107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N24
cyclonev_lcell_comb \Add0~301 (
// Equation(s):
// \Add0~301_sumout  = SUM(( cnt_hs[108] ) + ( GND ) + ( \Add0~918  ))
// \Add0~302  = CARRY(( cnt_hs[108] ) + ( GND ) + ( \Add0~918  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[108]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~918 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~301_sumout ),
	.cout(\Add0~302 ),
	.shareout());
// synopsys translate_off
defparam \Add0~301 .extended_lut = "off";
defparam \Add0~301 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~301 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N25
dffeas \cnt_hs[108] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~301_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[108]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[108] .is_wysiwyg = "true";
defparam \cnt_hs[108] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N27
cyclonev_lcell_comb \Add0~913 (
// Equation(s):
// \Add0~913_sumout  = SUM(( cnt_hs[109] ) + ( GND ) + ( \Add0~302  ))
// \Add0~914  = CARRY(( cnt_hs[109] ) + ( GND ) + ( \Add0~302  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[109]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~302 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~913_sumout ),
	.cout(\Add0~914 ),
	.shareout());
// synopsys translate_off
defparam \Add0~913 .extended_lut = "off";
defparam \Add0~913 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~913 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N28
dffeas \cnt_hs[109] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~913_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[109]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[109] .is_wysiwyg = "true";
defparam \cnt_hs[109] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N30
cyclonev_lcell_comb \Add0~297 (
// Equation(s):
// \Add0~297_sumout  = SUM(( cnt_hs[110] ) + ( GND ) + ( \Add0~914  ))
// \Add0~298  = CARRY(( cnt_hs[110] ) + ( GND ) + ( \Add0~914  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[110]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~914 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~297_sumout ),
	.cout(\Add0~298 ),
	.shareout());
// synopsys translate_off
defparam \Add0~297 .extended_lut = "off";
defparam \Add0~297 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~297 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N32
dffeas \cnt_hs[110] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~297_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[110]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[110] .is_wysiwyg = "true";
defparam \cnt_hs[110] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N33
cyclonev_lcell_comb \Add0~909 (
// Equation(s):
// \Add0~909_sumout  = SUM(( cnt_hs[111] ) + ( GND ) + ( \Add0~298  ))
// \Add0~910  = CARRY(( cnt_hs[111] ) + ( GND ) + ( \Add0~298  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[111]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~298 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~909_sumout ),
	.cout(\Add0~910 ),
	.shareout());
// synopsys translate_off
defparam \Add0~909 .extended_lut = "off";
defparam \Add0~909 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~909 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N34
dffeas \cnt_hs[111] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~909_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[111]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[111] .is_wysiwyg = "true";
defparam \cnt_hs[111] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N36
cyclonev_lcell_comb \Add0~293 (
// Equation(s):
// \Add0~293_sumout  = SUM(( cnt_hs[112] ) + ( GND ) + ( \Add0~910  ))
// \Add0~294  = CARRY(( cnt_hs[112] ) + ( GND ) + ( \Add0~910  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[112]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~910 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~293_sumout ),
	.cout(\Add0~294 ),
	.shareout());
// synopsys translate_off
defparam \Add0~293 .extended_lut = "off";
defparam \Add0~293 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~293 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N37
dffeas \cnt_hs[112] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~293_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[112]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[112] .is_wysiwyg = "true";
defparam \cnt_hs[112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N39
cyclonev_lcell_comb \Add0~905 (
// Equation(s):
// \Add0~905_sumout  = SUM(( cnt_hs[113] ) + ( GND ) + ( \Add0~294  ))
// \Add0~906  = CARRY(( cnt_hs[113] ) + ( GND ) + ( \Add0~294  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[113]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~294 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~905_sumout ),
	.cout(\Add0~906 ),
	.shareout());
// synopsys translate_off
defparam \Add0~905 .extended_lut = "off";
defparam \Add0~905 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~905 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N40
dffeas \cnt_hs[113] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~905_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[113]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[113] .is_wysiwyg = "true";
defparam \cnt_hs[113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N42
cyclonev_lcell_comb \Add0~317 (
// Equation(s):
// \Add0~317_sumout  = SUM(( cnt_hs[114] ) + ( GND ) + ( \Add0~906  ))
// \Add0~318  = CARRY(( cnt_hs[114] ) + ( GND ) + ( \Add0~906  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[114]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~906 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~317_sumout ),
	.cout(\Add0~318 ),
	.shareout());
// synopsys translate_off
defparam \Add0~317 .extended_lut = "off";
defparam \Add0~317 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N43
dffeas \cnt_hs[114] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~317_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[114]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[114] .is_wysiwyg = "true";
defparam \cnt_hs[114] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N45
cyclonev_lcell_comb \Add0~897 (
// Equation(s):
// \Add0~897_sumout  = SUM(( cnt_hs[115] ) + ( GND ) + ( \Add0~318  ))
// \Add0~898  = CARRY(( cnt_hs[115] ) + ( GND ) + ( \Add0~318  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[115]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~318 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~897_sumout ),
	.cout(\Add0~898 ),
	.shareout());
// synopsys translate_off
defparam \Add0~897 .extended_lut = "off";
defparam \Add0~897 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~897 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N46
dffeas \cnt_hs[115] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~897_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[115]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[115] .is_wysiwyg = "true";
defparam \cnt_hs[115] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N48
cyclonev_lcell_comb \Add0~337 (
// Equation(s):
// \Add0~337_sumout  = SUM(( cnt_hs[116] ) + ( GND ) + ( \Add0~898  ))
// \Add0~338  = CARRY(( cnt_hs[116] ) + ( GND ) + ( \Add0~898  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[116]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~898 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~337_sumout ),
	.cout(\Add0~338 ),
	.shareout());
// synopsys translate_off
defparam \Add0~337 .extended_lut = "off";
defparam \Add0~337 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~337 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N49
dffeas \cnt_hs[116] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~337_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[116]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[116] .is_wysiwyg = "true";
defparam \cnt_hs[116] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N51
cyclonev_lcell_comb \Add0~941 (
// Equation(s):
// \Add0~941_sumout  = SUM(( cnt_hs[117] ) + ( GND ) + ( \Add0~338  ))
// \Add0~942  = CARRY(( cnt_hs[117] ) + ( GND ) + ( \Add0~338  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[117]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~338 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~941_sumout ),
	.cout(\Add0~942 ),
	.shareout());
// synopsys translate_off
defparam \Add0~941 .extended_lut = "off";
defparam \Add0~941 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~941 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N52
dffeas \cnt_hs[117] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~941_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[117]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[117] .is_wysiwyg = "true";
defparam \cnt_hs[117] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N54
cyclonev_lcell_comb \Add0~333 (
// Equation(s):
// \Add0~333_sumout  = SUM(( cnt_hs[118] ) + ( GND ) + ( \Add0~942  ))
// \Add0~334  = CARRY(( cnt_hs[118] ) + ( GND ) + ( \Add0~942  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[118]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~942 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~333_sumout ),
	.cout(\Add0~334 ),
	.shareout());
// synopsys translate_off
defparam \Add0~333 .extended_lut = "off";
defparam \Add0~333 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~333 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N55
dffeas \cnt_hs[118] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~333_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[118]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[118] .is_wysiwyg = "true";
defparam \cnt_hs[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N57
cyclonev_lcell_comb \Add0~937 (
// Equation(s):
// \Add0~937_sumout  = SUM(( cnt_hs[119] ) + ( GND ) + ( \Add0~334  ))
// \Add0~938  = CARRY(( cnt_hs[119] ) + ( GND ) + ( \Add0~334  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[119]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~334 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~937_sumout ),
	.cout(\Add0~938 ),
	.shareout());
// synopsys translate_off
defparam \Add0~937 .extended_lut = "off";
defparam \Add0~937 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~937 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y45_N58
dffeas \cnt_hs[119] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~937_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[119]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[119] .is_wysiwyg = "true";
defparam \cnt_hs[119] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N0
cyclonev_lcell_comb \Add0~329 (
// Equation(s):
// \Add0~329_sumout  = SUM(( cnt_hs[120] ) + ( GND ) + ( \Add0~938  ))
// \Add0~330  = CARRY(( cnt_hs[120] ) + ( GND ) + ( \Add0~938  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[120]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~938 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~329_sumout ),
	.cout(\Add0~330 ),
	.shareout());
// synopsys translate_off
defparam \Add0~329 .extended_lut = "off";
defparam \Add0~329 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~329 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N1
dffeas \cnt_hs[120] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~329_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[120]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[120] .is_wysiwyg = "true";
defparam \cnt_hs[120] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N3
cyclonev_lcell_comb \Add0~933 (
// Equation(s):
// \Add0~933_sumout  = SUM(( cnt_hs[121] ) + ( GND ) + ( \Add0~330  ))
// \Add0~934  = CARRY(( cnt_hs[121] ) + ( GND ) + ( \Add0~330  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[121]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~330 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~933_sumout ),
	.cout(\Add0~934 ),
	.shareout());
// synopsys translate_off
defparam \Add0~933 .extended_lut = "off";
defparam \Add0~933 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~933 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N4
dffeas \cnt_hs[121] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~933_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[121]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[121] .is_wysiwyg = "true";
defparam \cnt_hs[121] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N6
cyclonev_lcell_comb \Add0~325 (
// Equation(s):
// \Add0~325_sumout  = SUM(( cnt_hs[122] ) + ( GND ) + ( \Add0~934  ))
// \Add0~326  = CARRY(( cnt_hs[122] ) + ( GND ) + ( \Add0~934  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[122]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~934 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~325_sumout ),
	.cout(\Add0~326 ),
	.shareout());
// synopsys translate_off
defparam \Add0~325 .extended_lut = "off";
defparam \Add0~325 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~325 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N7
dffeas \cnt_hs[122] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~325_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[122]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[122] .is_wysiwyg = "true";
defparam \cnt_hs[122] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N9
cyclonev_lcell_comb \Add0~929 (
// Equation(s):
// \Add0~929_sumout  = SUM(( cnt_hs[123] ) + ( GND ) + ( \Add0~326  ))
// \Add0~930  = CARRY(( cnt_hs[123] ) + ( GND ) + ( \Add0~326  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[123]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~326 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~929_sumout ),
	.cout(\Add0~930 ),
	.shareout());
// synopsys translate_off
defparam \Add0~929 .extended_lut = "off";
defparam \Add0~929 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~929 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N10
dffeas \cnt_hs[123] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~929_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[123]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[123] .is_wysiwyg = "true";
defparam \cnt_hs[123] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N12
cyclonev_lcell_comb \Add0~321 (
// Equation(s):
// \Add0~321_sumout  = SUM(( cnt_hs[124] ) + ( GND ) + ( \Add0~930  ))
// \Add0~322  = CARRY(( cnt_hs[124] ) + ( GND ) + ( \Add0~930  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[124]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~930 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~321_sumout ),
	.cout(\Add0~322 ),
	.shareout());
// synopsys translate_off
defparam \Add0~321 .extended_lut = "off";
defparam \Add0~321 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~321 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N13
dffeas \cnt_hs[124] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~321_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[124]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[124] .is_wysiwyg = "true";
defparam \cnt_hs[124] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N15
cyclonev_lcell_comb \Add0~925 (
// Equation(s):
// \Add0~925_sumout  = SUM(( cnt_hs[125] ) + ( GND ) + ( \Add0~322  ))
// \Add0~926  = CARRY(( cnt_hs[125] ) + ( GND ) + ( \Add0~322  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[125]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~322 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~925_sumout ),
	.cout(\Add0~926 ),
	.shareout());
// synopsys translate_off
defparam \Add0~925 .extended_lut = "off";
defparam \Add0~925 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~925 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N16
dffeas \cnt_hs[125] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~925_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[125]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[125] .is_wysiwyg = "true";
defparam \cnt_hs[125] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N18
cyclonev_lcell_comb \Add0~313 (
// Equation(s):
// \Add0~313_sumout  = SUM(( cnt_hs[126] ) + ( GND ) + ( \Add0~926  ))
// \Add0~314  = CARRY(( cnt_hs[126] ) + ( GND ) + ( \Add0~926  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[126]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~926 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~313_sumout ),
	.cout(\Add0~314 ),
	.shareout());
// synopsys translate_off
defparam \Add0~313 .extended_lut = "off";
defparam \Add0~313 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~313 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N19
dffeas \cnt_hs[126] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~313_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[126]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[126] .is_wysiwyg = "true";
defparam \cnt_hs[126] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N21
cyclonev_lcell_comb \Add0~953 (
// Equation(s):
// \Add0~953_sumout  = SUM(( cnt_hs[127] ) + ( GND ) + ( \Add0~314  ))
// \Add0~954  = CARRY(( cnt_hs[127] ) + ( GND ) + ( \Add0~314  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[127]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~314 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~953_sumout ),
	.cout(\Add0~954 ),
	.shareout());
// synopsys translate_off
defparam \Add0~953 .extended_lut = "off";
defparam \Add0~953 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~953 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N22
dffeas \cnt_hs[127] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~953_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[127]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[127] .is_wysiwyg = "true";
defparam \cnt_hs[127] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N24
cyclonev_lcell_comb \Add0~357 (
// Equation(s):
// \Add0~357_sumout  = SUM(( cnt_hs[128] ) + ( GND ) + ( \Add0~954  ))
// \Add0~358  = CARRY(( cnt_hs[128] ) + ( GND ) + ( \Add0~954  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[128]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~954 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~357_sumout ),
	.cout(\Add0~358 ),
	.shareout());
// synopsys translate_off
defparam \Add0~357 .extended_lut = "off";
defparam \Add0~357 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~357 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N25
dffeas \cnt_hs[128] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~357_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[128]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[128] .is_wysiwyg = "true";
defparam \cnt_hs[128] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N27
cyclonev_lcell_comb \Add0~457 (
// Equation(s):
// \Add0~457_sumout  = SUM(( cnt_hs[129] ) + ( GND ) + ( \Add0~358  ))
// \Add0~458  = CARRY(( cnt_hs[129] ) + ( GND ) + ( \Add0~358  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[129]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~358 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~457_sumout ),
	.cout(\Add0~458 ),
	.shareout());
// synopsys translate_off
defparam \Add0~457 .extended_lut = "off";
defparam \Add0~457 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~457 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N28
dffeas \cnt_hs[129] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~457_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[129]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[129] .is_wysiwyg = "true";
defparam \cnt_hs[129] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N30
cyclonev_lcell_comb \Add0~353 (
// Equation(s):
// \Add0~353_sumout  = SUM(( cnt_hs[130] ) + ( GND ) + ( \Add0~458  ))
// \Add0~354  = CARRY(( cnt_hs[130] ) + ( GND ) + ( \Add0~458  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[130]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~458 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~353_sumout ),
	.cout(\Add0~354 ),
	.shareout());
// synopsys translate_off
defparam \Add0~353 .extended_lut = "off";
defparam \Add0~353 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~353 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N31
dffeas \cnt_hs[130] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~353_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[130]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[130] .is_wysiwyg = "true";
defparam \cnt_hs[130] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N33
cyclonev_lcell_comb \Add0~349 (
// Equation(s):
// \Add0~349_sumout  = SUM(( cnt_hs[131] ) + ( GND ) + ( \Add0~354  ))
// \Add0~350  = CARRY(( cnt_hs[131] ) + ( GND ) + ( \Add0~354  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[131]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~354 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~349_sumout ),
	.cout(\Add0~350 ),
	.shareout());
// synopsys translate_off
defparam \Add0~349 .extended_lut = "off";
defparam \Add0~349 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~349 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N34
dffeas \cnt_hs[131] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~349_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[131]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[131] .is_wysiwyg = "true";
defparam \cnt_hs[131] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N36
cyclonev_lcell_comb \Add0~345 (
// Equation(s):
// \Add0~345_sumout  = SUM(( cnt_hs[132] ) + ( GND ) + ( \Add0~350  ))
// \Add0~346  = CARRY(( cnt_hs[132] ) + ( GND ) + ( \Add0~350  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[132]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~350 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~345_sumout ),
	.cout(\Add0~346 ),
	.shareout());
// synopsys translate_off
defparam \Add0~345 .extended_lut = "off";
defparam \Add0~345 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~345 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N37
dffeas \cnt_hs[132] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~345_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[132]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[132] .is_wysiwyg = "true";
defparam \cnt_hs[132] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N39
cyclonev_lcell_comb \Add0~949 (
// Equation(s):
// \Add0~949_sumout  = SUM(( cnt_hs[133] ) + ( GND ) + ( \Add0~346  ))
// \Add0~950  = CARRY(( cnt_hs[133] ) + ( GND ) + ( \Add0~346  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[133]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~346 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~949_sumout ),
	.cout(\Add0~950 ),
	.shareout());
// synopsys translate_off
defparam \Add0~949 .extended_lut = "off";
defparam \Add0~949 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~949 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N40
dffeas \cnt_hs[133] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~949_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[133]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[133] .is_wysiwyg = "true";
defparam \cnt_hs[133] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N42
cyclonev_lcell_comb \Add0~453 (
// Equation(s):
// \Add0~453_sumout  = SUM(( cnt_hs[134] ) + ( GND ) + ( \Add0~950  ))
// \Add0~454  = CARRY(( cnt_hs[134] ) + ( GND ) + ( \Add0~950  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[134]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~950 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~453_sumout ),
	.cout(\Add0~454 ),
	.shareout());
// synopsys translate_off
defparam \Add0~453 .extended_lut = "off";
defparam \Add0~453 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~453 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N44
dffeas \cnt_hs[134] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~453_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[134]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[134] .is_wysiwyg = "true";
defparam \cnt_hs[134] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N45
cyclonev_lcell_comb \Add0~341 (
// Equation(s):
// \Add0~341_sumout  = SUM(( cnt_hs[135] ) + ( GND ) + ( \Add0~454  ))
// \Add0~342  = CARRY(( cnt_hs[135] ) + ( GND ) + ( \Add0~454  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[135]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~454 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~341_sumout ),
	.cout(\Add0~342 ),
	.shareout());
// synopsys translate_off
defparam \Add0~341 .extended_lut = "off";
defparam \Add0~341 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~341 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N46
dffeas \cnt_hs[135] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~341_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[135]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[135] .is_wysiwyg = "true";
defparam \cnt_hs[135] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N48
cyclonev_lcell_comb \Add0~449 (
// Equation(s):
// \Add0~449_sumout  = SUM(( cnt_hs[136] ) + ( GND ) + ( \Add0~342  ))
// \Add0~450  = CARRY(( cnt_hs[136] ) + ( GND ) + ( \Add0~342  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[136]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~342 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~449_sumout ),
	.cout(\Add0~450 ),
	.shareout());
// synopsys translate_off
defparam \Add0~449 .extended_lut = "off";
defparam \Add0~449 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~449 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N50
dffeas \cnt_hs[136] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~449_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[136]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[136] .is_wysiwyg = "true";
defparam \cnt_hs[136] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N51
cyclonev_lcell_comb \Add0~989 (
// Equation(s):
// \Add0~989_sumout  = SUM(( cnt_hs[137] ) + ( GND ) + ( \Add0~450  ))
// \Add0~990  = CARRY(( cnt_hs[137] ) + ( GND ) + ( \Add0~450  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[137]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~450 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~989_sumout ),
	.cout(\Add0~990 ),
	.shareout());
// synopsys translate_off
defparam \Add0~989 .extended_lut = "off";
defparam \Add0~989 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~989 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N52
dffeas \cnt_hs[137] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~989_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[137]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[137] .is_wysiwyg = "true";
defparam \cnt_hs[137] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N54
cyclonev_lcell_comb \Add0~445 (
// Equation(s):
// \Add0~445_sumout  = SUM(( cnt_hs[138] ) + ( GND ) + ( \Add0~990  ))
// \Add0~446  = CARRY(( cnt_hs[138] ) + ( GND ) + ( \Add0~990  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[138]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~990 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~445_sumout ),
	.cout(\Add0~446 ),
	.shareout());
// synopsys translate_off
defparam \Add0~445 .extended_lut = "off";
defparam \Add0~445 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~445 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N55
dffeas \cnt_hs[138] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~445_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[138]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[138] .is_wysiwyg = "true";
defparam \cnt_hs[138] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N57
cyclonev_lcell_comb \Add0~369 (
// Equation(s):
// \Add0~369_sumout  = SUM(( cnt_hs[139] ) + ( GND ) + ( \Add0~446  ))
// \Add0~370  = CARRY(( cnt_hs[139] ) + ( GND ) + ( \Add0~446  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[139]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~446 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~369_sumout ),
	.cout(\Add0~370 ),
	.shareout());
// synopsys translate_off
defparam \Add0~369 .extended_lut = "off";
defparam \Add0~369 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~369 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y44_N58
dffeas \cnt_hs[139] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~369_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[139]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[139] .is_wysiwyg = "true";
defparam \cnt_hs[139] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N0
cyclonev_lcell_comb \Add0~469 (
// Equation(s):
// \Add0~469_sumout  = SUM(( cnt_hs[140] ) + ( GND ) + ( \Add0~370  ))
// \Add0~470  = CARRY(( cnt_hs[140] ) + ( GND ) + ( \Add0~370  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[140]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~370 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~469_sumout ),
	.cout(\Add0~470 ),
	.shareout());
// synopsys translate_off
defparam \Add0~469 .extended_lut = "off";
defparam \Add0~469 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~469 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N1
dffeas \cnt_hs[140] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~469_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[140]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[140] .is_wysiwyg = "true";
defparam \cnt_hs[140] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N3
cyclonev_lcell_comb \Add0~985 (
// Equation(s):
// \Add0~985_sumout  = SUM(( cnt_hs[141] ) + ( GND ) + ( \Add0~470  ))
// \Add0~986  = CARRY(( cnt_hs[141] ) + ( GND ) + ( \Add0~470  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[141]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~470 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~985_sumout ),
	.cout(\Add0~986 ),
	.shareout());
// synopsys translate_off
defparam \Add0~985 .extended_lut = "off";
defparam \Add0~985 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~985 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N4
dffeas \cnt_hs[141] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~985_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[141]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[141] .is_wysiwyg = "true";
defparam \cnt_hs[141] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N6
cyclonev_lcell_comb \Add0~489 (
// Equation(s):
// \Add0~489_sumout  = SUM(( cnt_hs[142] ) + ( GND ) + ( \Add0~986  ))
// \Add0~490  = CARRY(( cnt_hs[142] ) + ( GND ) + ( \Add0~986  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[142]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~986 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~489_sumout ),
	.cout(\Add0~490 ),
	.shareout());
// synopsys translate_off
defparam \Add0~489 .extended_lut = "off";
defparam \Add0~489 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~489 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N8
dffeas \cnt_hs[142] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~489_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[142]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[142] .is_wysiwyg = "true";
defparam \cnt_hs[142] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N9
cyclonev_lcell_comb \Add0~365 (
// Equation(s):
// \Add0~365_sumout  = SUM(( cnt_hs[143] ) + ( GND ) + ( \Add0~490  ))
// \Add0~366  = CARRY(( cnt_hs[143] ) + ( GND ) + ( \Add0~490  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[143]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~490 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~365_sumout ),
	.cout(\Add0~366 ),
	.shareout());
// synopsys translate_off
defparam \Add0~365 .extended_lut = "off";
defparam \Add0~365 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~365 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N10
dffeas \cnt_hs[143] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~365_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[143]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[143] .is_wysiwyg = "true";
defparam \cnt_hs[143] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N12
cyclonev_lcell_comb \Add0~485 (
// Equation(s):
// \Add0~485_sumout  = SUM(( cnt_hs[144] ) + ( GND ) + ( \Add0~366  ))
// \Add0~486  = CARRY(( cnt_hs[144] ) + ( GND ) + ( \Add0~366  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[144]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~366 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~485_sumout ),
	.cout(\Add0~486 ),
	.shareout());
// synopsys translate_off
defparam \Add0~485 .extended_lut = "off";
defparam \Add0~485 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~485 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N13
dffeas \cnt_hs[144] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~485_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[144]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[144] .is_wysiwyg = "true";
defparam \cnt_hs[144] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N15
cyclonev_lcell_comb \Add0~981 (
// Equation(s):
// \Add0~981_sumout  = SUM(( cnt_hs[145] ) + ( GND ) + ( \Add0~486  ))
// \Add0~982  = CARRY(( cnt_hs[145] ) + ( GND ) + ( \Add0~486  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[145]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~486 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~981_sumout ),
	.cout(\Add0~982 ),
	.shareout());
// synopsys translate_off
defparam \Add0~981 .extended_lut = "off";
defparam \Add0~981 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~981 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N16
dffeas \cnt_hs[145] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~981_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[145]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[145] .is_wysiwyg = "true";
defparam \cnt_hs[145] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N18
cyclonev_lcell_comb \Add0~481 (
// Equation(s):
// \Add0~481_sumout  = SUM(( cnt_hs[146] ) + ( GND ) + ( \Add0~982  ))
// \Add0~482  = CARRY(( cnt_hs[146] ) + ( GND ) + ( \Add0~982  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[146]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~982 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~481_sumout ),
	.cout(\Add0~482 ),
	.shareout());
// synopsys translate_off
defparam \Add0~481 .extended_lut = "off";
defparam \Add0~481 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~481 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N19
dffeas \cnt_hs[146] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~481_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[146]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[146] .is_wysiwyg = "true";
defparam \cnt_hs[146] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N21
cyclonev_lcell_comb \Add0~405 (
// Equation(s):
// \Add0~405_sumout  = SUM(( cnt_hs[147] ) + ( GND ) + ( \Add0~482  ))
// \Add0~406  = CARRY(( cnt_hs[147] ) + ( GND ) + ( \Add0~482  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[147]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~482 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~405_sumout ),
	.cout(\Add0~406 ),
	.shareout());
// synopsys translate_off
defparam \Add0~405 .extended_lut = "off";
defparam \Add0~405 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~405 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N22
dffeas \cnt_hs[147] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~405_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[147]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[147] .is_wysiwyg = "true";
defparam \cnt_hs[147] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N24
cyclonev_lcell_comb \Add0~477 (
// Equation(s):
// \Add0~477_sumout  = SUM(( cnt_hs[148] ) + ( GND ) + ( \Add0~406  ))
// \Add0~478  = CARRY(( cnt_hs[148] ) + ( GND ) + ( \Add0~406  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[148]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~406 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~477_sumout ),
	.cout(\Add0~478 ),
	.shareout());
// synopsys translate_off
defparam \Add0~477 .extended_lut = "off";
defparam \Add0~477 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~477 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N25
dffeas \cnt_hs[148] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~477_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[148]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[148] .is_wysiwyg = "true";
defparam \cnt_hs[148] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N27
cyclonev_lcell_comb \Add0~977 (
// Equation(s):
// \Add0~977_sumout  = SUM(( cnt_hs[149] ) + ( GND ) + ( \Add0~478  ))
// \Add0~978  = CARRY(( cnt_hs[149] ) + ( GND ) + ( \Add0~478  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[149]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~478 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~977_sumout ),
	.cout(\Add0~978 ),
	.shareout());
// synopsys translate_off
defparam \Add0~977 .extended_lut = "off";
defparam \Add0~977 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~977 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N28
dffeas \cnt_hs[149] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~977_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[149]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[149] .is_wysiwyg = "true";
defparam \cnt_hs[149] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N30
cyclonev_lcell_comb \Add0~473 (
// Equation(s):
// \Add0~473_sumout  = SUM(( cnt_hs[150] ) + ( GND ) + ( \Add0~978  ))
// \Add0~474  = CARRY(( cnt_hs[150] ) + ( GND ) + ( \Add0~978  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[150]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~978 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~473_sumout ),
	.cout(\Add0~474 ),
	.shareout());
// synopsys translate_off
defparam \Add0~473 .extended_lut = "off";
defparam \Add0~473 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~473 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N31
dffeas \cnt_hs[150] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~473_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[150]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[150] .is_wysiwyg = "true";
defparam \cnt_hs[150] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N33
cyclonev_lcell_comb \Add0~945 (
// Equation(s):
// \Add0~945_sumout  = SUM(( cnt_hs[151] ) + ( GND ) + ( \Add0~474  ))
// \Add0~946  = CARRY(( cnt_hs[151] ) + ( GND ) + ( \Add0~474  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[151]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~474 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~945_sumout ),
	.cout(\Add0~946 ),
	.shareout());
// synopsys translate_off
defparam \Add0~945 .extended_lut = "off";
defparam \Add0~945 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~945 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N34
dffeas \cnt_hs[151] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~945_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[151]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[151] .is_wysiwyg = "true";
defparam \cnt_hs[151] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N36
cyclonev_lcell_comb \Add0~465 (
// Equation(s):
// \Add0~465_sumout  = SUM(( cnt_hs[152] ) + ( GND ) + ( \Add0~946  ))
// \Add0~466  = CARRY(( cnt_hs[152] ) + ( GND ) + ( \Add0~946  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[152]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~946 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~465_sumout ),
	.cout(\Add0~466 ),
	.shareout());
// synopsys translate_off
defparam \Add0~465 .extended_lut = "off";
defparam \Add0~465 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~465 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N37
dffeas \cnt_hs[152] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~465_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[152]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[152] .is_wysiwyg = "true";
defparam \cnt_hs[152] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N39
cyclonev_lcell_comb \Add0~973 (
// Equation(s):
// \Add0~973_sumout  = SUM(( cnt_hs[153] ) + ( GND ) + ( \Add0~466  ))
// \Add0~974  = CARRY(( cnt_hs[153] ) + ( GND ) + ( \Add0~466  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[153]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~466 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~973_sumout ),
	.cout(\Add0~974 ),
	.shareout());
// synopsys translate_off
defparam \Add0~973 .extended_lut = "off";
defparam \Add0~973 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~973 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N40
dffeas \cnt_hs[153] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~973_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[153]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[153] .is_wysiwyg = "true";
defparam \cnt_hs[153] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N42
cyclonev_lcell_comb \Add0~401 (
// Equation(s):
// \Add0~401_sumout  = SUM(( cnt_hs[154] ) + ( GND ) + ( \Add0~974  ))
// \Add0~402  = CARRY(( cnt_hs[154] ) + ( GND ) + ( \Add0~974  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[154]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~974 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~401_sumout ),
	.cout(\Add0~402 ),
	.shareout());
// synopsys translate_off
defparam \Add0~401 .extended_lut = "off";
defparam \Add0~401 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~401 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N44
dffeas \cnt_hs[154] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~401_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[154]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[154] .is_wysiwyg = "true";
defparam \cnt_hs[154] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N45
cyclonev_lcell_comb \Add0~969 (
// Equation(s):
// \Add0~969_sumout  = SUM(( cnt_hs[155] ) + ( GND ) + ( \Add0~402  ))
// \Add0~970  = CARRY(( cnt_hs[155] ) + ( GND ) + ( \Add0~402  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[155]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~402 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~969_sumout ),
	.cout(\Add0~970 ),
	.shareout());
// synopsys translate_off
defparam \Add0~969 .extended_lut = "off";
defparam \Add0~969 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~969 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N46
dffeas \cnt_hs[155] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~969_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[155]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[155] .is_wysiwyg = "true";
defparam \cnt_hs[155] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N48
cyclonev_lcell_comb \Add0~397 (
// Equation(s):
// \Add0~397_sumout  = SUM(( cnt_hs[156] ) + ( GND ) + ( \Add0~970  ))
// \Add0~398  = CARRY(( cnt_hs[156] ) + ( GND ) + ( \Add0~970  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[156]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~970 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~397_sumout ),
	.cout(\Add0~398 ),
	.shareout());
// synopsys translate_off
defparam \Add0~397 .extended_lut = "off";
defparam \Add0~397 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~397 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N50
dffeas \cnt_hs[156] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~397_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[156]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[156] .is_wysiwyg = "true";
defparam \cnt_hs[156] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N51
cyclonev_lcell_comb \Add0~965 (
// Equation(s):
// \Add0~965_sumout  = SUM(( cnt_hs[157] ) + ( GND ) + ( \Add0~398  ))
// \Add0~966  = CARRY(( cnt_hs[157] ) + ( GND ) + ( \Add0~398  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[157]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~398 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~965_sumout ),
	.cout(\Add0~966 ),
	.shareout());
// synopsys translate_off
defparam \Add0~965 .extended_lut = "off";
defparam \Add0~965 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~965 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N52
dffeas \cnt_hs[157] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~965_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[157]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[157] .is_wysiwyg = "true";
defparam \cnt_hs[157] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N54
cyclonev_lcell_comb \Add0~393 (
// Equation(s):
// \Add0~393_sumout  = SUM(( cnt_hs[158] ) + ( GND ) + ( \Add0~966  ))
// \Add0~394  = CARRY(( cnt_hs[158] ) + ( GND ) + ( \Add0~966  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[158]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~966 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~393_sumout ),
	.cout(\Add0~394 ),
	.shareout());
// synopsys translate_off
defparam \Add0~393 .extended_lut = "off";
defparam \Add0~393 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~393 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N55
dffeas \cnt_hs[158] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~393_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[158]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[158] .is_wysiwyg = "true";
defparam \cnt_hs[158] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N57
cyclonev_lcell_comb \Add0~961 (
// Equation(s):
// \Add0~961_sumout  = SUM(( cnt_hs[159] ) + ( GND ) + ( \Add0~394  ))
// \Add0~962  = CARRY(( cnt_hs[159] ) + ( GND ) + ( \Add0~394  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[159]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~394 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~961_sumout ),
	.cout(\Add0~962 ),
	.shareout());
// synopsys translate_off
defparam \Add0~961 .extended_lut = "off";
defparam \Add0~961 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~961 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y43_N58
dffeas \cnt_hs[159] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~961_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[159]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[159] .is_wysiwyg = "true";
defparam \cnt_hs[159] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N0
cyclonev_lcell_comb \Add0~361 (
// Equation(s):
// \Add0~361_sumout  = SUM(( cnt_hs[160] ) + ( GND ) + ( \Add0~962  ))
// \Add0~362  = CARRY(( cnt_hs[160] ) + ( GND ) + ( \Add0~962  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[160]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~962 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~361_sumout ),
	.cout(\Add0~362 ),
	.shareout());
// synopsys translate_off
defparam \Add0~361 .extended_lut = "off";
defparam \Add0~361 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~361 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N1
dffeas \cnt_hs[160] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~361_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[160]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[160] .is_wysiwyg = "true";
defparam \cnt_hs[160] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N3
cyclonev_lcell_comb \Add0~957 (
// Equation(s):
// \Add0~957_sumout  = SUM(( cnt_hs[161] ) + ( GND ) + ( \Add0~362  ))
// \Add0~958  = CARRY(( cnt_hs[161] ) + ( GND ) + ( \Add0~362  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[161]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~362 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~957_sumout ),
	.cout(\Add0~958 ),
	.shareout());
// synopsys translate_off
defparam \Add0~957 .extended_lut = "off";
defparam \Add0~957 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~957 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N5
dffeas \cnt_hs[161] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~957_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[161]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[161] .is_wysiwyg = "true";
defparam \cnt_hs[161] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N6
cyclonev_lcell_comb \Add0~389 (
// Equation(s):
// \Add0~389_sumout  = SUM(( cnt_hs[162] ) + ( GND ) + ( \Add0~958  ))
// \Add0~390  = CARRY(( cnt_hs[162] ) + ( GND ) + ( \Add0~958  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[162]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~958 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~389_sumout ),
	.cout(\Add0~390 ),
	.shareout());
// synopsys translate_off
defparam \Add0~389 .extended_lut = "off";
defparam \Add0~389 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N7
dffeas \cnt_hs[162] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~389_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[162]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[162] .is_wysiwyg = "true";
defparam \cnt_hs[162] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N9
cyclonev_lcell_comb \Add0~709 (
// Equation(s):
// \Add0~709_sumout  = SUM(( cnt_hs[163] ) + ( GND ) + ( \Add0~390  ))
// \Add0~710  = CARRY(( cnt_hs[163] ) + ( GND ) + ( \Add0~390  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[163]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~390 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~709_sumout ),
	.cout(\Add0~710 ),
	.shareout());
// synopsys translate_off
defparam \Add0~709 .extended_lut = "off";
defparam \Add0~709 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~709 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N10
dffeas \cnt_hs[163] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~709_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[163]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[163] .is_wysiwyg = "true";
defparam \cnt_hs[163] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N12
cyclonev_lcell_comb \Add0~385 (
// Equation(s):
// \Add0~385_sumout  = SUM(( cnt_hs[164] ) + ( GND ) + ( \Add0~710  ))
// \Add0~386  = CARRY(( cnt_hs[164] ) + ( GND ) + ( \Add0~710  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[164]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~710 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~385_sumout ),
	.cout(\Add0~386 ),
	.shareout());
// synopsys translate_off
defparam \Add0~385 .extended_lut = "off";
defparam \Add0~385 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N14
dffeas \cnt_hs[164] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~385_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[164]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[164] .is_wysiwyg = "true";
defparam \cnt_hs[164] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N15
cyclonev_lcell_comb \Add0~729 (
// Equation(s):
// \Add0~729_sumout  = SUM(( cnt_hs[165] ) + ( GND ) + ( \Add0~386  ))
// \Add0~730  = CARRY(( cnt_hs[165] ) + ( GND ) + ( \Add0~386  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[165]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~386 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~729_sumout ),
	.cout(\Add0~730 ),
	.shareout());
// synopsys translate_off
defparam \Add0~729 .extended_lut = "off";
defparam \Add0~729 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~729 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N16
dffeas \cnt_hs[165] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~729_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[165]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[165] .is_wysiwyg = "true";
defparam \cnt_hs[165] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N18
cyclonev_lcell_comb \Add0~381 (
// Equation(s):
// \Add0~381_sumout  = SUM(( cnt_hs[166] ) + ( GND ) + ( \Add0~730  ))
// \Add0~382  = CARRY(( cnt_hs[166] ) + ( GND ) + ( \Add0~730  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[166]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~730 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~381_sumout ),
	.cout(\Add0~382 ),
	.shareout());
// synopsys translate_off
defparam \Add0~381 .extended_lut = "off";
defparam \Add0~381 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~381 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N19
dffeas \cnt_hs[166] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~381_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[166]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[166] .is_wysiwyg = "true";
defparam \cnt_hs[166] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N21
cyclonev_lcell_comb \Add0~725 (
// Equation(s):
// \Add0~725_sumout  = SUM(( cnt_hs[167] ) + ( GND ) + ( \Add0~382  ))
// \Add0~726  = CARRY(( cnt_hs[167] ) + ( GND ) + ( \Add0~382  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[167]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~382 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~725_sumout ),
	.cout(\Add0~726 ),
	.shareout());
// synopsys translate_off
defparam \Add0~725 .extended_lut = "off";
defparam \Add0~725 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~725 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N22
dffeas \cnt_hs[167] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~725_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[167]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[167] .is_wysiwyg = "true";
defparam \cnt_hs[167] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N24
cyclonev_lcell_comb \Add0~377 (
// Equation(s):
// \Add0~377_sumout  = SUM(( cnt_hs[168] ) + ( GND ) + ( \Add0~726  ))
// \Add0~378  = CARRY(( cnt_hs[168] ) + ( GND ) + ( \Add0~726  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[168]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~726 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~377_sumout ),
	.cout(\Add0~378 ),
	.shareout());
// synopsys translate_off
defparam \Add0~377 .extended_lut = "off";
defparam \Add0~377 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~377 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N25
dffeas \cnt_hs[168] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~377_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[168]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[168] .is_wysiwyg = "true";
defparam \cnt_hs[168] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N27
cyclonev_lcell_comb \Add0~721 (
// Equation(s):
// \Add0~721_sumout  = SUM(( cnt_hs[169] ) + ( GND ) + ( \Add0~378  ))
// \Add0~722  = CARRY(( cnt_hs[169] ) + ( GND ) + ( \Add0~378  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[169]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~378 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~721_sumout ),
	.cout(\Add0~722 ),
	.shareout());
// synopsys translate_off
defparam \Add0~721 .extended_lut = "off";
defparam \Add0~721 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~721 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N28
dffeas \cnt_hs[169] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~721_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[169]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[169] .is_wysiwyg = "true";
defparam \cnt_hs[169] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N30
cyclonev_lcell_comb \Add0~373 (
// Equation(s):
// \Add0~373_sumout  = SUM(( cnt_hs[170] ) + ( GND ) + ( \Add0~722  ))
// \Add0~374  = CARRY(( cnt_hs[170] ) + ( GND ) + ( \Add0~722  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[170]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~722 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~373_sumout ),
	.cout(\Add0~374 ),
	.shareout());
// synopsys translate_off
defparam \Add0~373 .extended_lut = "off";
defparam \Add0~373 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~373 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N31
dffeas \cnt_hs[170] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~373_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[170]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[170] .is_wysiwyg = "true";
defparam \cnt_hs[170] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N33
cyclonev_lcell_comb \Add0~717 (
// Equation(s):
// \Add0~717_sumout  = SUM(( cnt_hs[171] ) + ( GND ) + ( \Add0~374  ))
// \Add0~718  = CARRY(( cnt_hs[171] ) + ( GND ) + ( \Add0~374  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[171]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~374 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~717_sumout ),
	.cout(\Add0~718 ),
	.shareout());
// synopsys translate_off
defparam \Add0~717 .extended_lut = "off";
defparam \Add0~717 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~717 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N34
dffeas \cnt_hs[171] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~717_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[171]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[171] .is_wysiwyg = "true";
defparam \cnt_hs[171] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N36
cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_sumout  = SUM(( cnt_hs[172] ) + ( GND ) + ( \Add0~718  ))
// \Add0~126  = CARRY(( cnt_hs[172] ) + ( GND ) + ( \Add0~718  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[172]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~718 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~125_sumout ),
	.cout(\Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N37
dffeas \cnt_hs[172] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[172]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[172] .is_wysiwyg = "true";
defparam \cnt_hs[172] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N39
cyclonev_lcell_comb \Add0~713 (
// Equation(s):
// \Add0~713_sumout  = SUM(( cnt_hs[173] ) + ( GND ) + ( \Add0~126  ))
// \Add0~714  = CARRY(( cnt_hs[173] ) + ( GND ) + ( \Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[173]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~713_sumout ),
	.cout(\Add0~714 ),
	.shareout());
// synopsys translate_off
defparam \Add0~713 .extended_lut = "off";
defparam \Add0~713 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~713 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N40
dffeas \cnt_hs[173] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~713_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[173]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[173] .is_wysiwyg = "true";
defparam \cnt_hs[173] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N42
cyclonev_lcell_comb \Add0~145 (
// Equation(s):
// \Add0~145_sumout  = SUM(( cnt_hs[174] ) + ( GND ) + ( \Add0~714  ))
// \Add0~146  = CARRY(( cnt_hs[174] ) + ( GND ) + ( \Add0~714  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[174]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~714 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~145_sumout ),
	.cout(\Add0~146 ),
	.shareout());
// synopsys translate_off
defparam \Add0~145 .extended_lut = "off";
defparam \Add0~145 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N43
dffeas \cnt_hs[174] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~145_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[174]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[174] .is_wysiwyg = "true";
defparam \cnt_hs[174] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N45
cyclonev_lcell_comb \Add0~705 (
// Equation(s):
// \Add0~705_sumout  = SUM(( cnt_hs[175] ) + ( GND ) + ( \Add0~146  ))
// \Add0~706  = CARRY(( cnt_hs[175] ) + ( GND ) + ( \Add0~146  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[175]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~705_sumout ),
	.cout(\Add0~706 ),
	.shareout());
// synopsys translate_off
defparam \Add0~705 .extended_lut = "off";
defparam \Add0~705 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~705 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N46
dffeas \cnt_hs[175] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~705_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[175]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[175] .is_wysiwyg = "true";
defparam \cnt_hs[175] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N48
cyclonev_lcell_comb \Add0~141 (
// Equation(s):
// \Add0~141_sumout  = SUM(( cnt_hs[176] ) + ( GND ) + ( \Add0~706  ))
// \Add0~142  = CARRY(( cnt_hs[176] ) + ( GND ) + ( \Add0~706  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[176]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~706 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~141_sumout ),
	.cout(\Add0~142 ),
	.shareout());
// synopsys translate_off
defparam \Add0~141 .extended_lut = "off";
defparam \Add0~141 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N49
dffeas \cnt_hs[176] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~141_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[176]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[176] .is_wysiwyg = "true";
defparam \cnt_hs[176] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N51
cyclonev_lcell_comb \Add0~749 (
// Equation(s):
// \Add0~749_sumout  = SUM(( cnt_hs[177] ) + ( GND ) + ( \Add0~142  ))
// \Add0~750  = CARRY(( cnt_hs[177] ) + ( GND ) + ( \Add0~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[177]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~749_sumout ),
	.cout(\Add0~750 ),
	.shareout());
// synopsys translate_off
defparam \Add0~749 .extended_lut = "off";
defparam \Add0~749 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~749 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N52
dffeas \cnt_hs[177] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~749_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[177]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[177] .is_wysiwyg = "true";
defparam \cnt_hs[177] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N54
cyclonev_lcell_comb \Add0~137 (
// Equation(s):
// \Add0~137_sumout  = SUM(( cnt_hs[178] ) + ( GND ) + ( \Add0~750  ))
// \Add0~138  = CARRY(( cnt_hs[178] ) + ( GND ) + ( \Add0~750  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[178]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~750 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~137_sumout ),
	.cout(\Add0~138 ),
	.shareout());
// synopsys translate_off
defparam \Add0~137 .extended_lut = "off";
defparam \Add0~137 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N55
dffeas \cnt_hs[178] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~137_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[178]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[178] .is_wysiwyg = "true";
defparam \cnt_hs[178] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N57
cyclonev_lcell_comb \Add0~745 (
// Equation(s):
// \Add0~745_sumout  = SUM(( cnt_hs[179] ) + ( GND ) + ( \Add0~138  ))
// \Add0~746  = CARRY(( cnt_hs[179] ) + ( GND ) + ( \Add0~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[179]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~745_sumout ),
	.cout(\Add0~746 ),
	.shareout());
// synopsys translate_off
defparam \Add0~745 .extended_lut = "off";
defparam \Add0~745 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~745 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y42_N58
dffeas \cnt_hs[179] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~745_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[179]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[179] .is_wysiwyg = "true";
defparam \cnt_hs[179] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N0
cyclonev_lcell_comb \Add0~133 (
// Equation(s):
// \Add0~133_sumout  = SUM(( cnt_hs[180] ) + ( GND ) + ( \Add0~746  ))
// \Add0~134  = CARRY(( cnt_hs[180] ) + ( GND ) + ( \Add0~746  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[180]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~746 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~133_sumout ),
	.cout(\Add0~134 ),
	.shareout());
// synopsys translate_off
defparam \Add0~133 .extended_lut = "off";
defparam \Add0~133 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N2
dffeas \cnt_hs[180] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~133_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[180]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[180] .is_wysiwyg = "true";
defparam \cnt_hs[180] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N3
cyclonev_lcell_comb \Add0~741 (
// Equation(s):
// \Add0~741_sumout  = SUM(( cnt_hs[181] ) + ( GND ) + ( \Add0~134  ))
// \Add0~742  = CARRY(( cnt_hs[181] ) + ( GND ) + ( \Add0~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[181]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~741_sumout ),
	.cout(\Add0~742 ),
	.shareout());
// synopsys translate_off
defparam \Add0~741 .extended_lut = "off";
defparam \Add0~741 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~741 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N4
dffeas \cnt_hs[181] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~741_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[181]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[181] .is_wysiwyg = "true";
defparam \cnt_hs[181] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N6
cyclonev_lcell_comb \Add0~129 (
// Equation(s):
// \Add0~129_sumout  = SUM(( cnt_hs[182] ) + ( GND ) + ( \Add0~742  ))
// \Add0~130  = CARRY(( cnt_hs[182] ) + ( GND ) + ( \Add0~742  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[182]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~742 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~129_sumout ),
	.cout(\Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \Add0~129 .extended_lut = "off";
defparam \Add0~129 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N7
dffeas \cnt_hs[182] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~129_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[182]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[182] .is_wysiwyg = "true";
defparam \cnt_hs[182] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N9
cyclonev_lcell_comb \Add0~737 (
// Equation(s):
// \Add0~737_sumout  = SUM(( cnt_hs[183] ) + ( GND ) + ( \Add0~130  ))
// \Add0~738  = CARRY(( cnt_hs[183] ) + ( GND ) + ( \Add0~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[183]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~737_sumout ),
	.cout(\Add0~738 ),
	.shareout());
// synopsys translate_off
defparam \Add0~737 .extended_lut = "off";
defparam \Add0~737 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~737 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N10
dffeas \cnt_hs[183] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~737_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[183]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[183] .is_wysiwyg = "true";
defparam \cnt_hs[183] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N12
cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_sumout  = SUM(( cnt_hs[184] ) + ( GND ) + ( \Add0~738  ))
// \Add0~122  = CARRY(( cnt_hs[184] ) + ( GND ) + ( \Add0~738  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[184]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~738 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~121_sumout ),
	.cout(\Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N14
dffeas \cnt_hs[184] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[184]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[184] .is_wysiwyg = "true";
defparam \cnt_hs[184] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N15
cyclonev_lcell_comb \Add0~733 (
// Equation(s):
// \Add0~733_sumout  = SUM(( cnt_hs[185] ) + ( GND ) + ( \Add0~122  ))
// \Add0~734  = CARRY(( cnt_hs[185] ) + ( GND ) + ( \Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[185]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~733_sumout ),
	.cout(\Add0~734 ),
	.shareout());
// synopsys translate_off
defparam \Add0~733 .extended_lut = "off";
defparam \Add0~733 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~733 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N17
dffeas \cnt_hs[185] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~733_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[185]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[185] .is_wysiwyg = "true";
defparam \cnt_hs[185] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N18
cyclonev_lcell_comb \Add0~165 (
// Equation(s):
// \Add0~165_sumout  = SUM(( cnt_hs[186] ) + ( GND ) + ( \Add0~734  ))
// \Add0~166  = CARRY(( cnt_hs[186] ) + ( GND ) + ( \Add0~734  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[186]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~734 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~165_sumout ),
	.cout(\Add0~166 ),
	.shareout());
// synopsys translate_off
defparam \Add0~165 .extended_lut = "off";
defparam \Add0~165 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N19
dffeas \cnt_hs[186] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~165_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[186]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[186] .is_wysiwyg = "true";
defparam \cnt_hs[186] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N21
cyclonev_lcell_comb \Add0~757 (
// Equation(s):
// \Add0~757_sumout  = SUM(( cnt_hs[187] ) + ( GND ) + ( \Add0~166  ))
// \Add0~758  = CARRY(( cnt_hs[187] ) + ( GND ) + ( \Add0~166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[187]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~757_sumout ),
	.cout(\Add0~758 ),
	.shareout());
// synopsys translate_off
defparam \Add0~757 .extended_lut = "off";
defparam \Add0~757 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~757 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N22
dffeas \cnt_hs[187] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~757_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[187]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[187] .is_wysiwyg = "true";
defparam \cnt_hs[187] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N24
cyclonev_lcell_comb \Add0~161 (
// Equation(s):
// \Add0~161_sumout  = SUM(( cnt_hs[188] ) + ( GND ) + ( \Add0~758  ))
// \Add0~162  = CARRY(( cnt_hs[188] ) + ( GND ) + ( \Add0~758  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[188]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~758 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~161_sumout ),
	.cout(\Add0~162 ),
	.shareout());
// synopsys translate_off
defparam \Add0~161 .extended_lut = "off";
defparam \Add0~161 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N26
dffeas \cnt_hs[188] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~161_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[188]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[188] .is_wysiwyg = "true";
defparam \cnt_hs[188] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N27
cyclonev_lcell_comb \Add0~777 (
// Equation(s):
// \Add0~777_sumout  = SUM(( cnt_hs[189] ) + ( GND ) + ( \Add0~162  ))
// \Add0~778  = CARRY(( cnt_hs[189] ) + ( GND ) + ( \Add0~162  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[189]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~777_sumout ),
	.cout(\Add0~778 ),
	.shareout());
// synopsys translate_off
defparam \Add0~777 .extended_lut = "off";
defparam \Add0~777 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~777 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N28
dffeas \cnt_hs[189] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~777_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[189]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[189] .is_wysiwyg = "true";
defparam \cnt_hs[189] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N30
cyclonev_lcell_comb \Add0~157 (
// Equation(s):
// \Add0~157_sumout  = SUM(( cnt_hs[190] ) + ( GND ) + ( \Add0~778  ))
// \Add0~158  = CARRY(( cnt_hs[190] ) + ( GND ) + ( \Add0~778  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[190]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~778 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~157_sumout ),
	.cout(\Add0~158 ),
	.shareout());
// synopsys translate_off
defparam \Add0~157 .extended_lut = "off";
defparam \Add0~157 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N31
dffeas \cnt_hs[190] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~157_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[190]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[190] .is_wysiwyg = "true";
defparam \cnt_hs[190] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N33
cyclonev_lcell_comb \Add0~773 (
// Equation(s):
// \Add0~773_sumout  = SUM(( cnt_hs[191] ) + ( GND ) + ( \Add0~158  ))
// \Add0~774  = CARRY(( cnt_hs[191] ) + ( GND ) + ( \Add0~158  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[191]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~773_sumout ),
	.cout(\Add0~774 ),
	.shareout());
// synopsys translate_off
defparam \Add0~773 .extended_lut = "off";
defparam \Add0~773 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~773 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N34
dffeas \cnt_hs[191] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~773_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[191]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[191] .is_wysiwyg = "true";
defparam \cnt_hs[191] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N36
cyclonev_lcell_comb \Add0~153 (
// Equation(s):
// \Add0~153_sumout  = SUM(( cnt_hs[192] ) + ( GND ) + ( \Add0~774  ))
// \Add0~154  = CARRY(( cnt_hs[192] ) + ( GND ) + ( \Add0~774  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[192]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~774 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~153_sumout ),
	.cout(\Add0~154 ),
	.shareout());
// synopsys translate_off
defparam \Add0~153 .extended_lut = "off";
defparam \Add0~153 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N38
dffeas \cnt_hs[192] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~153_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[192]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[192] .is_wysiwyg = "true";
defparam \cnt_hs[192] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N39
cyclonev_lcell_comb \Add0~509 (
// Equation(s):
// \Add0~509_sumout  = SUM(( cnt_hs[193] ) + ( GND ) + ( \Add0~154  ))
// \Add0~510  = CARRY(( cnt_hs[193] ) + ( GND ) + ( \Add0~154  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[193]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~509_sumout ),
	.cout(\Add0~510 ),
	.shareout());
// synopsys translate_off
defparam \Add0~509 .extended_lut = "off";
defparam \Add0~509 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~509 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N40
dffeas \cnt_hs[193] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~509_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[193]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[193] .is_wysiwyg = "true";
defparam \cnt_hs[193] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N42
cyclonev_lcell_comb \Add0~149 (
// Equation(s):
// \Add0~149_sumout  = SUM(( cnt_hs[194] ) + ( GND ) + ( \Add0~510  ))
// \Add0~150  = CARRY(( cnt_hs[194] ) + ( GND ) + ( \Add0~510  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[194]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~510 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~149_sumout ),
	.cout(\Add0~150 ),
	.shareout());
// synopsys translate_off
defparam \Add0~149 .extended_lut = "off";
defparam \Add0~149 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N43
dffeas \cnt_hs[194] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~149_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[194]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[194] .is_wysiwyg = "true";
defparam \cnt_hs[194] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N45
cyclonev_lcell_comb \Add0~173 (
// Equation(s):
// \Add0~173_sumout  = SUM(( cnt_hs[195] ) + ( GND ) + ( \Add0~150  ))
// \Add0~174  = CARRY(( cnt_hs[195] ) + ( GND ) + ( \Add0~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[195]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~173_sumout ),
	.cout(\Add0~174 ),
	.shareout());
// synopsys translate_off
defparam \Add0~173 .extended_lut = "off";
defparam \Add0~173 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N46
dffeas \cnt_hs[195] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~173_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[195]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[195] .is_wysiwyg = "true";
defparam \cnt_hs[195] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N48
cyclonev_lcell_comb \Add0~505 (
// Equation(s):
// \Add0~505_sumout  = SUM(( cnt_hs[196] ) + ( GND ) + ( \Add0~174  ))
// \Add0~506  = CARRY(( cnt_hs[196] ) + ( GND ) + ( \Add0~174  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[196]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~505_sumout ),
	.cout(\Add0~506 ),
	.shareout());
// synopsys translate_off
defparam \Add0~505 .extended_lut = "off";
defparam \Add0~505 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~505 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N49
dffeas \cnt_hs[196] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~505_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[196]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[196] .is_wysiwyg = "true";
defparam \cnt_hs[196] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N51
cyclonev_lcell_comb \Add0~769 (
// Equation(s):
// \Add0~769_sumout  = SUM(( cnt_hs[197] ) + ( GND ) + ( \Add0~506  ))
// \Add0~770  = CARRY(( cnt_hs[197] ) + ( GND ) + ( \Add0~506  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[197]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~506 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~769_sumout ),
	.cout(\Add0~770 ),
	.shareout());
// synopsys translate_off
defparam \Add0~769 .extended_lut = "off";
defparam \Add0~769 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~769 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N53
dffeas \cnt_hs[197] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~769_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[197]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[197] .is_wysiwyg = "true";
defparam \cnt_hs[197] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N54
cyclonev_lcell_comb \Add0~501 (
// Equation(s):
// \Add0~501_sumout  = SUM(( cnt_hs[198] ) + ( GND ) + ( \Add0~770  ))
// \Add0~502  = CARRY(( cnt_hs[198] ) + ( GND ) + ( \Add0~770  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[198]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~770 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~501_sumout ),
	.cout(\Add0~502 ),
	.shareout());
// synopsys translate_off
defparam \Add0~501 .extended_lut = "off";
defparam \Add0~501 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~501 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N56
dffeas \cnt_hs[198] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~501_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[198]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[198] .is_wysiwyg = "true";
defparam \cnt_hs[198] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N57
cyclonev_lcell_comb \Add0~193 (
// Equation(s):
// \Add0~193_sumout  = SUM(( cnt_hs[199] ) + ( GND ) + ( \Add0~502  ))
// \Add0~194  = CARRY(( cnt_hs[199] ) + ( GND ) + ( \Add0~502  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[199]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~502 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~193_sumout ),
	.cout(\Add0~194 ),
	.shareout());
// synopsys translate_off
defparam \Add0~193 .extended_lut = "off";
defparam \Add0~193 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y41_N58
dffeas \cnt_hs[199] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~193_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[199]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[199] .is_wysiwyg = "true";
defparam \cnt_hs[199] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N0
cyclonev_lcell_comb \Add0~497 (
// Equation(s):
// \Add0~497_sumout  = SUM(( cnt_hs[200] ) + ( GND ) + ( \Add0~194  ))
// \Add0~498  = CARRY(( cnt_hs[200] ) + ( GND ) + ( \Add0~194  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[200]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~497_sumout ),
	.cout(\Add0~498 ),
	.shareout());
// synopsys translate_off
defparam \Add0~497 .extended_lut = "off";
defparam \Add0~497 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~497 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N2
dffeas \cnt_hs[200] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~497_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[200]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[200] .is_wysiwyg = "true";
defparam \cnt_hs[200] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N3
cyclonev_lcell_comb \Add0~765 (
// Equation(s):
// \Add0~765_sumout  = SUM(( cnt_hs[201] ) + ( GND ) + ( \Add0~498  ))
// \Add0~766  = CARRY(( cnt_hs[201] ) + ( GND ) + ( \Add0~498  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[201]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~498 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~765_sumout ),
	.cout(\Add0~766 ),
	.shareout());
// synopsys translate_off
defparam \Add0~765 .extended_lut = "off";
defparam \Add0~765 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~765 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N4
dffeas \cnt_hs[201] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~765_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[201]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[201] .is_wysiwyg = "true";
defparam \cnt_hs[201] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N6
cyclonev_lcell_comb \Add0~493 (
// Equation(s):
// \Add0~493_sumout  = SUM(( cnt_hs[202] ) + ( GND ) + ( \Add0~766  ))
// \Add0~494  = CARRY(( cnt_hs[202] ) + ( GND ) + ( \Add0~766  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[202]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~766 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~493_sumout ),
	.cout(\Add0~494 ),
	.shareout());
// synopsys translate_off
defparam \Add0~493 .extended_lut = "off";
defparam \Add0~493 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~493 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N8
dffeas \cnt_hs[202] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~493_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[202]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[202] .is_wysiwyg = "true";
defparam \cnt_hs[202] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N9
cyclonev_lcell_comb \Add0~189 (
// Equation(s):
// \Add0~189_sumout  = SUM(( cnt_hs[203] ) + ( GND ) + ( \Add0~494  ))
// \Add0~190  = CARRY(( cnt_hs[203] ) + ( GND ) + ( \Add0~494  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[203]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~494 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~189_sumout ),
	.cout(\Add0~190 ),
	.shareout());
// synopsys translate_off
defparam \Add0~189 .extended_lut = "off";
defparam \Add0~189 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N10
dffeas \cnt_hs[203] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~189_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[203]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[203] .is_wysiwyg = "true";
defparam \cnt_hs[203] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N12
cyclonev_lcell_comb \Add0~521 (
// Equation(s):
// \Add0~521_sumout  = SUM(( cnt_hs[204] ) + ( GND ) + ( \Add0~190  ))
// \Add0~522  = CARRY(( cnt_hs[204] ) + ( GND ) + ( \Add0~190  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[204]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~521_sumout ),
	.cout(\Add0~522 ),
	.shareout());
// synopsys translate_off
defparam \Add0~521 .extended_lut = "off";
defparam \Add0~521 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~521 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N14
dffeas \cnt_hs[204] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~521_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[204]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[204] .is_wysiwyg = "true";
defparam \cnt_hs[204] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N15
cyclonev_lcell_comb \Add0~761 (
// Equation(s):
// \Add0~761_sumout  = SUM(( cnt_hs[205] ) + ( GND ) + ( \Add0~522  ))
// \Add0~762  = CARRY(( cnt_hs[205] ) + ( GND ) + ( \Add0~522  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[205]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~522 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~761_sumout ),
	.cout(\Add0~762 ),
	.shareout());
// synopsys translate_off
defparam \Add0~761 .extended_lut = "off";
defparam \Add0~761 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~761 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N17
dffeas \cnt_hs[205] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~761_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[205]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[205] .is_wysiwyg = "true";
defparam \cnt_hs[205] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N18
cyclonev_lcell_comb \Add0~185 (
// Equation(s):
// \Add0~185_sumout  = SUM(( cnt_hs[206] ) + ( GND ) + ( \Add0~762  ))
// \Add0~186  = CARRY(( cnt_hs[206] ) + ( GND ) + ( \Add0~762  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[206]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~762 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~185_sumout ),
	.cout(\Add0~186 ),
	.shareout());
// synopsys translate_off
defparam \Add0~185 .extended_lut = "off";
defparam \Add0~185 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N19
dffeas \cnt_hs[206] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~185_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[206]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[206] .is_wysiwyg = "true";
defparam \cnt_hs[206] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N21
cyclonev_lcell_comb \Add0~753 (
// Equation(s):
// \Add0~753_sumout  = SUM(( cnt_hs[207] ) + ( GND ) + ( \Add0~186  ))
// \Add0~754  = CARRY(( cnt_hs[207] ) + ( GND ) + ( \Add0~186  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[207]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~753_sumout ),
	.cout(\Add0~754 ),
	.shareout());
// synopsys translate_off
defparam \Add0~753 .extended_lut = "off";
defparam \Add0~753 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~753 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N23
dffeas \cnt_hs[207] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~753_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[207]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[207] .is_wysiwyg = "true";
defparam \cnt_hs[207] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N24
cyclonev_lcell_comb \Add0~181 (
// Equation(s):
// \Add0~181_sumout  = SUM(( cnt_hs[208] ) + ( GND ) + ( \Add0~754  ))
// \Add0~182  = CARRY(( cnt_hs[208] ) + ( GND ) + ( \Add0~754  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[208]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~754 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~181_sumout ),
	.cout(\Add0~182 ),
	.shareout());
// synopsys translate_off
defparam \Add0~181 .extended_lut = "off";
defparam \Add0~181 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N25
dffeas \cnt_hs[208] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~181_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[208]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[208] .is_wysiwyg = "true";
defparam \cnt_hs[208] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N27
cyclonev_lcell_comb \Add0~797 (
// Equation(s):
// \Add0~797_sumout  = SUM(( cnt_hs[209] ) + ( GND ) + ( \Add0~182  ))
// \Add0~798  = CARRY(( cnt_hs[209] ) + ( GND ) + ( \Add0~182  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[209]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~797_sumout ),
	.cout(\Add0~798 ),
	.shareout());
// synopsys translate_off
defparam \Add0~797 .extended_lut = "off";
defparam \Add0~797 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~797 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N29
dffeas \cnt_hs[209] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~797_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[209]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[209] .is_wysiwyg = "true";
defparam \cnt_hs[209] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N30
cyclonev_lcell_comb \Add0~177 (
// Equation(s):
// \Add0~177_sumout  = SUM(( cnt_hs[210] ) + ( GND ) + ( \Add0~798  ))
// \Add0~178  = CARRY(( cnt_hs[210] ) + ( GND ) + ( \Add0~798  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[210]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~798 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~177_sumout ),
	.cout(\Add0~178 ),
	.shareout());
// synopsys translate_off
defparam \Add0~177 .extended_lut = "off";
defparam \Add0~177 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N31
dffeas \cnt_hs[210] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~177_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[210]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[210] .is_wysiwyg = "true";
defparam \cnt_hs[210] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N33
cyclonev_lcell_comb \Add0~793 (
// Equation(s):
// \Add0~793_sumout  = SUM(( cnt_hs[211] ) + ( GND ) + ( \Add0~178  ))
// \Add0~794  = CARRY(( cnt_hs[211] ) + ( GND ) + ( \Add0~178  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[211]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~793_sumout ),
	.cout(\Add0~794 ),
	.shareout());
// synopsys translate_off
defparam \Add0~793 .extended_lut = "off";
defparam \Add0~793 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~793 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N35
dffeas \cnt_hs[211] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~793_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[211]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[211] .is_wysiwyg = "true";
defparam \cnt_hs[211] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N36
cyclonev_lcell_comb \Add0~169 (
// Equation(s):
// \Add0~169_sumout  = SUM(( cnt_hs[212] ) + ( GND ) + ( \Add0~794  ))
// \Add0~170  = CARRY(( cnt_hs[212] ) + ( GND ) + ( \Add0~794  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[212]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~794 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~169_sumout ),
	.cout(\Add0~170 ),
	.shareout());
// synopsys translate_off
defparam \Add0~169 .extended_lut = "off";
defparam \Add0~169 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N37
dffeas \cnt_hs[212] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~169_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[212]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[212] .is_wysiwyg = "true";
defparam \cnt_hs[212] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N39
cyclonev_lcell_comb \Add0~789 (
// Equation(s):
// \Add0~789_sumout  = SUM(( cnt_hs[213] ) + ( GND ) + ( \Add0~170  ))
// \Add0~790  = CARRY(( cnt_hs[213] ) + ( GND ) + ( \Add0~170  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[213]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~789_sumout ),
	.cout(\Add0~790 ),
	.shareout());
// synopsys translate_off
defparam \Add0~789 .extended_lut = "off";
defparam \Add0~789 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~789 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N40
dffeas \cnt_hs[213] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~789_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[213]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[213] .is_wysiwyg = "true";
defparam \cnt_hs[213] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N42
cyclonev_lcell_comb \Add0~213 (
// Equation(s):
// \Add0~213_sumout  = SUM(( cnt_hs[214] ) + ( GND ) + ( \Add0~790  ))
// \Add0~214  = CARRY(( cnt_hs[214] ) + ( GND ) + ( \Add0~790  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[214]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~790 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~213_sumout ),
	.cout(\Add0~214 ),
	.shareout());
// synopsys translate_off
defparam \Add0~213 .extended_lut = "off";
defparam \Add0~213 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N43
dffeas \cnt_hs[214] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~213_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[214]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[214] .is_wysiwyg = "true";
defparam \cnt_hs[214] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N45
cyclonev_lcell_comb \Add0~785 (
// Equation(s):
// \Add0~785_sumout  = SUM(( cnt_hs[215] ) + ( GND ) + ( \Add0~214  ))
// \Add0~786  = CARRY(( cnt_hs[215] ) + ( GND ) + ( \Add0~214  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[215]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~785_sumout ),
	.cout(\Add0~786 ),
	.shareout());
// synopsys translate_off
defparam \Add0~785 .extended_lut = "off";
defparam \Add0~785 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~785 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N47
dffeas \cnt_hs[215] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~785_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[215]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[215] .is_wysiwyg = "true";
defparam \cnt_hs[215] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N48
cyclonev_lcell_comb \Add0~209 (
// Equation(s):
// \Add0~209_sumout  = SUM(( cnt_hs[216] ) + ( GND ) + ( \Add0~786  ))
// \Add0~210  = CARRY(( cnt_hs[216] ) + ( GND ) + ( \Add0~786  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[216]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~786 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~209_sumout ),
	.cout(\Add0~210 ),
	.shareout());
// synopsys translate_off
defparam \Add0~209 .extended_lut = "off";
defparam \Add0~209 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N49
dffeas \cnt_hs[216] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~209_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[216]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[216] .is_wysiwyg = "true";
defparam \cnt_hs[216] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N51
cyclonev_lcell_comb \Add0~781 (
// Equation(s):
// \Add0~781_sumout  = SUM(( cnt_hs[217] ) + ( GND ) + ( \Add0~210  ))
// \Add0~782  = CARRY(( cnt_hs[217] ) + ( GND ) + ( \Add0~210  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[217]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~781_sumout ),
	.cout(\Add0~782 ),
	.shareout());
// synopsys translate_off
defparam \Add0~781 .extended_lut = "off";
defparam \Add0~781 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~781 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N53
dffeas \cnt_hs[217] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~781_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[217]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[217] .is_wysiwyg = "true";
defparam \cnt_hs[217] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N54
cyclonev_lcell_comb \Add0~205 (
// Equation(s):
// \Add0~205_sumout  = SUM(( cnt_hs[218] ) + ( GND ) + ( \Add0~782  ))
// \Add0~206  = CARRY(( cnt_hs[218] ) + ( GND ) + ( \Add0~782  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[218]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~782 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~205_sumout ),
	.cout(\Add0~206 ),
	.shareout());
// synopsys translate_off
defparam \Add0~205 .extended_lut = "off";
defparam \Add0~205 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N55
dffeas \cnt_hs[218] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~205_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[218]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[218] .is_wysiwyg = "true";
defparam \cnt_hs[218] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N57
cyclonev_lcell_comb \Add0~809 (
// Equation(s):
// \Add0~809_sumout  = SUM(( cnt_hs[219] ) + ( GND ) + ( \Add0~206  ))
// \Add0~810  = CARRY(( cnt_hs[219] ) + ( GND ) + ( \Add0~206  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[219]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~809_sumout ),
	.cout(\Add0~810 ),
	.shareout());
// synopsys translate_off
defparam \Add0~809 .extended_lut = "off";
defparam \Add0~809 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~809 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y40_N59
dffeas \cnt_hs[219] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~809_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[219]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[219] .is_wysiwyg = "true";
defparam \cnt_hs[219] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N0
cyclonev_lcell_comb \Add0~201 (
// Equation(s):
// \Add0~201_sumout  = SUM(( cnt_hs[220] ) + ( GND ) + ( \Add0~810  ))
// \Add0~202  = CARRY(( cnt_hs[220] ) + ( GND ) + ( \Add0~810  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[220]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~810 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~201_sumout ),
	.cout(\Add0~202 ),
	.shareout());
// synopsys translate_off
defparam \Add0~201 .extended_lut = "off";
defparam \Add0~201 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N1
dffeas \cnt_hs[220] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~201_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[220]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[220] .is_wysiwyg = "true";
defparam \cnt_hs[220] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N3
cyclonev_lcell_comb \Add0~805 (
// Equation(s):
// \Add0~805_sumout  = SUM(( cnt_hs[221] ) + ( GND ) + ( \Add0~202  ))
// \Add0~806  = CARRY(( cnt_hs[221] ) + ( GND ) + ( \Add0~202  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[221]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~805_sumout ),
	.cout(\Add0~806 ),
	.shareout());
// synopsys translate_off
defparam \Add0~805 .extended_lut = "off";
defparam \Add0~805 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~805 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N5
dffeas \cnt_hs[221] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~805_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[221]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[221] .is_wysiwyg = "true";
defparam \cnt_hs[221] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N6
cyclonev_lcell_comb \Add0~197 (
// Equation(s):
// \Add0~197_sumout  = SUM(( cnt_hs[222] ) + ( GND ) + ( \Add0~806  ))
// \Add0~198  = CARRY(( cnt_hs[222] ) + ( GND ) + ( \Add0~806  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[222]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~806 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~197_sumout ),
	.cout(\Add0~198 ),
	.shareout());
// synopsys translate_off
defparam \Add0~197 .extended_lut = "off";
defparam \Add0~197 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N7
dffeas \cnt_hs[222] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~197_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[222]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[222] .is_wysiwyg = "true";
defparam \cnt_hs[222] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N9
cyclonev_lcell_comb \Add0~845 (
// Equation(s):
// \Add0~845_sumout  = SUM(( cnt_hs[223] ) + ( GND ) + ( \Add0~198  ))
// \Add0~846  = CARRY(( cnt_hs[223] ) + ( GND ) + ( \Add0~198  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[223]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~845_sumout ),
	.cout(\Add0~846 ),
	.shareout());
// synopsys translate_off
defparam \Add0~845 .extended_lut = "off";
defparam \Add0~845 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~845 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N10
dffeas \cnt_hs[223] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~845_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[223]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[223] .is_wysiwyg = "true";
defparam \cnt_hs[223] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N12
cyclonev_lcell_comb \Add0~225 (
// Equation(s):
// \Add0~225_sumout  = SUM(( cnt_hs[224] ) + ( GND ) + ( \Add0~846  ))
// \Add0~226  = CARRY(( cnt_hs[224] ) + ( GND ) + ( \Add0~846  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[224]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~846 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~225_sumout ),
	.cout(\Add0~226 ),
	.shareout());
// synopsys translate_off
defparam \Add0~225 .extended_lut = "off";
defparam \Add0~225 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N13
dffeas \cnt_hs[224] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~225_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[224]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[224] .is_wysiwyg = "true";
defparam \cnt_hs[224] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N18
cyclonev_lcell_comb \always0~54 (
// Equation(s):
// \always0~54_combout  = ( !cnt_hs[224] & ( !cnt_hs[199] & ( (!cnt_hs[210] & (!cnt_hs[208] & (!cnt_hs[203] & !cnt_hs[206]))) ) ) )

	.dataa(!cnt_hs[210]),
	.datab(!cnt_hs[208]),
	.datac(!cnt_hs[203]),
	.datad(!cnt_hs[206]),
	.datae(!cnt_hs[224]),
	.dataf(!cnt_hs[199]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~54 .extended_lut = "off";
defparam \always0~54 .lut_mask = 64'h8000000000000000;
defparam \always0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N15
cyclonev_lcell_comb \Add0~517 (
// Equation(s):
// \Add0~517_sumout  = SUM(( cnt_hs[225] ) + ( GND ) + ( \Add0~226  ))
// \Add0~518  = CARRY(( cnt_hs[225] ) + ( GND ) + ( \Add0~226  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[225]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~226 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~517_sumout ),
	.cout(\Add0~518 ),
	.shareout());
// synopsys translate_off
defparam \Add0~517 .extended_lut = "off";
defparam \Add0~517 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~517 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N16
dffeas \cnt_hs[225] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~517_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[225]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[225] .is_wysiwyg = "true";
defparam \cnt_hs[225] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N18
cyclonev_lcell_comb \Add0~557 (
// Equation(s):
// \Add0~557_sumout  = SUM(( cnt_hs[226] ) + ( GND ) + ( \Add0~518  ))
// \Add0~558  = CARRY(( cnt_hs[226] ) + ( GND ) + ( \Add0~518  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[226]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~518 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~557_sumout ),
	.cout(\Add0~558 ),
	.shareout());
// synopsys translate_off
defparam \Add0~557 .extended_lut = "off";
defparam \Add0~557 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~557 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N19
dffeas \cnt_hs[226] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~557_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[226]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[226] .is_wysiwyg = "true";
defparam \cnt_hs[226] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N21
cyclonev_lcell_comb \Add0~221 (
// Equation(s):
// \Add0~221_sumout  = SUM(( cnt_hs[227] ) + ( GND ) + ( \Add0~558  ))
// \Add0~222  = CARRY(( cnt_hs[227] ) + ( GND ) + ( \Add0~558  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[227]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~558 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~221_sumout ),
	.cout(\Add0~222 ),
	.shareout());
// synopsys translate_off
defparam \Add0~221 .extended_lut = "off";
defparam \Add0~221 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N22
dffeas \cnt_hs[227] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~221_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[227]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[227] .is_wysiwyg = "true";
defparam \cnt_hs[227] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N24
cyclonev_lcell_comb \Add0~553 (
// Equation(s):
// \Add0~553_sumout  = SUM(( cnt_hs[228] ) + ( GND ) + ( \Add0~222  ))
// \Add0~554  = CARRY(( cnt_hs[228] ) + ( GND ) + ( \Add0~222  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[228]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~553_sumout ),
	.cout(\Add0~554 ),
	.shareout());
// synopsys translate_off
defparam \Add0~553 .extended_lut = "off";
defparam \Add0~553 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~553 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N25
dffeas \cnt_hs[228] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~553_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[228]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[228] .is_wysiwyg = "true";
defparam \cnt_hs[228] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N27
cyclonev_lcell_comb \Add0~841 (
// Equation(s):
// \Add0~841_sumout  = SUM(( cnt_hs[229] ) + ( GND ) + ( \Add0~554  ))
// \Add0~842  = CARRY(( cnt_hs[229] ) + ( GND ) + ( \Add0~554  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[229]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~554 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~841_sumout ),
	.cout(\Add0~842 ),
	.shareout());
// synopsys translate_off
defparam \Add0~841 .extended_lut = "off";
defparam \Add0~841 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~841 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N28
dffeas \cnt_hs[229] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~841_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[229]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[229] .is_wysiwyg = "true";
defparam \cnt_hs[229] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N30
cyclonev_lcell_comb \Add0~549 (
// Equation(s):
// \Add0~549_sumout  = SUM(( cnt_hs[230] ) + ( GND ) + ( \Add0~842  ))
// \Add0~550  = CARRY(( cnt_hs[230] ) + ( GND ) + ( \Add0~842  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[230]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~842 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~549_sumout ),
	.cout(\Add0~550 ),
	.shareout());
// synopsys translate_off
defparam \Add0~549 .extended_lut = "off";
defparam \Add0~549 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~549 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N31
dffeas \cnt_hs[230] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~549_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[230]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[230] .is_wysiwyg = "true";
defparam \cnt_hs[230] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N33
cyclonev_lcell_comb \Add0~837 (
// Equation(s):
// \Add0~837_sumout  = SUM(( cnt_hs[231] ) + ( GND ) + ( \Add0~550  ))
// \Add0~838  = CARRY(( cnt_hs[231] ) + ( GND ) + ( \Add0~550  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[231]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~550 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~837_sumout ),
	.cout(\Add0~838 ),
	.shareout());
// synopsys translate_off
defparam \Add0~837 .extended_lut = "off";
defparam \Add0~837 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~837 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N34
dffeas \cnt_hs[231] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~837_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[231]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[231] .is_wysiwyg = "true";
defparam \cnt_hs[231] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N36
cyclonev_lcell_comb \Add0~261 (
// Equation(s):
// \Add0~261_sumout  = SUM(( cnt_hs[232] ) + ( GND ) + ( \Add0~838  ))
// \Add0~262  = CARRY(( cnt_hs[232] ) + ( GND ) + ( \Add0~838  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[232]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~838 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~261_sumout ),
	.cout(\Add0~262 ),
	.shareout());
// synopsys translate_off
defparam \Add0~261 .extended_lut = "off";
defparam \Add0~261 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N37
dffeas \cnt_hs[232] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~261_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[232]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[232] .is_wysiwyg = "true";
defparam \cnt_hs[232] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N39
cyclonev_lcell_comb \Add0~833 (
// Equation(s):
// \Add0~833_sumout  = SUM(( cnt_hs[233] ) + ( GND ) + ( \Add0~262  ))
// \Add0~834  = CARRY(( cnt_hs[233] ) + ( GND ) + ( \Add0~262  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[233]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~262 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~833_sumout ),
	.cout(\Add0~834 ),
	.shareout());
// synopsys translate_off
defparam \Add0~833 .extended_lut = "off";
defparam \Add0~833 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~833 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N40
dffeas \cnt_hs[233] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~833_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[233]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[233] .is_wysiwyg = "true";
defparam \cnt_hs[233] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N42
cyclonev_lcell_comb \Add0~257 (
// Equation(s):
// \Add0~257_sumout  = SUM(( cnt_hs[234] ) + ( GND ) + ( \Add0~834  ))
// \Add0~258  = CARRY(( cnt_hs[234] ) + ( GND ) + ( \Add0~834  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[234]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~834 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~257_sumout ),
	.cout(\Add0~258 ),
	.shareout());
// synopsys translate_off
defparam \Add0~257 .extended_lut = "off";
defparam \Add0~257 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N43
dffeas \cnt_hs[234] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~257_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[234]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[234] .is_wysiwyg = "true";
defparam \cnt_hs[234] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N45
cyclonev_lcell_comb \Add0~801 (
// Equation(s):
// \Add0~801_sumout  = SUM(( cnt_hs[235] ) + ( GND ) + ( \Add0~258  ))
// \Add0~802  = CARRY(( cnt_hs[235] ) + ( GND ) + ( \Add0~258  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[235]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~258 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~801_sumout ),
	.cout(\Add0~802 ),
	.shareout());
// synopsys translate_off
defparam \Add0~801 .extended_lut = "off";
defparam \Add0~801 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~801 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N46
dffeas \cnt_hs[235] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~801_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[235]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[235] .is_wysiwyg = "true";
defparam \cnt_hs[235] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N48
cyclonev_lcell_comb \Add0~253 (
// Equation(s):
// \Add0~253_sumout  = SUM(( cnt_hs[236] ) + ( GND ) + ( \Add0~802  ))
// \Add0~254  = CARRY(( cnt_hs[236] ) + ( GND ) + ( \Add0~802  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[236]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~802 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~253_sumout ),
	.cout(\Add0~254 ),
	.shareout());
// synopsys translate_off
defparam \Add0~253 .extended_lut = "off";
defparam \Add0~253 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~253 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N49
dffeas \cnt_hs[236] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~253_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[236]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[236] .is_wysiwyg = "true";
defparam \cnt_hs[236] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N51
cyclonev_lcell_comb \Add0~829 (
// Equation(s):
// \Add0~829_sumout  = SUM(( cnt_hs[237] ) + ( GND ) + ( \Add0~254  ))
// \Add0~830  = CARRY(( cnt_hs[237] ) + ( GND ) + ( \Add0~254  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[237]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~254 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~829_sumout ),
	.cout(\Add0~830 ),
	.shareout());
// synopsys translate_off
defparam \Add0~829 .extended_lut = "off";
defparam \Add0~829 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~829 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N52
dffeas \cnt_hs[237] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~829_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[237]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[237] .is_wysiwyg = "true";
defparam \cnt_hs[237] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N54
cyclonev_lcell_comb \Add0~249 (
// Equation(s):
// \Add0~249_sumout  = SUM(( cnt_hs[238] ) + ( GND ) + ( \Add0~830  ))
// \Add0~250  = CARRY(( cnt_hs[238] ) + ( GND ) + ( \Add0~830  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[238]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~830 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~249_sumout ),
	.cout(\Add0~250 ),
	.shareout());
// synopsys translate_off
defparam \Add0~249 .extended_lut = "off";
defparam \Add0~249 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N56
dffeas \cnt_hs[238] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~249_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[238]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[238] .is_wysiwyg = "true";
defparam \cnt_hs[238] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N57
cyclonev_lcell_comb \Add0~825 (
// Equation(s):
// \Add0~825_sumout  = SUM(( cnt_hs[239] ) + ( GND ) + ( \Add0~250  ))
// \Add0~826  = CARRY(( cnt_hs[239] ) + ( GND ) + ( \Add0~250  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[239]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~250 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~825_sumout ),
	.cout(\Add0~826 ),
	.shareout());
// synopsys translate_off
defparam \Add0~825 .extended_lut = "off";
defparam \Add0~825 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~825 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N58
dffeas \cnt_hs[239] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~825_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[239]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[239] .is_wysiwyg = "true";
defparam \cnt_hs[239] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N0
cyclonev_lcell_comb \Add0~217 (
// Equation(s):
// \Add0~217_sumout  = SUM(( cnt_hs[240] ) + ( GND ) + ( \Add0~826  ))
// \Add0~218  = CARRY(( cnt_hs[240] ) + ( GND ) + ( \Add0~826  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[240]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~826 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~217_sumout ),
	.cout(\Add0~218 ),
	.shareout());
// synopsys translate_off
defparam \Add0~217 .extended_lut = "off";
defparam \Add0~217 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N2
dffeas \cnt_hs[240] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~217_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[240]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[240] .is_wysiwyg = "true";
defparam \cnt_hs[240] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N51
cyclonev_lcell_comb \always0~55 (
// Equation(s):
// \always0~55_combout  = ( !cnt_hs[195] & ( (!cnt_hs[227] & !cnt_hs[240]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!cnt_hs[227]),
	.datad(!cnt_hs[240]),
	.datae(gnd),
	.dataf(!cnt_hs[195]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~55 .extended_lut = "off";
defparam \always0~55 .lut_mask = 64'hF000F00000000000;
defparam \always0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N6
cyclonev_lcell_comb \always0~9 (
// Equation(s):
// \always0~9_combout  = ( !cnt_hs[234] & ( !cnt_hs[238] & ( (!cnt_hs[236] & !cnt_hs[232]) ) ) )

	.dataa(!cnt_hs[236]),
	.datab(gnd),
	.datac(!cnt_hs[232]),
	.datad(gnd),
	.datae(!cnt_hs[234]),
	.dataf(!cnt_hs[238]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~9 .extended_lut = "off";
defparam \always0~9 .lut_mask = 64'hA0A0000000000000;
defparam \always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N0
cyclonev_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = ( !cnt_hs[220] & ( !cnt_hs[222] & ( (!cnt_hs[218] & (!cnt_hs[216] & !cnt_hs[214])) ) ) )

	.dataa(!cnt_hs[218]),
	.datab(!cnt_hs[216]),
	.datac(!cnt_hs[214]),
	.datad(gnd),
	.datae(!cnt_hs[220]),
	.dataf(!cnt_hs[222]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~7 .extended_lut = "off";
defparam \always0~7 .lut_mask = 64'h8080000000000000;
defparam \always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N3
cyclonev_lcell_comb \Add0~545 (
// Equation(s):
// \Add0~545_sumout  = SUM(( cnt_hs[241] ) + ( GND ) + ( \Add0~218  ))
// \Add0~546  = CARRY(( cnt_hs[241] ) + ( GND ) + ( \Add0~218  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[241]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~545_sumout ),
	.cout(\Add0~546 ),
	.shareout());
// synopsys translate_off
defparam \Add0~545 .extended_lut = "off";
defparam \Add0~545 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~545 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N4
dffeas \cnt_hs[241] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~545_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[241]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[241] .is_wysiwyg = "true";
defparam \cnt_hs[241] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N6
cyclonev_lcell_comb \Add0~513 (
// Equation(s):
// \Add0~513_sumout  = SUM(( cnt_hs[242] ) + ( GND ) + ( \Add0~546  ))
// \Add0~514  = CARRY(( cnt_hs[242] ) + ( GND ) + ( \Add0~546  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[242]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~546 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~513_sumout ),
	.cout(\Add0~514 ),
	.shareout());
// synopsys translate_off
defparam \Add0~513 .extended_lut = "off";
defparam \Add0~513 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~513 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N8
dffeas \cnt_hs[242] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~513_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[242]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[242] .is_wysiwyg = "true";
defparam \cnt_hs[242] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N9
cyclonev_lcell_comb \Add0~245 (
// Equation(s):
// \Add0~245_sumout  = SUM(( cnt_hs[243] ) + ( GND ) + ( \Add0~514  ))
// \Add0~246  = CARRY(( cnt_hs[243] ) + ( GND ) + ( \Add0~514  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[243]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~514 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~245_sumout ),
	.cout(\Add0~246 ),
	.shareout());
// synopsys translate_off
defparam \Add0~245 .extended_lut = "off";
defparam \Add0~245 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N11
dffeas \cnt_hs[243] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~245_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[243]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[243] .is_wysiwyg = "true";
defparam \cnt_hs[243] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N12
cyclonev_lcell_comb \Add0~541 (
// Equation(s):
// \Add0~541_sumout  = SUM(( cnt_hs[244] ) + ( GND ) + ( \Add0~246  ))
// \Add0~542  = CARRY(( cnt_hs[244] ) + ( GND ) + ( \Add0~246  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[244]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~246 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~541_sumout ),
	.cout(\Add0~542 ),
	.shareout());
// synopsys translate_off
defparam \Add0~541 .extended_lut = "off";
defparam \Add0~541 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N14
dffeas \cnt_hs[244] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~541_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[244]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[244] .is_wysiwyg = "true";
defparam \cnt_hs[244] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N15
cyclonev_lcell_comb \Add0~821 (
// Equation(s):
// \Add0~821_sumout  = SUM(( cnt_hs[245] ) + ( GND ) + ( \Add0~542  ))
// \Add0~822  = CARRY(( cnt_hs[245] ) + ( GND ) + ( \Add0~542  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[245]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~542 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~821_sumout ),
	.cout(\Add0~822 ),
	.shareout());
// synopsys translate_off
defparam \Add0~821 .extended_lut = "off";
defparam \Add0~821 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~821 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N16
dffeas \cnt_hs[245] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~821_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[245]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[245] .is_wysiwyg = "true";
defparam \cnt_hs[245] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N18
cyclonev_lcell_comb \Add0~241 (
// Equation(s):
// \Add0~241_sumout  = SUM(( cnt_hs[246] ) + ( GND ) + ( \Add0~822  ))
// \Add0~242  = CARRY(( cnt_hs[246] ) + ( GND ) + ( \Add0~822  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[246]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~822 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~241_sumout ),
	.cout(\Add0~242 ),
	.shareout());
// synopsys translate_off
defparam \Add0~241 .extended_lut = "off";
defparam \Add0~241 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N20
dffeas \cnt_hs[246] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~241_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[246]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[246] .is_wysiwyg = "true";
defparam \cnt_hs[246] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N21
cyclonev_lcell_comb \Add0~817 (
// Equation(s):
// \Add0~817_sumout  = SUM(( cnt_hs[247] ) + ( GND ) + ( \Add0~242  ))
// \Add0~818  = CARRY(( cnt_hs[247] ) + ( GND ) + ( \Add0~242  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[247]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~817_sumout ),
	.cout(\Add0~818 ),
	.shareout());
// synopsys translate_off
defparam \Add0~817 .extended_lut = "off";
defparam \Add0~817 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~817 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N22
dffeas \cnt_hs[247] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~817_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[247]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[247] .is_wysiwyg = "true";
defparam \cnt_hs[247] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N24
cyclonev_lcell_comb \Add0~237 (
// Equation(s):
// \Add0~237_sumout  = SUM(( cnt_hs[248] ) + ( GND ) + ( \Add0~818  ))
// \Add0~238  = CARRY(( cnt_hs[248] ) + ( GND ) + ( \Add0~818  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[248]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~818 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~237_sumout ),
	.cout(\Add0~238 ),
	.shareout());
// synopsys translate_off
defparam \Add0~237 .extended_lut = "off";
defparam \Add0~237 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N26
dffeas \cnt_hs[248] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~237_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[248]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[248] .is_wysiwyg = "true";
defparam \cnt_hs[248] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N27
cyclonev_lcell_comb \Add0~537 (
// Equation(s):
// \Add0~537_sumout  = SUM(( cnt_hs[249] ) + ( GND ) + ( \Add0~238  ))
// \Add0~538  = CARRY(( cnt_hs[249] ) + ( GND ) + ( \Add0~238  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[249]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~238 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~537_sumout ),
	.cout(\Add0~538 ),
	.shareout());
// synopsys translate_off
defparam \Add0~537 .extended_lut = "off";
defparam \Add0~537 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~537 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N29
dffeas \cnt_hs[249] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~537_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[249]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[249] .is_wysiwyg = "true";
defparam \cnt_hs[249] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N30
cyclonev_lcell_comb \Add0~533 (
// Equation(s):
// \Add0~533_sumout  = SUM(( cnt_hs[250] ) + ( GND ) + ( \Add0~538  ))
// \Add0~534  = CARRY(( cnt_hs[250] ) + ( GND ) + ( \Add0~538  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[250]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~538 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~533_sumout ),
	.cout(\Add0~534 ),
	.shareout());
// synopsys translate_off
defparam \Add0~533 .extended_lut = "off";
defparam \Add0~533 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~533 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N31
dffeas \cnt_hs[250] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~533_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[250]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[250] .is_wysiwyg = "true";
defparam \cnt_hs[250] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N33
cyclonev_lcell_comb \Add0~813 (
// Equation(s):
// \Add0~813_sumout  = SUM(( cnt_hs[251] ) + ( GND ) + ( \Add0~534  ))
// \Add0~814  = CARRY(( cnt_hs[251] ) + ( GND ) + ( \Add0~534  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[251]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~534 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~813_sumout ),
	.cout(\Add0~814 ),
	.shareout());
// synopsys translate_off
defparam \Add0~813 .extended_lut = "off";
defparam \Add0~813 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~813 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N34
dffeas \cnt_hs[251] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~813_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[251]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[251] .is_wysiwyg = "true";
defparam \cnt_hs[251] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N36
cyclonev_lcell_comb \Add0~233 (
// Equation(s):
// \Add0~233_sumout  = SUM(( cnt_hs[252] ) + ( GND ) + ( \Add0~814  ))
// \Add0~234  = CARRY(( cnt_hs[252] ) + ( GND ) + ( \Add0~814  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[252]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~814 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~233_sumout ),
	.cout(\Add0~234 ),
	.shareout());
// synopsys translate_off
defparam \Add0~233 .extended_lut = "off";
defparam \Add0~233 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N38
dffeas \cnt_hs[252] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~233_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[252]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[252] .is_wysiwyg = "true";
defparam \cnt_hs[252] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N39
cyclonev_lcell_comb \Add0~529 (
// Equation(s):
// \Add0~529_sumout  = SUM(( cnt_hs[253] ) + ( GND ) + ( \Add0~234  ))
// \Add0~530  = CARRY(( cnt_hs[253] ) + ( GND ) + ( \Add0~234  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[253]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~529_sumout ),
	.cout(\Add0~530 ),
	.shareout());
// synopsys translate_off
defparam \Add0~529 .extended_lut = "off";
defparam \Add0~529 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~529 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N41
dffeas \cnt_hs[253] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~529_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[253]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[253] .is_wysiwyg = "true";
defparam \cnt_hs[253] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N42
cyclonev_lcell_comb \Add0~229 (
// Equation(s):
// \Add0~229_sumout  = SUM(( cnt_hs[254] ) + ( GND ) + ( \Add0~530  ))
// \Add0~230  = CARRY(( cnt_hs[254] ) + ( GND ) + ( \Add0~530  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[254]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~530 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~229_sumout ),
	.cout(\Add0~230 ),
	.shareout());
// synopsys translate_off
defparam \Add0~229 .extended_lut = "off";
defparam \Add0~229 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N44
dffeas \cnt_hs[254] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~229_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[254]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[254] .is_wysiwyg = "true";
defparam \cnt_hs[254] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N48
cyclonev_lcell_comb \always0~8 (
// Equation(s):
// \always0~8_combout  = ( !cnt_hs[254] & ( (!cnt_hs[248] & (!cnt_hs[243] & (!cnt_hs[246] & !cnt_hs[252]))) ) )

	.dataa(!cnt_hs[248]),
	.datab(!cnt_hs[243]),
	.datac(!cnt_hs[246]),
	.datad(!cnt_hs[252]),
	.datae(gnd),
	.dataf(!cnt_hs[254]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~8 .extended_lut = "off";
defparam \always0~8 .lut_mask = 64'h8000800000000000;
defparam \always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N48
cyclonev_lcell_comb \always0~10 (
// Equation(s):
// \always0~10_combout  = ( \always0~7_combout  & ( \always0~8_combout  & ( (\always0~54_combout  & (!cnt_hs[212] & (\always0~55_combout  & \always0~9_combout ))) ) ) )

	.dataa(!\always0~54_combout ),
	.datab(!cnt_hs[212]),
	.datac(!\always0~55_combout ),
	.datad(!\always0~9_combout ),
	.datae(!\always0~7_combout ),
	.dataf(!\always0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~10 .extended_lut = "off";
defparam \always0~10 .lut_mask = 64'h0000000000000004;
defparam \always0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N30
cyclonev_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = ( !cnt_hs[190] & ( !cnt_hs[188] & ( (!cnt_hs[186] & (!cnt_hs[194] & !cnt_hs[192])) ) ) )

	.dataa(!cnt_hs[186]),
	.datab(!cnt_hs[194]),
	.datac(!cnt_hs[192]),
	.datad(gnd),
	.datae(!cnt_hs[190]),
	.dataf(!cnt_hs[188]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~6 .extended_lut = "off";
defparam \always0~6 .lut_mask = 64'h8080000000000000;
defparam \always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N24
cyclonev_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = ( !cnt_hs[174] & ( !cnt_hs[182] & ( (!cnt_hs[180] & (!cnt_hs[176] & !cnt_hs[178])) ) ) )

	.dataa(!cnt_hs[180]),
	.datab(!cnt_hs[176]),
	.datac(!cnt_hs[178]),
	.datad(gnd),
	.datae(!cnt_hs[174]),
	.dataf(!cnt_hs[182]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~5 .extended_lut = "off";
defparam \always0~5 .lut_mask = 64'h8080000000000000;
defparam \always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N42
cyclonev_lcell_comb \always0~11 (
// Equation(s):
// \always0~11_combout  = ( !cnt_hs[184] & ( \always0~5_combout  & ( (\always0~10_combout  & (\always0~6_combout  & !cnt_hs[172])) ) ) )

	.dataa(!\always0~10_combout ),
	.datab(!\always0~6_combout ),
	.datac(!cnt_hs[172]),
	.datad(gnd),
	.datae(!cnt_hs[184]),
	.dataf(!\always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~11 .extended_lut = "off";
defparam \always0~11 .lut_mask = 64'h0000000010100000;
defparam \always0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N57
cyclonev_lcell_comb \always0~49 (
// Equation(s):
// \always0~49_combout  = ( !cnt_hs[187] & ( (!cnt_hs[235] & !cnt_hs[221]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!cnt_hs[235]),
	.datad(!cnt_hs[221]),
	.datae(gnd),
	.dataf(!cnt_hs[187]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~49 .extended_lut = "off";
defparam \always0~49 .lut_mask = 64'hF000F00000000000;
defparam \always0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N36
cyclonev_lcell_comb \always0~33 (
// Equation(s):
// \always0~33_combout  = ( !cnt_hs[211] & ( (!cnt_hs[217] & (!cnt_hs[209] & (!cnt_hs[215] & !cnt_hs[213]))) ) )

	.dataa(!cnt_hs[217]),
	.datab(!cnt_hs[209]),
	.datac(!cnt_hs[215]),
	.datad(!cnt_hs[213]),
	.datae(gnd),
	.dataf(!cnt_hs[211]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~33 .extended_lut = "off";
defparam \always0~33 .lut_mask = 64'h8000800000000000;
defparam \always0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N42
cyclonev_lcell_comb \always0~48 (
// Equation(s):
// \always0~48_combout  = ( !cnt_hs[191] & ( !cnt_hs[189] & ( (!cnt_hs[197] & (!cnt_hs[201] & (!cnt_hs[205] & !cnt_hs[219]))) ) ) )

	.dataa(!cnt_hs[197]),
	.datab(!cnt_hs[201]),
	.datac(!cnt_hs[205]),
	.datad(!cnt_hs[219]),
	.datae(!cnt_hs[191]),
	.dataf(!cnt_hs[189]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~48 .extended_lut = "off";
defparam \always0~48 .lut_mask = 64'h8000000000000000;
defparam \always0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N54
cyclonev_lcell_comb \always0~34 (
// Equation(s):
// \always0~34_combout  = ( !cnt_hs[237] & ( (!cnt_hs[251] & (!cnt_hs[247] & (!cnt_hs[239] & !cnt_hs[245]))) ) )

	.dataa(!cnt_hs[251]),
	.datab(!cnt_hs[247]),
	.datac(!cnt_hs[239]),
	.datad(!cnt_hs[245]),
	.datae(gnd),
	.dataf(!cnt_hs[237]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~34 .extended_lut = "off";
defparam \always0~34 .lut_mask = 64'h8000800000000000;
defparam \always0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N24
cyclonev_lcell_comb \always0~35 (
// Equation(s):
// \always0~35_combout  = ( !cnt_hs[223] & ( !cnt_hs[231] & ( (!cnt_hs[229] & !cnt_hs[233]) ) ) )

	.dataa(gnd),
	.datab(!cnt_hs[229]),
	.datac(!cnt_hs[233]),
	.datad(gnd),
	.datae(!cnt_hs[223]),
	.dataf(!cnt_hs[231]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~35 .extended_lut = "off";
defparam \always0~35 .lut_mask = 64'hC0C0000000000000;
defparam \always0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N18
cyclonev_lcell_comb \always0~36 (
// Equation(s):
// \always0~36_combout  = ( \always0~34_combout  & ( \always0~35_combout  & ( (!cnt_hs[207] & (\always0~49_combout  & (\always0~33_combout  & \always0~48_combout ))) ) ) )

	.dataa(!cnt_hs[207]),
	.datab(!\always0~49_combout ),
	.datac(!\always0~33_combout ),
	.datad(!\always0~48_combout ),
	.datae(!\always0~34_combout ),
	.dataf(!\always0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~36 .extended_lut = "off";
defparam \always0~36 .lut_mask = 64'h0000000000000002;
defparam \always0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N12
cyclonev_lcell_comb \always0~60 (
// Equation(s):
// \always0~60_combout  = ( !cnt_hs[79] & ( !cnt_hs[163] & ( (!cnt_hs[13] & (!cnt_hs[91] & (!cnt_hs[10] & !cnt_hs[175]))) ) ) )

	.dataa(!cnt_hs[13]),
	.datab(!cnt_hs[91]),
	.datac(!cnt_hs[10]),
	.datad(!cnt_hs[175]),
	.datae(!cnt_hs[79]),
	.dataf(!cnt_hs[163]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~60 .extended_lut = "off";
defparam \always0~60 .lut_mask = 64'h8000000000000000;
defparam \always0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N0
cyclonev_lcell_comb \always0~31 (
// Equation(s):
// \always0~31_combout  = ( !cnt_hs[167] & ( !cnt_hs[165] & ( (!cnt_hs[171] & (!cnt_hs[169] & !cnt_hs[173])) ) ) )

	.dataa(!cnt_hs[171]),
	.datab(!cnt_hs[169]),
	.datac(!cnt_hs[173]),
	.datad(gnd),
	.datae(!cnt_hs[167]),
	.dataf(!cnt_hs[165]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~31 .extended_lut = "off";
defparam \always0~31 .lut_mask = 64'h8080000000000000;
defparam \always0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N24
cyclonev_lcell_comb \always0~41 (
// Equation(s):
// \always0~41_combout  = ( !cnt_hs[145] & ( !cnt_hs[137] & ( (!cnt_hs[149] & !cnt_hs[141]) ) ) )

	.dataa(!cnt_hs[149]),
	.datab(gnd),
	.datac(!cnt_hs[141]),
	.datad(gnd),
	.datae(!cnt_hs[145]),
	.dataf(!cnt_hs[137]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~41 .extended_lut = "off";
defparam \always0~41 .lut_mask = 64'hA0A0000000000000;
defparam \always0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N48
cyclonev_lcell_comb \always0~39 (
// Equation(s):
// \always0~39_combout  = ( !cnt_hs[119] & ( !cnt_hs[117] & ( (!cnt_hs[123] & (!cnt_hs[121] & !cnt_hs[125])) ) ) )

	.dataa(!cnt_hs[123]),
	.datab(!cnt_hs[121]),
	.datac(!cnt_hs[125]),
	.datad(gnd),
	.datae(!cnt_hs[119]),
	.dataf(!cnt_hs[117]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~39 .extended_lut = "off";
defparam \always0~39 .lut_mask = 64'h8080000000000000;
defparam \always0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N39
cyclonev_lcell_comb \always0~51 (
// Equation(s):
// \always0~51_combout  = ( !cnt_hs[103] & ( (!cnt_hs[151] & !cnt_hs[133]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!cnt_hs[151]),
	.datad(!cnt_hs[133]),
	.datae(gnd),
	.dataf(!cnt_hs[103]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~51 .extended_lut = "off";
defparam \always0~51 .lut_mask = 64'hF000F00000000000;
defparam \always0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N21
cyclonev_lcell_comb \always0~50 (
// Equation(s):
// \always0~50_combout  = ( !cnt_hs[107] & ( !cnt_hs[113] & ( (!cnt_hs[127] & (!cnt_hs[105] & (!cnt_hs[111] & !cnt_hs[109]))) ) ) )

	.dataa(!cnt_hs[127]),
	.datab(!cnt_hs[105]),
	.datac(!cnt_hs[111]),
	.datad(!cnt_hs[109]),
	.datae(!cnt_hs[107]),
	.dataf(!cnt_hs[113]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~50 .extended_lut = "off";
defparam \always0~50 .lut_mask = 64'h8000000000000000;
defparam \always0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N6
cyclonev_lcell_comb \always0~40 (
// Equation(s):
// \always0~40_combout  = ( !cnt_hs[161] & ( !cnt_hs[157] & ( (!cnt_hs[159] & (!cnt_hs[155] & !cnt_hs[153])) ) ) )

	.dataa(!cnt_hs[159]),
	.datab(!cnt_hs[155]),
	.datac(!cnt_hs[153]),
	.datad(gnd),
	.datae(!cnt_hs[161]),
	.dataf(!cnt_hs[157]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~40 .extended_lut = "off";
defparam \always0~40 .lut_mask = 64'h8080000000000000;
defparam \always0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N24
cyclonev_lcell_comb \always0~42 (
// Equation(s):
// \always0~42_combout  = ( \always0~50_combout  & ( \always0~40_combout  & ( (!cnt_hs[115] & (\always0~41_combout  & (\always0~39_combout  & \always0~51_combout ))) ) ) )

	.dataa(!cnt_hs[115]),
	.datab(!\always0~41_combout ),
	.datac(!\always0~39_combout ),
	.datad(!\always0~51_combout ),
	.datae(!\always0~50_combout ),
	.dataf(!\always0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~42 .extended_lut = "off";
defparam \always0~42 .lut_mask = 64'h0000000000000002;
defparam \always0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N36
cyclonev_lcell_comb \always0~38 (
// Equation(s):
// \always0~38_combout  = ( !cnt_hs[97] & ( !cnt_hs[93] & ( (!cnt_hs[99] & (!cnt_hs[101] & !cnt_hs[95])) ) ) )

	.dataa(!cnt_hs[99]),
	.datab(!cnt_hs[101]),
	.datac(!cnt_hs[95]),
	.datad(gnd),
	.datae(!cnt_hs[97]),
	.dataf(!cnt_hs[93]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~38 .extended_lut = "off";
defparam \always0~38 .lut_mask = 64'h8080000000000000;
defparam \always0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N54
cyclonev_lcell_comb \always0~32 (
// Equation(s):
// \always0~32_combout  = ( !cnt_hs[183] & ( !cnt_hs[179] & ( (!cnt_hs[185] & (!cnt_hs[177] & !cnt_hs[181])) ) ) )

	.dataa(!cnt_hs[185]),
	.datab(gnd),
	.datac(!cnt_hs[177]),
	.datad(!cnt_hs[181]),
	.datae(!cnt_hs[183]),
	.dataf(!cnt_hs[179]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~32 .extended_lut = "off";
defparam \always0~32 .lut_mask = 64'hA000000000000000;
defparam \always0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N48
cyclonev_lcell_comb \always0~37 (
// Equation(s):
// \always0~37_combout  = ( !cnt_hs[89] & ( !cnt_hs[83] & ( (!cnt_hs[81] & (!cnt_hs[87] & !cnt_hs[85])) ) ) )

	.dataa(gnd),
	.datab(!cnt_hs[81]),
	.datac(!cnt_hs[87]),
	.datad(!cnt_hs[85]),
	.datae(!cnt_hs[89]),
	.dataf(!cnt_hs[83]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~37 .extended_lut = "off";
defparam \always0~37 .lut_mask = 64'hC000000000000000;
defparam \always0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N27
cyclonev_lcell_comb \always0~61 (
// Equation(s):
// \always0~61_combout  = ( \always0~37_combout  & ( (\always0~38_combout  & \always0~32_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always0~38_combout ),
	.datad(!\always0~32_combout ),
	.datae(gnd),
	.dataf(!\always0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~61 .extended_lut = "off";
defparam \always0~61 .lut_mask = 64'h00000000000F000F;
defparam \always0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N18
cyclonev_lcell_comb \always0~62 (
// Equation(s):
// \always0~62_combout  = ( !cnt_hs[29] & ( !cnt_hs[55] & ( (!cnt_hs[33] & (!cnt_hs[37] & (!cnt_hs[25] & !cnt_hs[21]))) ) ) )

	.dataa(!cnt_hs[33]),
	.datab(!cnt_hs[37]),
	.datac(!cnt_hs[25]),
	.datad(!cnt_hs[21]),
	.datae(!cnt_hs[29]),
	.dataf(!cnt_hs[55]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~62 .extended_lut = "off";
defparam \always0~62 .lut_mask = 64'h8000000000000000;
defparam \always0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N15
cyclonev_lcell_comb \always0~29 (
// Equation(s):
// \always0~29_combout  = ( !cnt_hs[65] & ( !cnt_hs[63] & ( (!cnt_hs[61] & !cnt_hs[59]) ) ) )

	.dataa(!cnt_hs[61]),
	.datab(gnd),
	.datac(!cnt_hs[59]),
	.datad(gnd),
	.datae(!cnt_hs[65]),
	.dataf(!cnt_hs[63]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~29 .extended_lut = "off";
defparam \always0~29 .lut_mask = 64'hA0A0000000000000;
defparam \always0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N54
cyclonev_lcell_comb \always0~28 (
// Equation(s):
// \always0~28_combout  = ( !cnt_hs[71] & ( (!cnt_hs[77] & (!cnt_hs[73] & (!cnt_hs[69] & !cnt_hs[75]))) ) )

	.dataa(!cnt_hs[77]),
	.datab(!cnt_hs[73]),
	.datac(!cnt_hs[69]),
	.datad(!cnt_hs[75]),
	.datae(!cnt_hs[71]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~28 .extended_lut = "off";
defparam \always0~28 .lut_mask = 64'h8000000080000000;
defparam \always0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N0
cyclonev_lcell_comb \always0~27 (
// Equation(s):
// \always0~27_combout  = ( !cnt_hs[47] & ( !cnt_hs[45] & ( (!cnt_hs[49] & (!cnt_hs[51] & !cnt_hs[53])) ) ) )

	.dataa(!cnt_hs[49]),
	.datab(!cnt_hs[51]),
	.datac(!cnt_hs[53]),
	.datad(gnd),
	.datae(!cnt_hs[47]),
	.dataf(!cnt_hs[45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~27 .extended_lut = "off";
defparam \always0~27 .lut_mask = 64'h8080000000000000;
defparam \always0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N51
cyclonev_lcell_comb \always0~63 (
// Equation(s):
// \always0~63_combout  = ( !cnt_hs[17] & ( (!cnt_hs[67] & !cnt_hs[57]) ) )

	.dataa(!cnt_hs[67]),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[57]),
	.datae(gnd),
	.dataf(!cnt_hs[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~63 .extended_lut = "off";
defparam \always0~63 .lut_mask = 64'hAA00AA0000000000;
defparam \always0~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N42
cyclonev_lcell_comb \always0~30 (
// Equation(s):
// \always0~30_combout  = ( \always0~27_combout  & ( \always0~63_combout  & ( (\always0~62_combout  & (\always0~29_combout  & (\always0~28_combout  & !cnt_hs[41]))) ) ) )

	.dataa(!\always0~62_combout ),
	.datab(!\always0~29_combout ),
	.datac(!\always0~28_combout ),
	.datad(!cnt_hs[41]),
	.datae(!\always0~27_combout ),
	.dataf(!\always0~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~30 .extended_lut = "off";
defparam \always0~30 .lut_mask = 64'h0000000000000100;
defparam \always0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N42
cyclonev_lcell_comb \always0~43 (
// Equation(s):
// \always0~43_combout  = ( \always0~61_combout  & ( \always0~30_combout  & ( (\always0~36_combout  & (\always0~60_combout  & (\always0~31_combout  & \always0~42_combout ))) ) ) )

	.dataa(!\always0~36_combout ),
	.datab(!\always0~60_combout ),
	.datac(!\always0~31_combout ),
	.datad(!\always0~42_combout ),
	.datae(!\always0~61_combout ),
	.dataf(!\always0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~43 .extended_lut = "off";
defparam \always0~43 .lut_mask = 64'h0000000000000001;
defparam \always0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N30
cyclonev_lcell_comb \always0~13 (
// Equation(s):
// \always0~13_combout  = ( !cnt_hs[112] & ( !cnt_hs[108] & ( (!cnt_hs[104] & (!cnt_hs[106] & !cnt_hs[110])) ) ) )

	.dataa(!cnt_hs[104]),
	.datab(!cnt_hs[106]),
	.datac(!cnt_hs[110]),
	.datad(gnd),
	.datae(!cnt_hs[112]),
	.dataf(!cnt_hs[108]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~13 .extended_lut = "off";
defparam \always0~13 .lut_mask = 64'h8080000000000000;
defparam \always0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N0
cyclonev_lcell_comb \always0~12 (
// Equation(s):
// \always0~12_combout  = ( !cnt_hs[94] & ( !cnt_hs[98] & ( (!cnt_hs[96] & (!cnt_hs[100] & !cnt_hs[92])) ) ) )

	.dataa(!cnt_hs[96]),
	.datab(!cnt_hs[100]),
	.datac(gnd),
	.datad(!cnt_hs[92]),
	.datae(!cnt_hs[94]),
	.dataf(!cnt_hs[98]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~12 .extended_lut = "off";
defparam \always0~12 .lut_mask = 64'h8800000000000000;
defparam \always0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N51
cyclonev_lcell_comb \always0~14 (
// Equation(s):
// \always0~14_combout  = ( !cnt_hs[130] & ( (!cnt_hs[135] & (!cnt_hs[128] & (!cnt_hs[132] & !cnt_hs[131]))) ) )

	.dataa(!cnt_hs[135]),
	.datab(!cnt_hs[128]),
	.datac(!cnt_hs[132]),
	.datad(!cnt_hs[131]),
	.datae(gnd),
	.dataf(!cnt_hs[130]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~14 .extended_lut = "off";
defparam \always0~14 .lut_mask = 64'h8000800000000000;
defparam \always0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N42
cyclonev_lcell_comb \always0~15 (
// Equation(s):
// \always0~15_combout  = ( !cnt_hs[162] & ( !cnt_hs[164] & ( (!cnt_hs[170] & (!cnt_hs[168] & !cnt_hs[166])) ) ) )

	.dataa(!cnt_hs[170]),
	.datab(!cnt_hs[168]),
	.datac(!cnt_hs[166]),
	.datad(gnd),
	.datae(!cnt_hs[162]),
	.dataf(!cnt_hs[164]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~15 .extended_lut = "off";
defparam \always0~15 .lut_mask = 64'h8080000000000000;
defparam \always0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N18
cyclonev_lcell_comb \always0~56 (
// Equation(s):
// \always0~56_combout  = ( !cnt_hs[116] & ( !cnt_hs[118] & ( (!cnt_hs[124] & (!cnt_hs[120] & (!cnt_hs[122] & !cnt_hs[139]))) ) ) )

	.dataa(!cnt_hs[124]),
	.datab(!cnt_hs[120]),
	.datac(!cnt_hs[122]),
	.datad(!cnt_hs[139]),
	.datae(!cnt_hs[116]),
	.dataf(!cnt_hs[118]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~56 .extended_lut = "off";
defparam \always0~56 .lut_mask = 64'h8000000000000000;
defparam \always0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N36
cyclonev_lcell_comb \always0~16 (
// Equation(s):
// \always0~16_combout  = ( !cnt_hs[156] & ( (!cnt_hs[158] & (!cnt_hs[154] & !cnt_hs[147])) ) )

	.dataa(!cnt_hs[158]),
	.datab(!cnt_hs[154]),
	.datac(!cnt_hs[147]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!cnt_hs[156]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~16 .extended_lut = "off";
defparam \always0~16 .lut_mask = 64'h8080808000000000;
defparam \always0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N48
cyclonev_lcell_comb \always0~57 (
// Equation(s):
// \always0~57_combout  = ( !cnt_hs[114] & ( (!cnt_hs[160] & !cnt_hs[143]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!cnt_hs[160]),
	.datad(!cnt_hs[143]),
	.datae(gnd),
	.dataf(!cnt_hs[114]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~57 .extended_lut = "off";
defparam \always0~57 .lut_mask = 64'hF000F00000000000;
defparam \always0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N6
cyclonev_lcell_comb \always0~17 (
// Equation(s):
// \always0~17_combout  = ( \always0~16_combout  & ( \always0~57_combout  & ( (\always0~14_combout  & (\always0~15_combout  & (\always0~56_combout  & !cnt_hs[126]))) ) ) )

	.dataa(!\always0~14_combout ),
	.datab(!\always0~15_combout ),
	.datac(!\always0~56_combout ),
	.datad(!cnt_hs[126]),
	.datae(!\always0~16_combout ),
	.dataf(!\always0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~17 .extended_lut = "off";
defparam \always0~17 .lut_mask = 64'h0000000000000100;
defparam \always0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N24
cyclonev_lcell_comb \always0~18 (
// Equation(s):
// \always0~18_combout  = ( \always0~12_combout  & ( \always0~17_combout  & ( (!cnt_hs[90] & (\always0~13_combout  & !cnt_hs[102])) ) ) )

	.dataa(!cnt_hs[90]),
	.datab(!\always0~13_combout ),
	.datac(!cnt_hs[102]),
	.datad(gnd),
	.datae(!\always0~12_combout ),
	.dataf(!\always0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~18 .extended_lut = "off";
defparam \always0~18 .lut_mask = 64'h0000000000002020;
defparam \always0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y46_N48
cyclonev_lcell_comb \always0~24 (
// Equation(s):
// \always0~24_combout  = ( !cnt_hs[28] & ( !cnt_hs[26] & ( (!cnt_hs[32] & (!cnt_hs[30] & !cnt_hs[34])) ) ) )

	.dataa(!cnt_hs[32]),
	.datab(!cnt_hs[30]),
	.datac(!cnt_hs[34]),
	.datad(gnd),
	.datae(!cnt_hs[28]),
	.dataf(!cnt_hs[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~24 .extended_lut = "off";
defparam \always0~24 .lut_mask = 64'h8080000000000000;
defparam \always0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N57
cyclonev_lcell_comb \always0~47 (
// Equation(s):
// \always0~47_combout  = ( !cnt_hs[140] & ( (!cnt_hs[242] & !cnt_hs[225]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!cnt_hs[242]),
	.datad(!cnt_hs[225]),
	.datae(gnd),
	.dataf(!cnt_hs[140]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~47 .extended_lut = "off";
defparam \always0~47 .lut_mask = 64'hF000F00000000000;
defparam \always0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y46_N6
cyclonev_lcell_comb \always0~52 (
// Equation(s):
// \always0~52_combout  = ( !cnt_hs[12] & ( !cnt_hs[24] & ( (!cnt_hs[36] & (!cnt_hs[152] & (!cnt_hs[48] & \always0~47_combout ))) ) ) )

	.dataa(!cnt_hs[36]),
	.datab(!cnt_hs[152]),
	.datac(!cnt_hs[48]),
	.datad(!\always0~47_combout ),
	.datae(!cnt_hs[12]),
	.dataf(!cnt_hs[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~52 .extended_lut = "off";
defparam \always0~52 .lut_mask = 64'h0080000000000000;
defparam \always0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y46_N18
cyclonev_lcell_comb \always0~25 (
// Equation(s):
// \always0~25_combout  = ( !cnt_hs[20] & ( !cnt_hs[14] & ( (!cnt_hs[18] & (!cnt_hs[22] & !cnt_hs[16])) ) ) )

	.dataa(!cnt_hs[18]),
	.datab(!cnt_hs[22]),
	.datac(!cnt_hs[16]),
	.datad(gnd),
	.datae(!cnt_hs[20]),
	.dataf(!cnt_hs[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~25 .extended_lut = "off";
defparam \always0~25 .lut_mask = 64'h8080000000000000;
defparam \always0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N45
cyclonev_lcell_comb \Add0~525 (
// Equation(s):
// \Add0~525_sumout  = SUM(( cnt_hs[255] ) + ( GND ) + ( \Add0~230  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[255]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~525_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~525 .extended_lut = "off";
defparam \Add0~525 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~525 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N47
dffeas \cnt_hs[255] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~525_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[255]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[255] .is_wysiwyg = "true";
defparam \cnt_hs[255] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y38_N54
cyclonev_lcell_comb \always0~22 (
// Equation(s):
// \always0~22_combout  = ( !cnt_hs[244] & ( (!cnt_hs[250] & (!cnt_hs[253] & (!cnt_hs[249] & !cnt_hs[255]))) ) )

	.dataa(!cnt_hs[250]),
	.datab(!cnt_hs[253]),
	.datac(!cnt_hs[249]),
	.datad(!cnt_hs[255]),
	.datae(gnd),
	.dataf(!cnt_hs[244]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~22 .extended_lut = "off";
defparam \always0~22 .lut_mask = 64'h8000800000000000;
defparam \always0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N12
cyclonev_lcell_comb \always0~46 (
// Equation(s):
// \always0~46_combout  = ( !cnt_hs[142] & ( !cnt_hs[144] & ( (!cnt_hs[148] & (!cnt_hs[204] & (!cnt_hs[146] & !cnt_hs[150]))) ) ) )

	.dataa(!cnt_hs[148]),
	.datab(!cnt_hs[204]),
	.datac(!cnt_hs[146]),
	.datad(!cnt_hs[150]),
	.datae(!cnt_hs[142]),
	.dataf(!cnt_hs[144]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~46 .extended_lut = "off";
defparam \always0~46 .lut_mask = 64'h8000000000000000;
defparam \always0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y46_N12
cyclonev_lcell_comb \always0~21 (
// Equation(s):
// \always0~21_combout  = ( !cnt_hs[202] & ( !cnt_hs[196] & ( (!cnt_hs[198] & (!cnt_hs[193] & !cnt_hs[200])) ) ) )

	.dataa(!cnt_hs[198]),
	.datab(!cnt_hs[193]),
	.datac(!cnt_hs[200]),
	.datad(gnd),
	.datae(!cnt_hs[202]),
	.dataf(!cnt_hs[196]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~21 .extended_lut = "off";
defparam \always0~21 .lut_mask = 64'h8080000000000000;
defparam \always0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y46_N30
cyclonev_lcell_comb \always0~23 (
// Equation(s):
// \always0~23_combout  = ( !cnt_hs[226] & ( (!cnt_hs[228] & (!cnt_hs[241] & !cnt_hs[230])) ) )

	.dataa(!cnt_hs[228]),
	.datab(!cnt_hs[241]),
	.datac(!cnt_hs[230]),
	.datad(gnd),
	.datae(!cnt_hs[226]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~23 .extended_lut = "off";
defparam \always0~23 .lut_mask = 64'h8080000080800000;
defparam \always0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N48
cyclonev_lcell_comb \always0~53 (
// Equation(s):
// \always0~53_combout  = ( \always0~23_combout  & ( (\always0~22_combout  & (\always0~46_combout  & \always0~21_combout )) ) )

	.dataa(!\always0~22_combout ),
	.datab(!\always0~46_combout ),
	.datac(!\always0~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~53 .extended_lut = "off";
defparam \always0~53 .lut_mask = 64'h0000000001010101;
defparam \always0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y46_N36
cyclonev_lcell_comb \always0~19 (
// Equation(s):
// \always0~19_combout  = ( !cnt_hs[44] & ( !cnt_hs[40] & ( (!cnt_hs[42] & (!cnt_hs[38] & !cnt_hs[46])) ) ) )

	.dataa(gnd),
	.datab(!cnt_hs[42]),
	.datac(!cnt_hs[38]),
	.datad(!cnt_hs[46]),
	.datae(!cnt_hs[44]),
	.dataf(!cnt_hs[40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~19 .extended_lut = "off";
defparam \always0~19 .lut_mask = 64'hC000000000000000;
defparam \always0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y46_N42
cyclonev_lcell_comb \always0~20 (
// Equation(s):
// \always0~20_combout  = ( !cnt_hs[50] & ( !cnt_hs[138] & ( (!cnt_hs[136] & (!cnt_hs[134] & !cnt_hs[129])) ) ) )

	.dataa(!cnt_hs[136]),
	.datab(!cnt_hs[134]),
	.datac(!cnt_hs[129]),
	.datad(gnd),
	.datae(!cnt_hs[50]),
	.dataf(!cnt_hs[138]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~20 .extended_lut = "off";
defparam \always0~20 .lut_mask = 64'h8080000000000000;
defparam \always0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y46_N24
cyclonev_lcell_comb \always0~26 (
// Equation(s):
// \always0~26_combout  = ( \always0~19_combout  & ( \always0~20_combout  & ( (\always0~24_combout  & (\always0~52_combout  & (\always0~25_combout  & \always0~53_combout ))) ) ) )

	.dataa(!\always0~24_combout ),
	.datab(!\always0~52_combout ),
	.datac(!\always0~25_combout ),
	.datad(!\always0~53_combout ),
	.datae(!\always0~19_combout ),
	.dataf(!\always0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~26 .extended_lut = "off";
defparam \always0~26 .lut_mask = 64'h0000000000000001;
defparam \always0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N51
cyclonev_lcell_comb \always0~59 (
// Equation(s):
// \always0~59_combout  = ( !cnt_hs[78] & ( (!cnt_hs[68] & !cnt_hs[27]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!cnt_hs[68]),
	.datad(!cnt_hs[27]),
	.datae(gnd),
	.dataf(!cnt_hs[78]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~59 .extended_lut = "off";
defparam \always0~59 .lut_mask = 64'hF000F00000000000;
defparam \always0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N6
cyclonev_lcell_comb \always0~58 (
// Equation(s):
// \always0~58_combout  = ( !cnt_hs[31] & ( !cnt_hs[52] & ( (!cnt_hs[39] & (!cnt_hs[66] & (!cnt_hs[35] & !cnt_hs[43]))) ) ) )

	.dataa(!cnt_hs[39]),
	.datab(!cnt_hs[66]),
	.datac(!cnt_hs[35]),
	.datad(!cnt_hs[43]),
	.datae(!cnt_hs[31]),
	.dataf(!cnt_hs[52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~58 .extended_lut = "off";
defparam \always0~58 .lut_mask = 64'h8000000000000000;
defparam \always0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N24
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( !cnt_hs[56] & ( (!cnt_hs[64] & (!cnt_hs[60] & (!cnt_hs[58] & !cnt_hs[62]))) ) )

	.dataa(!cnt_hs[64]),
	.datab(!cnt_hs[60]),
	.datac(!cnt_hs[58]),
	.datad(!cnt_hs[62]),
	.datae(gnd),
	.dataf(!cnt_hs[56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'h8000800000000000;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N0
cyclonev_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = ( !cnt_hs[76] & ( !cnt_hs[70] & ( (!cnt_hs[74] & !cnt_hs[72]) ) ) )

	.dataa(gnd),
	.datab(!cnt_hs[74]),
	.datac(!cnt_hs[72]),
	.datad(gnd),
	.datae(!cnt_hs[76]),
	.dataf(!cnt_hs[70]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~2 .extended_lut = "off";
defparam \always0~2 .lut_mask = 64'hC0C0000000000000;
defparam \always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N18
cyclonev_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ( !cnt_hs[84] & ( !cnt_hs[86] & ( (!cnt_hs[80] & (!cnt_hs[82] & !cnt_hs[88])) ) ) )

	.dataa(!cnt_hs[80]),
	.datab(!cnt_hs[82]),
	.datac(!cnt_hs[88]),
	.datad(gnd),
	.datae(!cnt_hs[84]),
	.dataf(!cnt_hs[86]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~1 .extended_lut = "off";
defparam \always0~1 .lut_mask = 64'h8080000000000000;
defparam \always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N30
cyclonev_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = ( \always0~2_combout  & ( \always0~1_combout  & ( (\always0~59_combout  & (\always0~58_combout  & (\always0~0_combout  & !cnt_hs[54]))) ) ) )

	.dataa(!\always0~59_combout ),
	.datab(!\always0~58_combout ),
	.datac(!\always0~0_combout ),
	.datad(!cnt_hs[54]),
	.datae(!\always0~2_combout ),
	.dataf(!\always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~3 .extended_lut = "off";
defparam \always0~3 .lut_mask = 64'h0000000000000100;
defparam \always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N48
cyclonev_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = ( \always0~3_combout  & ( (!cnt_hs[11] & (!cnt_hs[23] & (!cnt_hs[19] & !cnt_hs[15]))) ) )

	.dataa(!cnt_hs[11]),
	.datab(!cnt_hs[23]),
	.datac(!cnt_hs[19]),
	.datad(!cnt_hs[15]),
	.datae(gnd),
	.dataf(!\always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~4 .extended_lut = "off";
defparam \always0~4 .lut_mask = 64'h0000000080008000;
defparam \always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N24
cyclonev_lcell_comb \always0~44 (
// Equation(s):
// \always0~44_combout  = ( \always0~4_combout  & ( (\always0~11_combout  & (\always0~43_combout  & (\always0~18_combout  & \always0~26_combout ))) ) )

	.dataa(!\always0~11_combout ),
	.datab(!\always0~43_combout ),
	.datac(!\always0~18_combout ),
	.datad(!\always0~26_combout ),
	.datae(gnd),
	.dataf(!\always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~44 .extended_lut = "off";
defparam \always0~44 .lut_mask = 64'h0000000000010001;
defparam \always0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N9
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !cnt_hs[3] & ( (cnt_hs[9] & (!cnt_hs[6] & !cnt_hs[0])) ) )

	.dataa(!cnt_hs[9]),
	.datab(gnd),
	.datac(!cnt_hs[6]),
	.datad(!cnt_hs[0]),
	.datae(gnd),
	.dataf(!cnt_hs[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h5000500000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N48
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \Equal0~0_combout  & ( (cnt_hs[7] & (!cnt_hs[8] & (\LessThan4~0_combout  & \always0~44_combout ))) ) )

	.dataa(!cnt_hs[7]),
	.datab(!cnt_hs[8]),
	.datac(!\LessThan4~0_combout ),
	.datad(!\always0~44_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000000040004;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N57
cyclonev_lcell_comb \cnt_hs[255]~0 (
// Equation(s):
// \cnt_hs[255]~0_combout  = ( \Equal0~1_combout  ) # ( !\Equal0~1_combout  & ( \always0~45_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always0~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_hs[255]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_hs[255]~0 .extended_lut = "off";
defparam \cnt_hs[255]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \cnt_hs[255]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N28
dffeas \cnt_hs[9] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1021_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[9] .is_wysiwyg = "true";
defparam \cnt_hs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y50_N7
dffeas \u_input_badge|oData_Enable~_Duplicate_1 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_input_badge|u_test|data_enable~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|oData_Enable~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|oData_Enable~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_input_badge|oData_Enable~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N6
cyclonev_lcell_comb \always0~45 (
// Equation(s):
// \always0~45_combout  = ( cnt_hs[8] & ( (!cnt_hs[9] & (\always0~44_combout  & \u_input_badge|oData_Enable~_Duplicate_1_q )) ) ) # ( !cnt_hs[8] & ( (\always0~44_combout  & (\u_input_badge|oData_Enable~_Duplicate_1_q  & ((!cnt_hs[9]) # (!cnt_hs[7])))) ) )

	.dataa(!cnt_hs[9]),
	.datab(!\always0~44_combout ),
	.datac(!cnt_hs[7]),
	.datad(!\u_input_badge|oData_Enable~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!cnt_hs[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~45 .extended_lut = "off";
defparam \always0~45 .lut_mask = 64'h0032003200220022;
defparam \always0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N1
dffeas \cnt_hs[0] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1005_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[0] .is_wysiwyg = "true";
defparam \cnt_hs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N3
cyclonev_lcell_comb \Add0~1001 (
// Equation(s):
// \Add0~1001_sumout  = SUM(( cnt_hs[1] ) + ( GND ) + ( \Add0~1006  ))
// \Add0~1002  = CARRY(( cnt_hs[1] ) + ( GND ) + ( \Add0~1006  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~1006 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1001_sumout ),
	.cout(\Add0~1002 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1001 .extended_lut = "off";
defparam \Add0~1001 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1001 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N4
dffeas \cnt_hs[1] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1001_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[1] .is_wysiwyg = "true";
defparam \cnt_hs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N6
cyclonev_lcell_comb \Add0~997 (
// Equation(s):
// \Add0~997_sumout  = SUM(( cnt_hs[2] ) + ( GND ) + ( \Add0~1002  ))
// \Add0~998  = CARRY(( cnt_hs[2] ) + ( GND ) + ( \Add0~1002  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~1002 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~997_sumout ),
	.cout(\Add0~998 ),
	.shareout());
// synopsys translate_off
defparam \Add0~997 .extended_lut = "off";
defparam \Add0~997 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~997 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N7
dffeas \cnt_hs[2] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~997_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[2] .is_wysiwyg = "true";
defparam \cnt_hs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N9
cyclonev_lcell_comb \Add0~993 (
// Equation(s):
// \Add0~993_sumout  = SUM(( cnt_hs[3] ) + ( GND ) + ( \Add0~998  ))
// \Add0~994  = CARRY(( cnt_hs[3] ) + ( GND ) + ( \Add0~998  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~998 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~993_sumout ),
	.cout(\Add0~994 ),
	.shareout());
// synopsys translate_off
defparam \Add0~993 .extended_lut = "off";
defparam \Add0~993 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~993 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N10
dffeas \cnt_hs[3] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~993_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[3] .is_wysiwyg = "true";
defparam \cnt_hs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N12
cyclonev_lcell_comb \Add0~1017 (
// Equation(s):
// \Add0~1017_sumout  = SUM(( cnt_hs[4] ) + ( GND ) + ( \Add0~994  ))
// \Add0~1018  = CARRY(( cnt_hs[4] ) + ( GND ) + ( \Add0~994  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~994 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1017_sumout ),
	.cout(\Add0~1018 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1017 .extended_lut = "off";
defparam \Add0~1017 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1017 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N13
dffeas \cnt_hs[4] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1017_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[4] .is_wysiwyg = "true";
defparam \cnt_hs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N15
cyclonev_lcell_comb \Add0~1013 (
// Equation(s):
// \Add0~1013_sumout  = SUM(( cnt_hs[5] ) + ( GND ) + ( \Add0~1018  ))
// \Add0~1014  = CARRY(( cnt_hs[5] ) + ( GND ) + ( \Add0~1018  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~1018 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1013_sumout ),
	.cout(\Add0~1014 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1013 .extended_lut = "off";
defparam \Add0~1013 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1013 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N16
dffeas \cnt_hs[5] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1013_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[5] .is_wysiwyg = "true";
defparam \cnt_hs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N18
cyclonev_lcell_comb \Add0~1009 (
// Equation(s):
// \Add0~1009_sumout  = SUM(( cnt_hs[6] ) + ( GND ) + ( \Add0~1014  ))
// \Add0~1010  = CARRY(( cnt_hs[6] ) + ( GND ) + ( \Add0~1014  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~1014 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1009_sumout ),
	.cout(\Add0~1010 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1009 .extended_lut = "off";
defparam \Add0~1009 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1009 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N19
dffeas \cnt_hs[6] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1009_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[6] .is_wysiwyg = "true";
defparam \cnt_hs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y50_N21
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( cnt_hs[7] ) + ( GND ) + ( \Add0~1010  ))
// \Add0~2  = CARRY(( cnt_hs[7] ) + ( GND ) + ( \Add0~1010  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_hs[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~1010 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y50_N22
dffeas \cnt_hs[7] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[7] .is_wysiwyg = "true";
defparam \cnt_hs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y50_N25
dffeas \cnt_hs[8] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\always0~45_combout ),
	.sload(gnd),
	.ena(\cnt_hs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_hs[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_hs[8] .is_wysiwyg = "true";
defparam \cnt_hs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N30
cyclonev_lcell_comb \u_input_badge|Add0~21 (
// Equation(s):
// \u_input_badge|Add0~21_sumout  = SUM(( \u_input_badge|count_row [0] ) + ( VCC ) + ( !VCC ))
// \u_input_badge|Add0~22  = CARRY(( \u_input_badge|count_row [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_row [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add0~21_sumout ),
	.cout(\u_input_badge|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add0~21 .extended_lut = "off";
defparam \u_input_badge|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \u_input_badge|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N24
cyclonev_lcell_comb \u_input_badge|Equal1~0 (
// Equation(s):
// \u_input_badge|Equal1~0_combout  = ( !\u_input_badge|count_row [5] & ( \u_input_badge|count_row [6] & ( (\u_input_badge|count_row [4] & (\u_input_badge|count_row [8] & \u_input_badge|count_row [7])) ) ) )

	.dataa(!\u_input_badge|count_row [4]),
	.datab(!\u_input_badge|count_row [8]),
	.datac(!\u_input_badge|count_row [7]),
	.datad(gnd),
	.datae(!\u_input_badge|count_row [5]),
	.dataf(!\u_input_badge|count_row [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Equal1~0 .extended_lut = "off";
defparam \u_input_badge|Equal1~0 .lut_mask = 64'h0000000001010000;
defparam \u_input_badge|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N6
cyclonev_lcell_comb \u_input_badge|Equal1~1 (
// Equation(s):
// \u_input_badge|Equal1~1_combout  = ( \u_input_badge|count_row [2] & ( \u_input_badge|count_row [0] & ( (\u_input_badge|count_row [1] & (\u_input_badge|count_row [3] & \u_input_badge|Equal1~0_combout )) ) ) )

	.dataa(!\u_input_badge|count_row [1]),
	.datab(!\u_input_badge|count_row [3]),
	.datac(!\u_input_badge|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\u_input_badge|count_row [2]),
	.dataf(!\u_input_badge|count_row [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Equal1~1 .extended_lut = "off";
defparam \u_input_badge|Equal1~1 .lut_mask = 64'h0000000000000101;
defparam \u_input_badge|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N30
cyclonev_lcell_comb \u_input_badge|Add1~1 (
// Equation(s):
// \u_input_badge|Add1~1_sumout  = SUM(( \u_input_badge|count_col [0] ) + ( VCC ) + ( !VCC ))
// \u_input_badge|Add1~2  = CARRY(( \u_input_badge|count_col [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_col [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add1~1_sumout ),
	.cout(\u_input_badge|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add1~1 .extended_lut = "off";
defparam \u_input_badge|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \u_input_badge|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N42
cyclonev_lcell_comb \u_input_badge|Add1~17 (
// Equation(s):
// \u_input_badge|Add1~17_sumout  = SUM(( \u_input_badge|count_col [4] ) + ( GND ) + ( \u_input_badge|Add1~14  ))
// \u_input_badge|Add1~18  = CARRY(( \u_input_badge|count_col [4] ) + ( GND ) + ( \u_input_badge|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_col [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add1~17_sumout ),
	.cout(\u_input_badge|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add1~17 .extended_lut = "off";
defparam \u_input_badge|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N45
cyclonev_lcell_comb \u_input_badge|Add1~21 (
// Equation(s):
// \u_input_badge|Add1~21_sumout  = SUM(( \u_input_badge|count_col [5] ) + ( GND ) + ( \u_input_badge|Add1~18  ))
// \u_input_badge|Add1~22  = CARRY(( \u_input_badge|count_col [5] ) + ( GND ) + ( \u_input_badge|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_col [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add1~21_sumout ),
	.cout(\u_input_badge|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add1~21 .extended_lut = "off";
defparam \u_input_badge|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N47
dffeas \u_input_badge|count_col[5] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[5] .is_wysiwyg = "true";
defparam \u_input_badge|count_col[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N48
cyclonev_lcell_comb \u_input_badge|Add1~25 (
// Equation(s):
// \u_input_badge|Add1~25_sumout  = SUM(( \u_input_badge|count_col [6] ) + ( GND ) + ( \u_input_badge|Add1~22  ))
// \u_input_badge|Add1~26  = CARRY(( \u_input_badge|count_col [6] ) + ( GND ) + ( \u_input_badge|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_col [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add1~25_sumout ),
	.cout(\u_input_badge|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add1~25 .extended_lut = "off";
defparam \u_input_badge|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N49
dffeas \u_input_badge|count_col[6] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[6] .is_wysiwyg = "true";
defparam \u_input_badge|count_col[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N51
cyclonev_lcell_comb \u_input_badge|Add1~37 (
// Equation(s):
// \u_input_badge|Add1~37_sumout  = SUM(( \u_input_badge|count_col [7] ) + ( GND ) + ( \u_input_badge|Add1~26  ))
// \u_input_badge|Add1~38  = CARRY(( \u_input_badge|count_col [7] ) + ( GND ) + ( \u_input_badge|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_col [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add1~37_sumout ),
	.cout(\u_input_badge|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add1~37 .extended_lut = "off";
defparam \u_input_badge|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N52
dffeas \u_input_badge|count_col[7] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[7] .is_wysiwyg = "true";
defparam \u_input_badge|count_col[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N54
cyclonev_lcell_comb \u_input_badge|Add1~33 (
// Equation(s):
// \u_input_badge|Add1~33_sumout  = SUM(( \u_input_badge|count_col [8] ) + ( GND ) + ( \u_input_badge|Add1~38  ))
// \u_input_badge|Add1~34  = CARRY(( \u_input_badge|count_col [8] ) + ( GND ) + ( \u_input_badge|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_col [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add1~33_sumout ),
	.cout(\u_input_badge|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add1~33 .extended_lut = "off";
defparam \u_input_badge|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N55
dffeas \u_input_badge|count_col[8] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[8] .is_wysiwyg = "true";
defparam \u_input_badge|count_col[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N57
cyclonev_lcell_comb \u_input_badge|Add1~29 (
// Equation(s):
// \u_input_badge|Add1~29_sumout  = SUM(( \u_input_badge|count_col [9] ) + ( GND ) + ( \u_input_badge|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_col [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add1~29 .extended_lut = "off";
defparam \u_input_badge|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N58
dffeas \u_input_badge|count_col[9] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[9] .is_wysiwyg = "true";
defparam \u_input_badge|count_col[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N53
dffeas \u_input_badge|count_col[7]~DUPLICATE (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u_input_badge|count_col[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N24
cyclonev_lcell_comb \u_input_badge|Equal0~1 (
// Equation(s):
// \u_input_badge|Equal0~1_combout  = ( !\u_input_badge|count_col[7]~DUPLICATE_q  & ( (\u_input_badge|count_col [6] & (\u_input_badge|count_col [9] & !\u_input_badge|count_col [8])) ) )

	.dataa(gnd),
	.datab(!\u_input_badge|count_col [6]),
	.datac(!\u_input_badge|count_col [9]),
	.datad(!\u_input_badge|count_col [8]),
	.datae(gnd),
	.dataf(!\u_input_badge|count_col[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Equal0~1 .extended_lut = "off";
defparam \u_input_badge|Equal0~1 .lut_mask = 64'h0300030000000000;
defparam \u_input_badge|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N27
cyclonev_lcell_comb \u_input_badge|Equal0~0 (
// Equation(s):
// \u_input_badge|Equal0~0_combout  = ( \u_input_badge|count_col [0] & ( (\u_input_badge|count_col [1] & (\u_input_badge|count_col [2] & \u_input_badge|count_col [3])) ) )

	.dataa(!\u_input_badge|count_col [1]),
	.datab(gnd),
	.datac(!\u_input_badge|count_col [2]),
	.datad(!\u_input_badge|count_col [3]),
	.datae(gnd),
	.dataf(!\u_input_badge|count_col [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Equal0~0 .extended_lut = "off";
defparam \u_input_badge|Equal0~0 .lut_mask = 64'h0000000000050005;
defparam \u_input_badge|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N6
cyclonev_lcell_comb \u_input_badge|Equal0~2 (
// Equation(s):
// \u_input_badge|Equal0~2_combout  = ( \u_input_badge|count_col [4] & ( (\u_input_badge|count_col [5] & (\u_input_badge|Equal0~1_combout  & \u_input_badge|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\u_input_badge|count_col [5]),
	.datac(!\u_input_badge|Equal0~1_combout ),
	.datad(!\u_input_badge|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\u_input_badge|count_col [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Equal0~2 .extended_lut = "off";
defparam \u_input_badge|Equal0~2 .lut_mask = 64'h0000000000030003;
defparam \u_input_badge|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N31
dffeas \u_input_badge|count_col[0] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[0] .is_wysiwyg = "true";
defparam \u_input_badge|count_col[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N33
cyclonev_lcell_comb \u_input_badge|Add1~5 (
// Equation(s):
// \u_input_badge|Add1~5_sumout  = SUM(( \u_input_badge|count_col [1] ) + ( GND ) + ( \u_input_badge|Add1~2  ))
// \u_input_badge|Add1~6  = CARRY(( \u_input_badge|count_col [1] ) + ( GND ) + ( \u_input_badge|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_col [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add1~5_sumout ),
	.cout(\u_input_badge|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add1~5 .extended_lut = "off";
defparam \u_input_badge|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N35
dffeas \u_input_badge|count_col[1] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[1] .is_wysiwyg = "true";
defparam \u_input_badge|count_col[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N36
cyclonev_lcell_comb \u_input_badge|Add1~9 (
// Equation(s):
// \u_input_badge|Add1~9_sumout  = SUM(( \u_input_badge|count_col [2] ) + ( GND ) + ( \u_input_badge|Add1~6  ))
// \u_input_badge|Add1~10  = CARRY(( \u_input_badge|count_col [2] ) + ( GND ) + ( \u_input_badge|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_col [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add1~9_sumout ),
	.cout(\u_input_badge|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add1~9 .extended_lut = "off";
defparam \u_input_badge|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N37
dffeas \u_input_badge|count_col[2] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[2] .is_wysiwyg = "true";
defparam \u_input_badge|count_col[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N39
cyclonev_lcell_comb \u_input_badge|Add1~13 (
// Equation(s):
// \u_input_badge|Add1~13_sumout  = SUM(( \u_input_badge|count_col [3] ) + ( GND ) + ( \u_input_badge|Add1~10  ))
// \u_input_badge|Add1~14  = CARRY(( \u_input_badge|count_col [3] ) + ( GND ) + ( \u_input_badge|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_col [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add1~13_sumout ),
	.cout(\u_input_badge|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add1~13 .extended_lut = "off";
defparam \u_input_badge|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N41
dffeas \u_input_badge|count_col[3] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[3] .is_wysiwyg = "true";
defparam \u_input_badge|count_col[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N43
dffeas \u_input_badge|count_col[4] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[4] .is_wysiwyg = "true";
defparam \u_input_badge|count_col[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N9
cyclonev_lcell_comb \u_input_badge|count_row[6]~0 (
// Equation(s):
// \u_input_badge|count_row[6]~0_combout  = ( \u_input_badge|Equal0~1_combout  & ( (\u_input_badge|count_col [4] & (\u_input_badge|count_col [5] & (\u_input_badge|u_test|data_enable~q  & \u_input_badge|Equal0~0_combout ))) ) )

	.dataa(!\u_input_badge|count_col [4]),
	.datab(!\u_input_badge|count_col [5]),
	.datac(!\u_input_badge|u_test|data_enable~q ),
	.datad(!\u_input_badge|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\u_input_badge|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|count_row[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|count_row[6]~0 .extended_lut = "off";
defparam \u_input_badge|count_row[6]~0 .lut_mask = 64'h0000000000010001;
defparam \u_input_badge|count_row[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N32
dffeas \u_input_badge|count_row[0] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u_input_badge|count_row[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_row[0] .is_wysiwyg = "true";
defparam \u_input_badge|count_row[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N33
cyclonev_lcell_comb \u_input_badge|Add0~25 (
// Equation(s):
// \u_input_badge|Add0~25_sumout  = SUM(( \u_input_badge|count_row [1] ) + ( GND ) + ( \u_input_badge|Add0~22  ))
// \u_input_badge|Add0~26  = CARRY(( \u_input_badge|count_row [1] ) + ( GND ) + ( \u_input_badge|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_row [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add0~25_sumout ),
	.cout(\u_input_badge|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add0~25 .extended_lut = "off";
defparam \u_input_badge|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N35
dffeas \u_input_badge|count_row[1] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u_input_badge|count_row[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_row[1] .is_wysiwyg = "true";
defparam \u_input_badge|count_row[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N36
cyclonev_lcell_comb \u_input_badge|Add0~29 (
// Equation(s):
// \u_input_badge|Add0~29_sumout  = SUM(( \u_input_badge|count_row [2] ) + ( GND ) + ( \u_input_badge|Add0~26  ))
// \u_input_badge|Add0~30  = CARRY(( \u_input_badge|count_row [2] ) + ( GND ) + ( \u_input_badge|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_row [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add0~29_sumout ),
	.cout(\u_input_badge|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add0~29 .extended_lut = "off";
defparam \u_input_badge|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N38
dffeas \u_input_badge|count_row[2] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u_input_badge|count_row[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_row[2] .is_wysiwyg = "true";
defparam \u_input_badge|count_row[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N39
cyclonev_lcell_comb \u_input_badge|Add0~33 (
// Equation(s):
// \u_input_badge|Add0~33_sumout  = SUM(( \u_input_badge|count_row [3] ) + ( GND ) + ( \u_input_badge|Add0~30  ))
// \u_input_badge|Add0~34  = CARRY(( \u_input_badge|count_row [3] ) + ( GND ) + ( \u_input_badge|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_row [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add0~33_sumout ),
	.cout(\u_input_badge|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add0~33 .extended_lut = "off";
defparam \u_input_badge|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N40
dffeas \u_input_badge|count_row[3] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u_input_badge|count_row[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_row[3] .is_wysiwyg = "true";
defparam \u_input_badge|count_row[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N42
cyclonev_lcell_comb \u_input_badge|Add0~1 (
// Equation(s):
// \u_input_badge|Add0~1_sumout  = SUM(( \u_input_badge|count_row [4] ) + ( GND ) + ( \u_input_badge|Add0~34  ))
// \u_input_badge|Add0~2  = CARRY(( \u_input_badge|count_row [4] ) + ( GND ) + ( \u_input_badge|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_row [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add0~1_sumout ),
	.cout(\u_input_badge|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add0~1 .extended_lut = "off";
defparam \u_input_badge|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N43
dffeas \u_input_badge|count_row[4] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u_input_badge|count_row[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_row[4] .is_wysiwyg = "true";
defparam \u_input_badge|count_row[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N45
cyclonev_lcell_comb \u_input_badge|Add0~17 (
// Equation(s):
// \u_input_badge|Add0~17_sumout  = SUM(( \u_input_badge|count_row [5] ) + ( GND ) + ( \u_input_badge|Add0~2  ))
// \u_input_badge|Add0~18  = CARRY(( \u_input_badge|count_row [5] ) + ( GND ) + ( \u_input_badge|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_row [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add0~17_sumout ),
	.cout(\u_input_badge|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add0~17 .extended_lut = "off";
defparam \u_input_badge|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N46
dffeas \u_input_badge|count_row[5] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u_input_badge|count_row[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_row[5] .is_wysiwyg = "true";
defparam \u_input_badge|count_row[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N48
cyclonev_lcell_comb \u_input_badge|Add0~5 (
// Equation(s):
// \u_input_badge|Add0~5_sumout  = SUM(( \u_input_badge|count_row [6] ) + ( GND ) + ( \u_input_badge|Add0~18  ))
// \u_input_badge|Add0~6  = CARRY(( \u_input_badge|count_row [6] ) + ( GND ) + ( \u_input_badge|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_row [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add0~5_sumout ),
	.cout(\u_input_badge|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add0~5 .extended_lut = "off";
defparam \u_input_badge|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N49
dffeas \u_input_badge|count_row[6] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u_input_badge|count_row[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_row[6] .is_wysiwyg = "true";
defparam \u_input_badge|count_row[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N51
cyclonev_lcell_comb \u_input_badge|Add0~13 (
// Equation(s):
// \u_input_badge|Add0~13_sumout  = SUM(( \u_input_badge|count_row [7] ) + ( GND ) + ( \u_input_badge|Add0~6  ))
// \u_input_badge|Add0~14  = CARRY(( \u_input_badge|count_row [7] ) + ( GND ) + ( \u_input_badge|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_row [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add0~13_sumout ),
	.cout(\u_input_badge|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add0~13 .extended_lut = "off";
defparam \u_input_badge|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N52
dffeas \u_input_badge|count_row[7] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u_input_badge|count_row[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_row[7] .is_wysiwyg = "true";
defparam \u_input_badge|count_row[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N54
cyclonev_lcell_comb \u_input_badge|Add0~9 (
// Equation(s):
// \u_input_badge|Add0~9_sumout  = SUM(( \u_input_badge|count_row [8] ) + ( GND ) + ( \u_input_badge|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_input_badge|count_row [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add0~9 .extended_lut = "off";
defparam \u_input_badge|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_input_badge|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N55
dffeas \u_input_badge|count_row[8] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal1~1_combout ),
	.sload(gnd),
	.ena(\u_input_badge|count_row[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_row [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_row[8] .is_wysiwyg = "true";
defparam \u_input_badge|count_row[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N0
cyclonev_lcell_comb \u_input_badge|Add3~25 (
// Equation(s):
// \u_input_badge|Add3~25_sumout  = SUM(( !\u_input_badge|count_col [7] $ (!\u_input_badge|count_row [0]) ) + ( !VCC ) + ( !VCC ))
// \u_input_badge|Add3~26  = CARRY(( !\u_input_badge|count_col [7] $ (!\u_input_badge|count_row [0]) ) + ( !VCC ) + ( !VCC ))
// \u_input_badge|Add3~27  = SHARE((\u_input_badge|count_col [7] & \u_input_badge|count_row [0]))

	.dataa(gnd),
	.datab(!\u_input_badge|count_col [7]),
	.datac(!\u_input_badge|count_row [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_input_badge|Add3~25_sumout ),
	.cout(\u_input_badge|Add3~26 ),
	.shareout(\u_input_badge|Add3~27 ));
// synopsys translate_off
defparam \u_input_badge|Add3~25 .extended_lut = "off";
defparam \u_input_badge|Add3~25 .lut_mask = 64'h0000030300003C3C;
defparam \u_input_badge|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N3
cyclonev_lcell_comb \u_input_badge|Add3~29 (
// Equation(s):
// \u_input_badge|Add3~29_sumout  = SUM(( !\u_input_badge|count_row [1] $ (!\u_input_badge|count_col [8]) ) + ( \u_input_badge|Add3~27  ) + ( \u_input_badge|Add3~26  ))
// \u_input_badge|Add3~30  = CARRY(( !\u_input_badge|count_row [1] $ (!\u_input_badge|count_col [8]) ) + ( \u_input_badge|Add3~27  ) + ( \u_input_badge|Add3~26  ))
// \u_input_badge|Add3~31  = SHARE((\u_input_badge|count_row [1] & \u_input_badge|count_col [8]))

	.dataa(!\u_input_badge|count_row [1]),
	.datab(gnd),
	.datac(!\u_input_badge|count_col [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add3~26 ),
	.sharein(\u_input_badge|Add3~27 ),
	.combout(),
	.sumout(\u_input_badge|Add3~29_sumout ),
	.cout(\u_input_badge|Add3~30 ),
	.shareout(\u_input_badge|Add3~31 ));
// synopsys translate_off
defparam \u_input_badge|Add3~29 .extended_lut = "off";
defparam \u_input_badge|Add3~29 .lut_mask = 64'h0000050500005A5A;
defparam \u_input_badge|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N6
cyclonev_lcell_comb \u_input_badge|Add3~33 (
// Equation(s):
// \u_input_badge|Add3~33_sumout  = SUM(( !\u_input_badge|count_row [2] $ (!\u_input_badge|count_row [0] $ (\u_input_badge|count_col [9])) ) + ( \u_input_badge|Add3~31  ) + ( \u_input_badge|Add3~30  ))
// \u_input_badge|Add3~34  = CARRY(( !\u_input_badge|count_row [2] $ (!\u_input_badge|count_row [0] $ (\u_input_badge|count_col [9])) ) + ( \u_input_badge|Add3~31  ) + ( \u_input_badge|Add3~30  ))
// \u_input_badge|Add3~35  = SHARE((!\u_input_badge|count_row [2] & (\u_input_badge|count_row [0] & \u_input_badge|count_col [9])) # (\u_input_badge|count_row [2] & ((\u_input_badge|count_col [9]) # (\u_input_badge|count_row [0]))))

	.dataa(gnd),
	.datab(!\u_input_badge|count_row [2]),
	.datac(!\u_input_badge|count_row [0]),
	.datad(!\u_input_badge|count_col [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add3~30 ),
	.sharein(\u_input_badge|Add3~31 ),
	.combout(),
	.sumout(\u_input_badge|Add3~33_sumout ),
	.cout(\u_input_badge|Add3~34 ),
	.shareout(\u_input_badge|Add3~35 ));
// synopsys translate_off
defparam \u_input_badge|Add3~33 .extended_lut = "off";
defparam \u_input_badge|Add3~33 .lut_mask = 64'h0000033F00003CC3;
defparam \u_input_badge|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N9
cyclonev_lcell_comb \u_input_badge|Add3~37 (
// Equation(s):
// \u_input_badge|Add3~37_sumout  = SUM(( !\u_input_badge|count_row [1] $ (!\u_input_badge|count_row [3]) ) + ( \u_input_badge|Add3~35  ) + ( \u_input_badge|Add3~34  ))
// \u_input_badge|Add3~38  = CARRY(( !\u_input_badge|count_row [1] $ (!\u_input_badge|count_row [3]) ) + ( \u_input_badge|Add3~35  ) + ( \u_input_badge|Add3~34  ))
// \u_input_badge|Add3~39  = SHARE((\u_input_badge|count_row [1] & \u_input_badge|count_row [3]))

	.dataa(!\u_input_badge|count_row [1]),
	.datab(gnd),
	.datac(!\u_input_badge|count_row [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add3~34 ),
	.sharein(\u_input_badge|Add3~35 ),
	.combout(),
	.sumout(\u_input_badge|Add3~37_sumout ),
	.cout(\u_input_badge|Add3~38 ),
	.shareout(\u_input_badge|Add3~39 ));
// synopsys translate_off
defparam \u_input_badge|Add3~37 .extended_lut = "off";
defparam \u_input_badge|Add3~37 .lut_mask = 64'h0000050500005A5A;
defparam \u_input_badge|Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N12
cyclonev_lcell_comb \u_input_badge|Add3~41 (
// Equation(s):
// \u_input_badge|Add3~41_sumout  = SUM(( !\u_input_badge|count_row [2] $ (!\u_input_badge|count_row [4]) ) + ( \u_input_badge|Add3~39  ) + ( \u_input_badge|Add3~38  ))
// \u_input_badge|Add3~42  = CARRY(( !\u_input_badge|count_row [2] $ (!\u_input_badge|count_row [4]) ) + ( \u_input_badge|Add3~39  ) + ( \u_input_badge|Add3~38  ))
// \u_input_badge|Add3~43  = SHARE((\u_input_badge|count_row [2] & \u_input_badge|count_row [4]))

	.dataa(gnd),
	.datab(!\u_input_badge|count_row [2]),
	.datac(gnd),
	.datad(!\u_input_badge|count_row [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add3~38 ),
	.sharein(\u_input_badge|Add3~39 ),
	.combout(),
	.sumout(\u_input_badge|Add3~41_sumout ),
	.cout(\u_input_badge|Add3~42 ),
	.shareout(\u_input_badge|Add3~43 ));
// synopsys translate_off
defparam \u_input_badge|Add3~41 .extended_lut = "off";
defparam \u_input_badge|Add3~41 .lut_mask = 64'h00000033000033CC;
defparam \u_input_badge|Add3~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N15
cyclonev_lcell_comb \u_input_badge|Add3~45 (
// Equation(s):
// \u_input_badge|Add3~45_sumout  = SUM(( !\u_input_badge|count_row [5] $ (!\u_input_badge|count_row [3]) ) + ( \u_input_badge|Add3~43  ) + ( \u_input_badge|Add3~42  ))
// \u_input_badge|Add3~46  = CARRY(( !\u_input_badge|count_row [5] $ (!\u_input_badge|count_row [3]) ) + ( \u_input_badge|Add3~43  ) + ( \u_input_badge|Add3~42  ))
// \u_input_badge|Add3~47  = SHARE((\u_input_badge|count_row [5] & \u_input_badge|count_row [3]))

	.dataa(!\u_input_badge|count_row [5]),
	.datab(gnd),
	.datac(!\u_input_badge|count_row [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add3~42 ),
	.sharein(\u_input_badge|Add3~43 ),
	.combout(),
	.sumout(\u_input_badge|Add3~45_sumout ),
	.cout(\u_input_badge|Add3~46 ),
	.shareout(\u_input_badge|Add3~47 ));
// synopsys translate_off
defparam \u_input_badge|Add3~45 .extended_lut = "off";
defparam \u_input_badge|Add3~45 .lut_mask = 64'h0000050500005A5A;
defparam \u_input_badge|Add3~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N18
cyclonev_lcell_comb \u_input_badge|Add3~1 (
// Equation(s):
// \u_input_badge|Add3~1_sumout  = SUM(( !\u_input_badge|count_row [4] $ (!\u_input_badge|count_row [6]) ) + ( \u_input_badge|Add3~47  ) + ( \u_input_badge|Add3~46  ))
// \u_input_badge|Add3~2  = CARRY(( !\u_input_badge|count_row [4] $ (!\u_input_badge|count_row [6]) ) + ( \u_input_badge|Add3~47  ) + ( \u_input_badge|Add3~46  ))
// \u_input_badge|Add3~3  = SHARE((\u_input_badge|count_row [4] & \u_input_badge|count_row [6]))

	.dataa(gnd),
	.datab(!\u_input_badge|count_row [4]),
	.datac(!\u_input_badge|count_row [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add3~46 ),
	.sharein(\u_input_badge|Add3~47 ),
	.combout(),
	.sumout(\u_input_badge|Add3~1_sumout ),
	.cout(\u_input_badge|Add3~2 ),
	.shareout(\u_input_badge|Add3~3 ));
// synopsys translate_off
defparam \u_input_badge|Add3~1 .extended_lut = "off";
defparam \u_input_badge|Add3~1 .lut_mask = 64'h0000030300003C3C;
defparam \u_input_badge|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N21
cyclonev_lcell_comb \u_input_badge|Add3~17 (
// Equation(s):
// \u_input_badge|Add3~17_sumout  = SUM(( !\u_input_badge|count_row [5] $ (!\u_input_badge|count_row [7]) ) + ( \u_input_badge|Add3~3  ) + ( \u_input_badge|Add3~2  ))
// \u_input_badge|Add3~18  = CARRY(( !\u_input_badge|count_row [5] $ (!\u_input_badge|count_row [7]) ) + ( \u_input_badge|Add3~3  ) + ( \u_input_badge|Add3~2  ))
// \u_input_badge|Add3~19  = SHARE((\u_input_badge|count_row [5] & \u_input_badge|count_row [7]))

	.dataa(!\u_input_badge|count_row [5]),
	.datab(gnd),
	.datac(!\u_input_badge|count_row [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add3~2 ),
	.sharein(\u_input_badge|Add3~3 ),
	.combout(),
	.sumout(\u_input_badge|Add3~17_sumout ),
	.cout(\u_input_badge|Add3~18 ),
	.shareout(\u_input_badge|Add3~19 ));
// synopsys translate_off
defparam \u_input_badge|Add3~17 .extended_lut = "off";
defparam \u_input_badge|Add3~17 .lut_mask = 64'h0000050500005A5A;
defparam \u_input_badge|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N24
cyclonev_lcell_comb \u_input_badge|Add3~21 (
// Equation(s):
// \u_input_badge|Add3~21_sumout  = SUM(( !\u_input_badge|count_row [8] $ (!\u_input_badge|count_row [6]) ) + ( \u_input_badge|Add3~19  ) + ( \u_input_badge|Add3~18  ))
// \u_input_badge|Add3~22  = CARRY(( !\u_input_badge|count_row [8] $ (!\u_input_badge|count_row [6]) ) + ( \u_input_badge|Add3~19  ) + ( \u_input_badge|Add3~18  ))
// \u_input_badge|Add3~23  = SHARE((\u_input_badge|count_row [8] & \u_input_badge|count_row [6]))

	.dataa(gnd),
	.datab(!\u_input_badge|count_row [8]),
	.datac(!\u_input_badge|count_row [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add3~18 ),
	.sharein(\u_input_badge|Add3~19 ),
	.combout(),
	.sumout(\u_input_badge|Add3~21_sumout ),
	.cout(\u_input_badge|Add3~22 ),
	.shareout(\u_input_badge|Add3~23 ));
// synopsys translate_off
defparam \u_input_badge|Add3~21 .extended_lut = "off";
defparam \u_input_badge|Add3~21 .lut_mask = 64'h0000030300003C3C;
defparam \u_input_badge|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N27
cyclonev_lcell_comb \u_input_badge|Add3~9 (
// Equation(s):
// \u_input_badge|Add3~9_sumout  = SUM(( \u_input_badge|count_row [7] ) + ( \u_input_badge|Add3~23  ) + ( \u_input_badge|Add3~22  ))
// \u_input_badge|Add3~10  = CARRY(( \u_input_badge|count_row [7] ) + ( \u_input_badge|Add3~23  ) + ( \u_input_badge|Add3~22  ))
// \u_input_badge|Add3~11  = SHARE(GND)

	.dataa(!\u_input_badge|count_row [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add3~22 ),
	.sharein(\u_input_badge|Add3~23 ),
	.combout(),
	.sumout(\u_input_badge|Add3~9_sumout ),
	.cout(\u_input_badge|Add3~10 ),
	.shareout(\u_input_badge|Add3~11 ));
// synopsys translate_off
defparam \u_input_badge|Add3~9 .extended_lut = "off";
defparam \u_input_badge|Add3~9 .lut_mask = 64'h0000000000005555;
defparam \u_input_badge|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N30
cyclonev_lcell_comb \u_input_badge|Add3~5 (
// Equation(s):
// \u_input_badge|Add3~5_sumout  = SUM(( \u_input_badge|count_row [8] ) + ( \u_input_badge|Add3~11  ) + ( \u_input_badge|Add3~10  ))
// \u_input_badge|Add3~6  = CARRY(( \u_input_badge|count_row [8] ) + ( \u_input_badge|Add3~11  ) + ( \u_input_badge|Add3~10  ))
// \u_input_badge|Add3~7  = SHARE(GND)

	.dataa(gnd),
	.datab(!\u_input_badge|count_row [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add3~10 ),
	.sharein(\u_input_badge|Add3~11 ),
	.combout(),
	.sumout(\u_input_badge|Add3~5_sumout ),
	.cout(\u_input_badge|Add3~6 ),
	.shareout(\u_input_badge|Add3~7 ));
// synopsys translate_off
defparam \u_input_badge|Add3~5 .extended_lut = "off";
defparam \u_input_badge|Add3~5 .lut_mask = 64'h0000000000003333;
defparam \u_input_badge|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X42_Y30_N32
dffeas \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N33
cyclonev_lcell_comb \u_input_badge|Add3~13 (
// Equation(s):
// \u_input_badge|Add3~13_sumout  = SUM(( GND ) + ( \u_input_badge|Add3~7  ) + ( \u_input_badge|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_input_badge|Add3~6 ),
	.sharein(\u_input_badge|Add3~7 ),
	.combout(),
	.sumout(\u_input_badge|Add3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|Add3~13 .extended_lut = "off";
defparam \u_input_badge|Add3~13 .lut_mask = 64'h0000000000000000;
defparam \u_input_badge|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X42_Y30_N35
dffeas \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N3
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3] = ( !\u_input_badge|Add3~9_sumout  & ( \u_input_badge|Add3~1_sumout  & ( (\u_input_badge|Add3~21_sumout  & (\u_input_badge|Add3~5_sumout  & 
// (!\u_input_badge|Add3~17_sumout  & !\u_input_badge|Add3~13_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~21_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~17_sumout ),
	.datad(!\u_input_badge|Add3~13_sumout ),
	.datae(!\u_input_badge|Add3~9_sumout ),
	.dataf(!\u_input_badge|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] .lut_mask = 64'h0000000010000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N34
dffeas \u_input_badge|count_col[1]~DUPLICATE (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u_input_badge|count_col[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N46
dffeas \u_input_badge|count_col[5]~DUPLICATE (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u_input_badge|count_col[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "FFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFFE0000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000003FFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFF8000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000FFFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFFE000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF000003FFFFFFFFFFFFFFFFFF07FFFFFFE03FFFFFE07FFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "FFFFFFFFFFF800000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFFFFFFFFFFFFFFFFFF07FFFFFF803FFFFFE0FFFFFFFFFFFFFFFFFFFFFE00000001FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00003FFFFFFFFFFFFFFFFFFF07FFFFFE007FFFFFC0FFFFFFFFFFFFFFFFFFFFFF80000001FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00007FFFFFFFFFFFFFFFFFFF07FFFFFC01FFFFFF81FFFFFFFFFFFFFFFFFFFFFFE0000001FFE000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000FFE0001FFFFFFFFFFFFFFFFFFFF07FFFFF007FFFFFF01FFFFFFFFFFFFFFFFFFFFFFF8000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0007FFFFFFFFFFFFFFFFFFFF07FFFFE01FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFE000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000FFFFFFFFFFFFFFFFFFFFF07FFFFC07FFFFFF807FFFFFFFFFFFFFFFFFFFFFFFF800000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000001FFE001FFFFFFFFFFFFFFFFFFFFF07FFFF81FFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFC00000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF03FFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF07FFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N9
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3] = ( !\u_input_badge|Add3~17_sumout  & ( \u_input_badge|Add3~5_sumout  & ( (!\u_input_badge|Add3~13_sumout  & (\u_input_badge|Add3~1_sumout  & 
// (\u_input_badge|Add3~9_sumout  & \u_input_badge|Add3~21_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~13_sumout ),
	.datab(!\u_input_badge|Add3~1_sumout ),
	.datac(!\u_input_badge|Add3~9_sumout ),
	.datad(!\u_input_badge|Add3~21_sumout ),
	.datae(!\u_input_badge|Add3~17_sumout ),
	.dataf(!\u_input_badge|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] .lut_mask = 64'h0000000000020000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "0000000000000000000000000000000000000000000000000000000001FFE03FFFFFFFE000000000000000000FFFFFFFF80FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFE00000000000000000000FFFFFFFE0FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF3FFFFFFF0000000000000000000001FFFFFFF9FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "000000000000000000000000007FFFFFFFFF800000000000000000000001FFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC0000000000000000000000007FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFE00000000000000000000000000FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "FF0000000000000000000000000001FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030003FFFFFFC00000000000000000000000000007FFFFFF8001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078001FFFFFF000000000000000000000000000001FFFFFF0003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC003FFFFF80000000000000000000000000000003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "FFFFF8007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE00FFFFFE00000000000000000000000000000000FFFFFE00FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF01FFFFF8000000000000000000000000000000003FFFFF01FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFFE0000000000000000000000000000000000FFFFFC3FFC000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y30_N29
dffeas \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N26
dffeas \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N30
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3] = ( \u_input_badge|Add3~5_sumout  & ( !\u_input_badge|Add3~13_sumout  & ( (!\u_input_badge|Add3~17_sumout  & (!\u_input_badge|Add3~9_sumout  & 
// (\u_input_badge|Add3~1_sumout  & !\u_input_badge|Add3~21_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~17_sumout ),
	.datab(!\u_input_badge|Add3~9_sumout ),
	.datac(!\u_input_badge|Add3~1_sumout ),
	.datad(!\u_input_badge|Add3~21_sumout ),
	.datae(!\u_input_badge|Add3~5_sumout ),
	.dataf(!\u_input_badge|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] .lut_mask = 64'h0000080000000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N40
dffeas \u_input_badge|count_col[3]~DUPLICATE (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_input_badge|Equal0~2_combout ),
	.sload(gnd),
	.ena(\u_input_badge|u_test|data_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|count_col[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|count_col[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u_input_badge|count_col[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000003FFE0FFE0FFE003FFFFE00007FFFFFC0000000FFFFF8001FFFFFFFFFFF80000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000003FFE0FFE0FFE003FFFF80180FFFFFF800001003FFFF80000000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE003FFFE00780FFFFFF800001C00FFFFC0000000000000000000001FFE00000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE007FFF801F81FFFFFF800001F003FFFC0000000000000000000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000000FFF8FFE0FFE007FFE007F81FFFFFF800001FC00FFFC0000000000000000000001FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000FFF8FFE0FFE007FF801FF83FFFFFF800001FF003FFC0000000000000000000001FFE0000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "000000000000000000000000000000000000000FFFF0000000007FF8FFE0FFE007FE007FF83FFFFFF800001FFC00FFC001FFFFFFFFFFF80000001FFFE000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF0000000003FF0FFE0FFE007F801FFF83FFF3FF800001FFF003FC001FFFFFFFFFFF80000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF0000000003FC0FFE0FFE007E007FFF03FFC3FF800001FFFC00FC001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "000001FFFFF8000000001F00FFE0FFE007801FFFF03FF83FF800001FFFF003C001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000001C00FFE0FFE006007FFFF03FF83FF800001FFFFC00C001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000800FFE0FFE00001FFFFF03FF83FF820000FFFFF000001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N36
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3] = ( \u_input_badge|Add3~1_sumout  & ( !\u_input_badge|Add3~17_sumout  & ( (\u_input_badge|Add3~5_sumout  & (!\u_input_badge|Add3~21_sumout  & 
// (\u_input_badge|Add3~9_sumout  & !\u_input_badge|Add3~13_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~5_sumout ),
	.datab(!\u_input_badge|Add3~21_sumout ),
	.datac(!\u_input_badge|Add3~9_sumout ),
	.datad(!\u_input_badge|Add3~13_sumout ),
	.datae(!\u_input_badge|Add3~1_sumout ),
	.dataf(!\u_input_badge|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] .lut_mask = 64'h0000040000000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "0000000000000007FFF0000000000000001FFFFF81FFFFFFFFFFFF03FFFFF0000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000000000000007FFFFC0FFFFFFFFFFFE07FFFFC0000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC00000000000000003FFFFE07FFFFFFFFFFC0FFFFF800000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000003F800000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "0001FFFFF000003FF800001FFFFF000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF8000007FC000000000FFFFF800003FF800003FFFFE000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003803FFF000000FFE0000000007FFFFC00003FF800007FFFFC000000000000000001FFF8038000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F03FFE000001FFF0000000007FFFFE00003FF80000FFFFFC0000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "00000000000000FFFC0FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC7FFE000001FFF0000000003FFFFF00003FF80001FFFFF80000000000000000007FFC7FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000001FFF0000000003FFFFFFFF83FF83FFFFFFFF80000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000003FFFFFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE00000000000000000000FFFFFF0000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N48
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168~portadataout  & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232~portadataout )))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232~portadataout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168~portadataout )) 
// # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 .lut_mask = 64'h0053F0530F53FF53;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N20
dffeas \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N51
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3] = ( !\u_input_badge|Add3~21_sumout  & ( \u_input_badge|Add3~1_sumout  & ( (!\u_input_badge|Add3~13_sumout  & (\u_input_badge|Add3~17_sumout  & 
// (\u_input_badge|Add3~5_sumout  & \u_input_badge|Add3~9_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~13_sumout ),
	.datab(!\u_input_badge|Add3~17_sumout ),
	.datac(!\u_input_badge|Add3~5_sumout ),
	.datad(!\u_input_badge|Add3~9_sumout ),
	.datae(!\u_input_badge|Add3~21_sumout ),
	.dataf(!\u_input_badge|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] .lut_mask = 64'h0000000000020000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "000000FFFFC1FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFCFFFF800000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000003FFFE7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000001FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFE000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000FFFFFFFC00000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000FFFFFE00000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000FFFFFC0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000001FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "0000000000000000001FFFE00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000007FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF800000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000003FFFC0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFF0000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N24
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3] = ( \u_input_badge|Add3~5_sumout  & ( !\u_input_badge|Add3~13_sumout  & ( (!\u_input_badge|Add3~9_sumout  & (\u_input_badge|Add3~1_sumout  & 
// (\u_input_badge|Add3~17_sumout  & \u_input_badge|Add3~21_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~1_sumout ),
	.datac(!\u_input_badge|Add3~17_sumout ),
	.datad(!\u_input_badge|Add3~21_sumout ),
	.datae(!\u_input_badge|Add3~5_sumout ),
	.dataf(!\u_input_badge|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] .lut_mask = 64'h0000000200000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000001FF9FFE000000000FFE00000000000000000003FF80000000000000000000000000000000FFFBFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE000000001FFE00000000000000000003FF80000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC000000001FFF00000000000000000003FF800000000000000000000000000000007FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC000000001FFF00000000007FFFFFFF83FF83FFFFFFFFFFFE0000000000000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF81FFFFFFFFFFFF8000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF807FFFFFFFFFFFE000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "000000003FFFFF0000000003F3F00000000007FFFFFFF83FF801FFFFFFFFFFFF800000000000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF0000000003F3F00000000007FFFFFFF83FF8007FFFFFFFFFFFE00000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000003F3F00000000007FFFFFFF83FF8001FFFFFFFFFFFF80000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000003F3F00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "FFFF07FFFFFFF83FF8300FFFFFFFFFFFFE0000000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE0000000003F3F0003FFFFF07FFFFFFF83FF83C07FFFFFFFFFFFF80000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF00FFFFFFF07FFFFFFF83FF83F03FFFFFFFFFFFFE0000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF0FFFFFFFF07FFFFFFF83FF83F81FFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N18
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3] = ( \u_input_badge|Add3~5_sumout  & ( !\u_input_badge|Add3~13_sumout  & ( (\u_input_badge|Add3~9_sumout  & (\u_input_badge|Add3~1_sumout  & 
// (\u_input_badge|Add3~17_sumout  & \u_input_badge|Add3~21_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~1_sumout ),
	.datac(!\u_input_badge|Add3~17_sumout ),
	.datad(!\u_input_badge|Add3~21_sumout ),
	.datae(!\u_input_badge|Add3~5_sumout ),
	.dataf(!\u_input_badge|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] .lut_mask = 64'h0000000100000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "000000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C001FF000780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FE001FF800FFC001C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FE003FF800FFC001FC000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE007FFFFFFFFFFFFC007FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFE007FFFFFFFFFFFFC00FFE000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N57
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3] = ( !\u_input_badge|Add3~21_sumout  & ( \u_input_badge|Add3~1_sumout  & ( (!\u_input_badge|Add3~9_sumout  & (\u_input_badge|Add3~17_sumout  & 
// (!\u_input_badge|Add3~13_sumout  & \u_input_badge|Add3~5_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~17_sumout ),
	.datac(!\u_input_badge|Add3~13_sumout ),
	.datad(!\u_input_badge|Add3~5_sumout ),
	.datae(!\u_input_badge|Add3~21_sumout ),
	.dataf(!\u_input_badge|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] .lut_mask = 64'h0000000000200000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "0000000000000000000000000000000000000001FFF00001FFF00000FFE0FFE000000000001FF83FF83F00000000000001FFFFFFFFFFF80000001FFF000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00001FFF00000FFE0FFE000000000000FF83FF83F80000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00000FFF80000FFE0FFE000000000000FF83FF83FC0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "000000007FF00000FFF80000FFE0FFE0000000000007F83FF83FE0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000007FFC0000FFE0FFE0000000000003F83FF83FE0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0000000000001F83FF83FF0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "000000000000783FF83FF0000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000001FFF0000FFE0FFE0000000000000183FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000001FFF0000FFE0FFE0000000000000003FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFF8000FFE0FFE0000000000800003FF83FF80000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000000FFF8000FFE0FFE0000000003800003FF83FF8180000000001FFFFFFFFFFF80000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE0000007FFC000FFE0FFE000000000F800003FF8FFF81E00000000000000000000000000000FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE000000003F800003FFBFFF81F80000000000000000000000000000FFFFFC00000";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N36
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216~portadataout  & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184~portadataout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184~portadataout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216~portadataout  & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N57
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3] = ( !\u_input_badge|Add3~13_sumout  & ( \u_input_badge|Add3~5_sumout  & ( (!\u_input_badge|Add3~21_sumout  & (!\u_input_badge|Add3~1_sumout  & 
// (\u_input_badge|Add3~17_sumout  & !\u_input_badge|Add3~9_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~21_sumout ),
	.datab(!\u_input_badge|Add3~1_sumout ),
	.datac(!\u_input_badge|Add3~17_sumout ),
	.datad(!\u_input_badge|Add3~9_sumout ),
	.datae(!\u_input_badge|Add3~13_sumout ),
	.dataf(!\u_input_badge|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] .lut_mask = 64'h0000000008000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE00000000FF800003FFFFFF81FE0000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE00000003FF800003FFFFFF81FF8000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE0000000FFF800003FFFFFF01FFE000000000000000000000000000FFFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE0000003FFF000003FFFFFF01FFF80000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE000000FFFF000003FFFFFE01FFFE0000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000007FFC00FFE0FFE000003FFFF000003FFFFFE01FFFF8000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "000003FFFFE00000003FFE00FFE0FFE00000FFFFF00000FFFFFFC01FFFFE000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000003FFE00FFE0FFE00003FFFFE00003FFFFFF800FFFFF800001FFFFFFFFFFF80000000FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000001FFF00FFE0FFE0000FFFFFC0000FFFFFFF0007FFFFE00001FFFFFFFFFFF80000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000001FFF00FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "003FFFFFC0003FFFFFFC0007FFFFF80001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE0007FFFFF8000FFFFFFF00001FFFFFC0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE000FFFFFE0001FFFFFFC00000FFFFFE0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000007FFC0FFE0FFE001FFFFF80003FFFFFF0000003FFFFF00";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N39
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3] = ( \u_input_badge|Add3~17_sumout  & ( !\u_input_badge|Add3~1_sumout  & ( (\u_input_badge|Add3~5_sumout  & (!\u_input_badge|Add3~21_sumout  & 
// (!\u_input_badge|Add3~13_sumout  & \u_input_badge|Add3~9_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~5_sumout ),
	.datab(!\u_input_badge|Add3~21_sumout ),
	.datac(!\u_input_badge|Add3~13_sumout ),
	.datad(!\u_input_badge|Add3~9_sumout ),
	.datae(!\u_input_badge|Add3~17_sumout ),
	.dataf(!\u_input_badge|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] .lut_mask = 64'h0000004000000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "07FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000001FFFE0038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E01FFFE000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF00FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F83FFFC000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF83FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF8000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000003FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000001FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFE0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000000FFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000007FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF80000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000000FFFFFC0000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFC00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF800000000000003FFFFFF07FFFFFFFFFFFFC1FFFFFF800000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8000000000000007FFFFF03FFFFFFFFFFFF81FFFFFC000000000000003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3] = ( !\u_input_badge|Add3~1_sumout  & ( \u_input_badge|Add3~21_sumout  & ( (!\u_input_badge|Add3~9_sumout  & (\u_input_badge|Add3~17_sumout  & 
// (\u_input_badge|Add3~5_sumout  & !\u_input_badge|Add3~13_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~17_sumout ),
	.datac(!\u_input_badge|Add3~5_sumout ),
	.datad(!\u_input_badge|Add3~13_sumout ),
	.datae(!\u_input_badge|Add3~1_sumout ),
	.dataf(!\u_input_badge|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] .lut_mask = 64'h0000000002000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "FFF8000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000001FFEFFFFFFFFF07FFFFFFF83FF83FC1FFFFFFFFFFFFFE000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000FFFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFF800000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF800000000007FFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFFE00000000000001FFC0000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000003FFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFF80000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000001FFFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFFE0000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000FFFFFFFFFFFFF07FFFFFFF83FF83FF87FFFFFFFFFFFFFFF8000000000000FFE000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "000000000000000000000000000000000000000F01FFE0000000003FFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFE000000000000FFF01E000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE000000001FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFF800000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000000007FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFFE000000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "0000001FFFFFC00000001FFFFFFFFFFFFFFF07FFFFFFF83FF87FF83FFFFFFFFFFFFFFFFF800000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000000FFFFFFFFFFFFFFFF07FFFFFFF83FF9FFF83FFFFFFFFFFFFFFFFFE00000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000003FFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFF80000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N48
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3] = ( !\u_input_badge|Add3~1_sumout  & ( \u_input_badge|Add3~21_sumout  & ( (!\u_input_badge|Add3~13_sumout  & (\u_input_badge|Add3~17_sumout  & 
// (\u_input_badge|Add3~9_sumout  & \u_input_badge|Add3~5_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~13_sumout ),
	.datab(!\u_input_badge|Add3~17_sumout ),
	.datac(!\u_input_badge|Add3~9_sumout ),
	.datad(!\u_input_badge|Add3~5_sumout ),
	.datae(!\u_input_badge|Add3~1_sumout ),
	.dataf(!\u_input_badge|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] .lut_mask = 64'h0000000000020000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000007F000FFE03FFFFFFFFFFFFFFC0FFE001FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFF7FFFFFFFFFFFFFFFFDFFE001FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF800FFFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "F8007FFFFFFFFFFFFFFFFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFFFFFFFFFFFFFFFFFF80FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE1FFFFFFFFFFFFFFFFFFFFFFFFFF0FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0007FFFFFFFFFFFFC0000007FFFFFFFFFFFFE001F000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FFFFFFFFFFC00000000003FFFFFFFFFFC001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FFFFFFFFF00000000000001FFFFFFFFFC003FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFE0000000000000000FFFFFFFFE007FF0000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N6
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208~portadataout ) 
// ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208~portadataout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176~portadataout ))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 .lut_mask = 64'h550F550F330033FF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N23
dffeas \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N6
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3] = ( !\u_input_badge|Add3~1_sumout  & ( \u_input_badge|Add3~5_sumout  & ( (!\u_input_badge|Add3~9_sumout  & (!\u_input_badge|Add3~13_sumout  & 
// (!\u_input_badge|Add3~21_sumout  & !\u_input_badge|Add3~17_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~13_sumout ),
	.datac(!\u_input_badge|Add3~21_sumout ),
	.datad(!\u_input_badge|Add3~17_sumout ),
	.datae(!\u_input_badge|Add3~1_sumout ),
	.dataf(!\u_input_badge|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] .lut_mask = 64'h0000000080000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "0007FFFFE01FF83FF838000FFFFFC00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0001FFFFFC01FF83FF83E0007FFFFF00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0007FFFFF801FF83FF83F0003FFFFFC0001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE001FFFFFF000FF83FF83F8001FFFFFF00";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "01FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000FFE0FFE007FFFFFE0007F83FF83FC000FFFFFFC001FFFFFFFFFFF80000007FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000001FFFFFF80007F83FF83FE0003FFFFFF0000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC000000000000000000007FFFFFE00003F83FF83FF0000FFFFFFC000000000000000000007FF800000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000001FFFFFF800000F83FF83FF00003FFFFFF000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000003FFFFFE000000783FF83FF00000FFFFFF800000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000000000000000007FFFFF8000000183FF83FF800003FFFFFE0000000000000000000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "00000000000000000000000000000000000000001FFE0000000000000000000FFFFFE0000000003FF83FF800000FFFFFE0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000001FFFFF80000000003FF83FF8000003FFFFF0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000003FFFFE00600000003FF83FF8000C00FFFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N0
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3] = ( !\u_input_badge|Add3~1_sumout  & ( \u_input_badge|Add3~9_sumout  & ( (\u_input_badge|Add3~21_sumout  & (\u_input_badge|Add3~5_sumout  & 
// (!\u_input_badge|Add3~13_sumout  & !\u_input_badge|Add3~17_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~21_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~13_sumout ),
	.datad(!\u_input_badge|Add3~17_sumout ),
	.datae(!\u_input_badge|Add3~1_sumout ),
	.dataf(!\u_input_badge|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] .lut_mask = 64'h0000000010000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFCFFFFF800000000000000000000000000000000003FFFFE7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF000000000000000000000000000000000001FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFC0000000000000000000000000000000000007FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC00000000000000000000000000000000000000007FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020003FFFF000000000000000000000000000000000000000001FFFFC000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007800FFFFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "07FFFFFF007FFFFFFFFFFC01FFFFFFC000000FFFFE001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC01FFFF80000007FFFFFF00FFFFFFFFFFFE01FFFFFFC0000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE03FFFF00000007FFFFFF01FFFFFFFFFFFF01FFFFFFC0000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF87FFFE00000007FFFFFF03FFFFFFFFFFFF81FFFFFFC0";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N48
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3] = ( !\u_input_badge|Add3~9_sumout  & ( \u_input_badge|Add3~21_sumout  & ( (\u_input_badge|Add3~5_sumout  & (!\u_input_badge|Add3~17_sumout  & 
// (!\u_input_badge|Add3~1_sumout  & !\u_input_badge|Add3~13_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~5_sumout ),
	.datab(!\u_input_badge|Add3~17_sumout ),
	.datac(!\u_input_badge|Add3~1_sumout ),
	.datad(!\u_input_badge|Add3~13_sumout ),
	.datae(!\u_input_badge|Add3~9_sumout ),
	.dataf(!\u_input_badge|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] .lut_mask = 64'h0000000040000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0007FFFFFFFFFFFFFFFFFFFF07FFFC1FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "000007FFFC1FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFFBFF83FFFFFFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "FFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFE3FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000003800000FFE0FFE000000000003FF83FF800000000000000000000000000000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000007800000FFE0FFE000000000003FF83FF800000000000000000000000000000000001FFFFF000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFF000001FC00000FFE0FFE000000000003FF83FF820000000000000000000000000000000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000007FE00000FFE0FFE000000000001FF83FF838000000000000000000000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFE00000FFE0FFE000000000001FF83FF83E000000000000000000000000000000001FFFF000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N51
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3] = ( !\u_input_badge|Add3~21_sumout  & ( \u_input_badge|Add3~9_sumout  & ( (\u_input_badge|Add3~5_sumout  & (!\u_input_badge|Add3~17_sumout  & 
// (!\u_input_badge|Add3~13_sumout  & !\u_input_badge|Add3~1_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~5_sumout ),
	.datab(!\u_input_badge|Add3~17_sumout ),
	.datac(!\u_input_badge|Add3~13_sumout ),
	.datad(!\u_input_badge|Add3~1_sumout ),
	.datae(!\u_input_badge|Add3~21_sumout ),
	.dataf(!\u_input_badge|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] .lut_mask = 64'h0000000040000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "0000000000000000000000000000000000000000000FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF80000003FBF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "000000000000FFFF80000001FFF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF00000001FFF00000000007FFFFFFF83FF83FFFFFFFE000000000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000001FFE00000000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000FFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000007FC00000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000003F000000000007FFFFFFF83FF83FFFFFFFC00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000800FFF0000000003F000000000000000000003FF80000000000000000000000000000001FFF0020000000000000000000000000000000000000000000000000000000000000000000000000000000001F81FFF0000000007FC00000000000000000003FF80000000000000000000000000000001FFF03F000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N42
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224~portadataout )))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224~portadataout )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224~portadataout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224~portadataout  & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 .lut_mask = 64'h500350F35F035FF3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout  & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 .lut_mask = 64'h111103CFDDDD03CF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N27
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  = (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]))

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 .lut_mask = 64'h2020202020202020;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N45
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3] = ( \u_input_badge|Add3~21_sumout  & ( !\u_input_badge|Add3~17_sumout  & ( (!\u_input_badge|Add3~9_sumout  & (!\u_input_badge|Add3~5_sumout  & 
// (\u_input_badge|Add3~1_sumout  & \u_input_badge|Add3~13_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~1_sumout ),
	.datad(!\u_input_badge|Add3~13_sumout ),
	.datae(!\u_input_badge|Add3~21_sumout ),
	.dataf(!\u_input_badge|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] .lut_mask = 64'h0000000800000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,\u_input_badge|count_col [4],
\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 12;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 4095;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 12;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N48
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3] = ( !\u_input_badge|Add3~9_sumout  & ( !\u_input_badge|Add3~1_sumout  & ( (\u_input_badge|Add3~13_sumout  & (!\u_input_badge|Add3~5_sumout  & 
// (!\u_input_badge|Add3~21_sumout  & !\u_input_badge|Add3~17_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~13_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~21_sumout ),
	.datad(!\u_input_badge|Add3~17_sumout ),
	.datae(!\u_input_badge|Add3~9_sumout ),
	.dataf(!\u_input_badge|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] .lut_mask = 64'h4000000000000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3] = ( !\u_input_badge|Add3~5_sumout  & ( \u_input_badge|Add3~13_sumout  & ( (!\u_input_badge|Add3~21_sumout  & (!\u_input_badge|Add3~1_sumout  & 
// (!\u_input_badge|Add3~9_sumout  & \u_input_badge|Add3~17_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~21_sumout ),
	.datab(!\u_input_badge|Add3~1_sumout ),
	.datac(!\u_input_badge|Add3~9_sumout ),
	.datad(!\u_input_badge|Add3~17_sumout ),
	.datae(!\u_input_badge|Add3~5_sumout ),
	.dataf(!\u_input_badge|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] .lut_mask = 64'h0000000000800000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N42
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3] = ( \u_input_badge|Add3~17_sumout  & ( !\u_input_badge|Add3~21_sumout  & ( (!\u_input_badge|Add3~9_sumout  & (!\u_input_badge|Add3~5_sumout  & 
// (\u_input_badge|Add3~13_sumout  & \u_input_badge|Add3~1_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~13_sumout ),
	.datad(!\u_input_badge|Add3~1_sumout ),
	.datae(!\u_input_badge|Add3~17_sumout ),
	.dataf(!\u_input_badge|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] .lut_mask = 64'h0000000800000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N33
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3] = ( \u_input_badge|Add3~13_sumout  & ( !\u_input_badge|Add3~5_sumout  & ( (!\u_input_badge|Add3~17_sumout  & (!\u_input_badge|Add3~9_sumout  & 
// (!\u_input_badge|Add3~21_sumout  & \u_input_badge|Add3~1_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~17_sumout ),
	.datab(!\u_input_badge|Add3~9_sumout ),
	.datac(!\u_input_badge|Add3~21_sumout ),
	.datad(!\u_input_badge|Add3~1_sumout ),
	.datae(!\u_input_badge|Add3~13_sumout ),
	.dataf(!\u_input_badge|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .lut_mask = 64'h0000008000000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N42
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272~portadataout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a256~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a272~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a280~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 .lut_mask = 64'h5300530F53F053FF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N42
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3] = ( !\u_input_badge|Add3~9_sumout  & ( !\u_input_badge|Add3~1_sumout  & ( (\u_input_badge|Add3~13_sumout  & (!\u_input_badge|Add3~5_sumout  & 
// (\u_input_badge|Add3~21_sumout  & !\u_input_badge|Add3~17_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~13_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~21_sumout ),
	.datad(!\u_input_badge|Add3~17_sumout ),
	.datae(!\u_input_badge|Add3~9_sumout ),
	.dataf(!\u_input_badge|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] .lut_mask = 64'h0400000000000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N48
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout  = ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288~portadataout ))))) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296~portadataout 
// ))))) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13 .extended_lut = "on";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13 .lut_mask = 64'h0055005504040404;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N0
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3] = ( !\u_input_badge|Add3~5_sumout  & ( !\u_input_badge|Add3~13_sumout  & ( (!\u_input_badge|Add3~9_sumout  & (!\u_input_badge|Add3~1_sumout  & 
// (!\u_input_badge|Add3~17_sumout  & !\u_input_badge|Add3~21_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~1_sumout ),
	.datac(!\u_input_badge|Add3~17_sumout ),
	.datad(!\u_input_badge|Add3~21_sumout ),
	.datae(!\u_input_badge|Add3~5_sumout ),
	.dataf(!\u_input_badge|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] .lut_mask = 64'h8000000000000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N36
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w [3] = ( !\u_input_badge|Add3~9_sumout  & ( \u_input_badge|Add3~21_sumout  & ( (!\u_input_badge|Add3~5_sumout  & (!\u_input_badge|Add3~1_sumout  & 
// (!\u_input_badge|Add3~13_sumout  & !\u_input_badge|Add3~17_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~5_sumout ),
	.datab(!\u_input_badge|Add3~1_sumout ),
	.datac(!\u_input_badge|Add3~13_sumout ),
	.datad(!\u_input_badge|Add3~17_sumout ),
	.datae(!\u_input_badge|Add3~9_sumout ),
	.dataf(!\u_input_badge|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3] .lut_mask = 64'h0000000080000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N39
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3] = ( !\u_input_badge|Add3~21_sumout  & ( \u_input_badge|Add3~9_sumout  & ( (!\u_input_badge|Add3~5_sumout  & (!\u_input_badge|Add3~1_sumout  & 
// (!\u_input_badge|Add3~17_sumout  & !\u_input_badge|Add3~13_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~5_sumout ),
	.datab(!\u_input_badge|Add3~1_sumout ),
	.datac(!\u_input_badge|Add3~17_sumout ),
	.datad(!\u_input_badge|Add3~13_sumout ),
	.datae(!\u_input_badge|Add3~21_sumout ),
	.dataf(!\u_input_badge|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] .lut_mask = 64'h0000000080000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF0000000000000000000000000000000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF80000000000000000000000000000000000003FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFE000000000000000000000000000000000000FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFEFFFFF800000000000000000000000000000000003FFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "0000000000000000000007FFC7FFFFE0000000000000000000000000000000000FFFFFC7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF83FFFFF8000000000000000000000000000000003FFFFF83FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF00FFFFFE00000000000000000000000000000000FFFFFE01FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "80000000000000000000000000000003FFFFFC00FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC001FFFFFE000000000000000000000000000000FFFFFF0007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038003FFFFFF800000000000000000000000000003FFFFFF8003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010003FFFFFFF0000000000000000000000000001FF";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N18
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3] = ( !\u_input_badge|Add3~1_sumout  & ( \u_input_badge|Add3~9_sumout  & ( (!\u_input_badge|Add3~13_sumout  & (!\u_input_badge|Add3~5_sumout  & 
// (\u_input_badge|Add3~21_sumout  & !\u_input_badge|Add3~17_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~13_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~21_sumout ),
	.datad(!\u_input_badge|Add3~17_sumout ),
	.datae(!\u_input_badge|Add3~1_sumout ),
	.dataf(!\u_input_badge|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] .lut_mask = 64'h0000000008000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "FFFF800000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000007FFFFFC0000000000003FFFFFF8000000007FFFFFE00000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00000000001FFFFFF00000000000003FFFFFF8000000001FFFFFF80000000001FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF00000000007FFFFFC00000000000003FFFFFF00000000007FFFFFE0000000001FFFE000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000001FFFF8000000001FFFFFF000000000000003FFFFFF00000000001FFFFFF8000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC000000007FFFFFC000000000000003FFFFFE000000000007FFFFFE000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC00000001FFFFFF0000000000000003FFFFFE000000000001FFFFFF800000007FFFFC0000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "0000000000000000000000000000000000000000001FFFFFE00000007FFFFFC000000000000000FFFFFFC0000000000007FFFFFE0000000FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000001FFFFFF0000000000000003FFFFFF80000000000001FFFFFF0000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000003FFFFFC000000000000000FFFFFFF000000000000007FFFFF8000001FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000001FFFFFF8000007FFFFF0000000000000003FFFFFFC000000000000001FFFFFC000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC00000FFFFFC000000000000000FFFFFFF00000000000000007FFFFE000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFC00000FFFFF0000000000000001FFFFFFC00000000000000001FFFFF000007FFCFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F07FFE00001FFFFC0000";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N0
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0~portadataout )) 
// # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0~portadataout )) 
// # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 .lut_mask = 64'h220A770A225F775F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N24
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3] = ( \u_input_badge|Add3~1_sumout  & ( !\u_input_badge|Add3~9_sumout  & ( (\u_input_badge|Add3~21_sumout  & (!\u_input_badge|Add3~5_sumout  & 
// (!\u_input_badge|Add3~13_sumout  & \u_input_badge|Add3~17_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~21_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~13_sumout ),
	.datad(!\u_input_badge|Add3~17_sumout ),
	.datae(!\u_input_badge|Add3~1_sumout ),
	.dataf(!\u_input_badge|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] .lut_mask = 64'h0000004000000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "FFFFF8001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFC000000000000000000000000007FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF80000000000000000000000003FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000001FFFFFFFFFC00000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFBFFFFFFE0000000000000000000000FFFFFFFDFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFC000000000000000000007FFFFFFF1FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFC0000000000000000003FFFFFFFC0FFF0000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "0000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFC00000000000000003FFFFFFFE007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFC000000000000007FFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8007FFFFFFFFFF000000000001FFFFFFFFFFC003FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "000000000000000000000000001F0007FFFFFFFFFFFE00000000FFFFFFFFFFFFC001F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N6
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3] = ( !\u_input_badge|Add3~5_sumout  & ( \u_input_badge|Add3~17_sumout  & ( (!\u_input_badge|Add3~13_sumout  & (\u_input_badge|Add3~1_sumout  & 
// (\u_input_badge|Add3~21_sumout  & \u_input_badge|Add3~9_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~13_sumout ),
	.datab(!\u_input_badge|Add3~1_sumout ),
	.datac(!\u_input_badge|Add3~21_sumout ),
	.datad(!\u_input_badge|Add3~9_sumout ),
	.datae(!\u_input_badge|Add3~5_sumout ),
	.dataf(!\u_input_badge|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] .lut_mask = 64'h0000000000020000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "000000000FFF0000000000000000003FFFF801E00000003FF8FFF8000F003FFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF0000000000000000003FFFE007E00000003FFBFFF8000FC00FFFF8000000000000000001FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000007FFF801FE00000003FFFFFF8000FF003FFFC000000000000000001FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF0000000000000000007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "FE007FE00000003FFFFFF8000FFC00FFFC000000000000000001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007FF801FFE00000003FFFFFF0000FFF003FFC000000000000000001FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000000000000000007FE007FFE00000003FFFFFF0000FFFC00FFC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007F801FFFE00000003FFFFFE0000FFFF003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "FC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007E007FFFE00000003FFFFFE0000FFFFC00FC000000000000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000007801FFFFC0000000FFFFFFC00007FFFF003C000000000000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000006007FFFFC0000003FFFFFF800007FFFFC00C000000000000000007FFFFF0000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000001FFFFF8000000FFFFFFE000003FFFFF000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE00000000000000000007FFFFF0000003FFFFFFC000001FFFFFC0000000000000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FE1FFE0000000000000000001FFFFFE000000FFFFFFF0000000FFFFFF0000000000000000000FFF07E000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N15
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3] = ( !\u_input_badge|Add3~21_sumout  & ( \u_input_badge|Add3~17_sumout  & ( (\u_input_badge|Add3~9_sumout  & (!\u_input_badge|Add3~5_sumout  & 
// (\u_input_badge|Add3~1_sumout  & !\u_input_badge|Add3~13_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~1_sumout ),
	.datad(!\u_input_badge|Add3~13_sumout ),
	.datae(!\u_input_badge|Add3~21_sumout ),
	.dataf(!\u_input_badge|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] .lut_mask = 64'h0000000004000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "000000000003FFFFFF0000000000000000007FFFF00000FFFC1FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C03FFF00001FFFF00000000000000007FFFFFC0000000000000000001FFFF00001FFF807C000000000000000000000000000000000000000000000000000000000000000000000000000000000000002001FFF80001FFFC0000000000000000FFFFFF000000000000000000007FFF00001FFF0008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF80001FFF00000000000000000FFFFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "000001FFF80003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0003FFC00000000000000001FFFFF00000000000000000000007FF80007FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0003FF000000000000000001FFFFC00000000000000000000001FF8000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003FC000000000000000003FFFF0000000000000000000000007F8001FFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003F0000000000000000003FFFC0000000000000000000000001F8001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8003C0000000000000000003FFF0000000000000000000000000078003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFC00300000000000000000003FFC0000000000000000000000000018007FFFF00000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFE00000000000000000000003FFE000000000000000000000000000000FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF00000000000000000000003FFF800000000000000000000000000001FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000003FFFE00000000000000000000000000003FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N33
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3] = ( !\u_input_badge|Add3~21_sumout  & ( \u_input_badge|Add3~1_sumout  & ( (!\u_input_badge|Add3~13_sumout  & (!\u_input_badge|Add3~5_sumout  & 
// (\u_input_badge|Add3~17_sumout  & !\u_input_badge|Add3~9_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~13_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~17_sumout ),
	.datad(!\u_input_badge|Add3~9_sumout ),
	.datae(!\u_input_badge|Add3~21_sumout ),
	.dataf(!\u_input_badge|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] .lut_mask = 64'h0000000008000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N18
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] 
// & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120~portadataout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] 
// & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 .lut_mask = 64'h00530F53F053FF53;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N27
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3] = ( \u_input_badge|Add3~9_sumout  & ( !\u_input_badge|Add3~1_sumout  & ( (\u_input_badge|Add3~21_sumout  & (!\u_input_badge|Add3~5_sumout  & 
// (\u_input_badge|Add3~17_sumout  & !\u_input_badge|Add3~13_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~21_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~17_sumout ),
	.datad(!\u_input_badge|Add3~13_sumout ),
	.datae(!\u_input_badge|Add3~9_sumout ),
	.dataf(!\u_input_badge|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] .lut_mask = 64'h0000040000000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "000000000000000000000000000000000000000000FFE0000000000000000007FFFFFC000001FFFFFFC00000007FFFFFC000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000001FFFFFF0000003FFFFFF000000001FFFFFF000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000007FFFFFC0000007FFFFFC0000000007FFFFFC00000000000000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000007FF00000000000000001FFFFFF0000000FFFFFF80000000001FFFFFF00000000000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000000007FFFFFC0060001FFFFFF80000000E007FFFFFC0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000000000001FFFFFF001E0001FFFFFF80000000F801FFFFFF0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000007FFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "FFC007E0001FFFFFF80000000FE007FFFFFC000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000000001FFFFFF001FE0003FFFFFF80000000FF801FFFFFF000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000007FFFFFC007FE0003FFFFFF80000000FFE007FFFFFC00000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000000001FFFFFF001FFE0003FFF3FF80000000FFF801F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "FFFFF0000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000000007FFFFFC007FFE0003FFC3FF82000000FFFE007FFFFFC000000000000FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000000000000FFFFFF001FFFE0003FF83FF83800000FFFF801FFFFFE000000000001FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF000000000001FFFFFC007FFFE0003FF83FF83E000007FFFE007FFFFF000000000001FFFFF800000000";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N30
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w [3] = ( !\u_input_badge|Add3~1_sumout  & ( \u_input_badge|Add3~21_sumout  & ( (!\u_input_badge|Add3~13_sumout  & (!\u_input_badge|Add3~5_sumout  & 
// (!\u_input_badge|Add3~9_sumout  & \u_input_badge|Add3~17_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~13_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~9_sumout ),
	.datad(!\u_input_badge|Add3~17_sumout ),
	.datae(!\u_input_badge|Add3~1_sumout ),
	.dataf(!\u_input_badge|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3] .lut_mask = 64'h0000000000800000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "FE3FFFFFFFFFFFFFFFFFFFFFFFFFF8FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE07FFFFFFFFFFFFFFFFFFFFFFFFC0FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFFFFFFFFFFFFFFFFE007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFFFFFFFFFFFFFFFFFFFFFFE001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F000FFF0FFFFFFFFFFFFFFFE0FFE001FE0000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000FFE007FFFFFFFFFFFFC00FFE000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFE007FFFFFFFFFFFFC00FFE000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N15
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3] = ( \u_input_badge|Add3~17_sumout  & ( !\u_input_badge|Add3~1_sumout  & ( (\u_input_badge|Add3~9_sumout  & (!\u_input_badge|Add3~13_sumout  & 
// (!\u_input_badge|Add3~21_sumout  & !\u_input_badge|Add3~5_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~13_sumout ),
	.datac(!\u_input_badge|Add3~21_sumout ),
	.datad(!\u_input_badge|Add3~5_sumout ),
	.datae(!\u_input_badge|Add3~17_sumout ),
	.dataf(!\u_input_badge|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] .lut_mask = 64'h0000400000000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000001FFFFFFC0000000000000000000001FFFF80000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000000000000001FFFFE0000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFE0000000000000000000001FFFFF800000000000000000000000000FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000FFFFFE00000000000000000000000001FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC3FFF80000000000000000000007FFFFF80000000000000000000000003FFF83FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F01FFFC0000000000000000000007FFFFFE0000000000000000000000007FFF01FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFE0000000000000000000003FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "0000000000FFFE00780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF0000000000000000000000FFFFFFE00000000000000000000001FFFC00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF80000000000000000000007FFFFFF80000000000000000000003FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC0000000000000000000001FFFFFFE0000000000000000000007FFF8000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000000000000000007FFFFFF000000000000000000000FFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000000000000000001FFFFFF800000000000000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC0000000000000000000000FFFFFF800000000000000000007FFFFC00000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N45
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w [3] = ( !\u_input_badge|Add3~5_sumout  & ( !\u_input_badge|Add3~13_sumout  & ( (\u_input_badge|Add3~17_sumout  & (!\u_input_badge|Add3~1_sumout  & 
// (!\u_input_badge|Add3~21_sumout  & !\u_input_badge|Add3~9_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~17_sumout ),
	.datab(!\u_input_badge|Add3~1_sumout ),
	.datac(!\u_input_badge|Add3~21_sumout ),
	.datad(!\u_input_badge|Add3~9_sumout ),
	.datae(!\u_input_badge|Add3~5_sumout ),
	.dataf(!\u_input_badge|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3] .lut_mask = 64'h4000000000000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N12
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N12
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3] = ( !\u_input_badge|Add3~17_sumout  & ( \u_input_badge|Add3~21_sumout  & ( (\u_input_badge|Add3~9_sumout  & (!\u_input_badge|Add3~5_sumout  & 
// (!\u_input_badge|Add3~13_sumout  & \u_input_badge|Add3~1_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~13_sumout ),
	.datad(!\u_input_badge|Add3~1_sumout ),
	.datae(!\u_input_badge|Add3~17_sumout ),
	.dataf(!\u_input_badge|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] .lut_mask = 64'h0000000000400000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000003FFFFF001FFFFC0003FF83FF83F000007FFFF801FFFFF800000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000007FFFFC007FFFFC0001FF83FF83F800007FFFFE007FFFFC00000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC00000000007FFFF001FFFFF80001FF83FF83FC00003FFFFF801FFFFC00000000003FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC0000000000FFFFC007FFFFF00001FF83FF83FE00001FFFFFE007FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0000000000FFFF001FFFFFE00000FF83FF83FF00000FFFFFF801FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000000000FFFC007FFFFFC000007F83FF83FF000007FFFFFE007FFE0000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "000000001FE1FFE0000000000FFF001FFFFFF0000003F83FF83FF000001FFFFFF801FFE0000000000FFF07F0000000000000000000000000000000000000000000000000000000000000000000000000000000000E01FFF0000000000FFC007FFFFFC0000001F83FF83FF8000007FFFFFE007FE0000000001FFF0060000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FF001FFFFFF00000000F83FF83FF8000001FFFFFF801FE0000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FC007FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "FFFC00000000383FF83FF80000007FFFFFE007E0000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000F001FFFFFF000000000083FF83FF80000001FFFFFF801E0000000003FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000C007FFFFFC000000000003FF8FFF800000007FFFFFE0060000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000001FFFFFF0000000000003FFBFFF800000001FF";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N21
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3] = ( !\u_input_badge|Add3~9_sumout  & ( \u_input_badge|Add3~1_sumout  & ( (!\u_input_badge|Add3~13_sumout  & (!\u_input_badge|Add3~5_sumout  & 
// (!\u_input_badge|Add3~17_sumout  & \u_input_badge|Add3~21_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~13_sumout ),
	.datab(!\u_input_badge|Add3~5_sumout ),
	.datac(!\u_input_badge|Add3~17_sumout ),
	.datad(!\u_input_badge|Add3~21_sumout ),
	.datae(!\u_input_badge|Add3~9_sumout ),
	.dataf(!\u_input_badge|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] .lut_mask = 64'h0000000000800000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "000000000000000000000000000000000000FF8007FE003FF800FFC001FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0007FE001FF800FFC001E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "0000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC001FF0007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N9
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3] = ( !\u_input_badge|Add3~5_sumout  & ( \u_input_badge|Add3~1_sumout  & ( (!\u_input_badge|Add3~9_sumout  & (!\u_input_badge|Add3~13_sumout  & 
// (!\u_input_badge|Add3~17_sumout  & !\u_input_badge|Add3~21_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~13_sumout ),
	.datac(!\u_input_badge|Add3~17_sumout ),
	.datad(!\u_input_badge|Add3~21_sumout ),
	.datae(!\u_input_badge|Add3~5_sumout ),
	.dataf(!\u_input_badge|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] .lut_mask = 64'h0000000080000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N12
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3] = ( \u_input_badge|Add3~1_sumout  & ( !\u_input_badge|Add3~17_sumout  & ( (\u_input_badge|Add3~9_sumout  & (!\u_input_badge|Add3~13_sumout  & 
// (!\u_input_badge|Add3~5_sumout  & !\u_input_badge|Add3~21_sumout ))) ) ) )

	.dataa(!\u_input_badge|Add3~9_sumout ),
	.datab(!\u_input_badge|Add3~13_sumout ),
	.datac(!\u_input_badge|Add3~5_sumout ),
	.datad(!\u_input_badge|Add3~21_sumout ),
	.datae(!\u_input_badge|Add3~1_sumout ),
	.dataf(!\u_input_badge|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] .lut_mask = 64'h0000400000000000;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000FFFFFE00000000000000000000007FFFFF80000000000000000000FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF00000000000000000000003FFFFF80000000000000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF80000000000000000000000FFFFF00000000000000000003FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "000000000000000003FFFFFFC00000000000000000000007FFFF00000000000000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF00000000000000000000000FFFE0000000000000000001FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFCFFFF8000000000000000000000000000000000000000000003FFFF7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFC000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "000000000000000000000000000000000000007FFFE3FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF03FFFF00000000000000000000000000000000000000000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC01FFFF80000000000000000000000000000000000000000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800FFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "000007FFFE003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FFFF000000000000000000000000000000000000000001FFFFC000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF800000000000000000000000000000000000000003FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N30
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40~portadataout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] 
// & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N24
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout  & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 .lut_mask = 64'h444403CF777703CF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N24
cyclonev_lcell_comb \u_input_badge|oData[16] (
// Equation(s):
// \u_input_badge|oData [16] = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout  & ( 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4] & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~13_combout ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|oData [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|oData[16] .extended_lut = "off";
defparam \u_input_badge|oData[16] .lut_mask = 64'h04FF04FF8CFF8CFF;
defparam \u_input_badge|oData[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N0
cyclonev_lcell_comb \Add1~1009 (
// Equation(s):
// \Add1~1009_sumout  = SUM(( cnt_vs[0] ) + ( VCC ) + ( !VCC ))
// \Add1~1010  = CARRY(( cnt_vs[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1009_sumout ),
	.cout(\Add1~1010 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1009 .extended_lut = "off";
defparam \Add1~1009 .lut_mask = 64'h00000000000000FF;
defparam \Add1~1009 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N45
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (cnt_vs[6] & (cnt_vs[5] & (cnt_vs[7] & cnt_vs[8])))

	.dataa(!cnt_vs[6]),
	.datab(!cnt_vs[5]),
	.datac(!cnt_vs[7]),
	.datad(!cnt_vs[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0001000100010001;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N24
cyclonev_lcell_comb \Add1~1021 (
// Equation(s):
// \Add1~1021_sumout  = SUM(( cnt_vs[8] ) + ( GND ) + ( \Add1~1014  ))
// \Add1~1022  = CARRY(( cnt_vs[8] ) + ( GND ) + ( \Add1~1014  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~1014 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1021_sumout ),
	.cout(\Add1~1022 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1021 .extended_lut = "off";
defparam \Add1~1021 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~1021 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N27
cyclonev_lcell_comb \Add1~601 (
// Equation(s):
// \Add1~601_sumout  = SUM(( cnt_vs[9] ) + ( GND ) + ( \Add1~1022  ))
// \Add1~602  = CARRY(( cnt_vs[9] ) + ( GND ) + ( \Add1~1022  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~1022 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~601_sumout ),
	.cout(\Add1~602 ),
	.shareout());
// synopsys translate_off
defparam \Add1~601 .extended_lut = "off";
defparam \Add1~601 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~601 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N36
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( !cnt_vs[4] & ( (!cnt_vs[0] & (!cnt_vs[3] & !cnt_vs[1])) ) )

	.dataa(!cnt_vs[0]),
	.datab(!cnt_vs[3]),
	.datac(!cnt_vs[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!cnt_vs[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'h8080808000000000;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N24
cyclonev_lcell_comb \cnt_vs[255]~0 (
// Equation(s):
// \cnt_vs[255]~0_combout  = ( \always1~56_combout  & ( (!\Equal1~0_combout  & (((\Equal0~1_combout )))) # (\Equal1~0_combout  & (\LessThan2~0_combout  & (!cnt_vs[2]))) ) )

	.dataa(!\LessThan2~0_combout ),
	.datab(!cnt_vs[2]),
	.datac(!\Equal0~1_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_vs[255]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_vs[255]~0 .extended_lut = "off";
defparam \cnt_vs[255]~0 .lut_mask = 64'h000000000F440F44;
defparam \cnt_vs[255]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N29
dffeas \cnt_vs[9] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~601_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[9] .is_wysiwyg = "true";
defparam \cnt_vs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N30
cyclonev_lcell_comb \Add1~405 (
// Equation(s):
// \Add1~405_sumout  = SUM(( cnt_vs[10] ) + ( GND ) + ( \Add1~602  ))
// \Add1~406  = CARRY(( cnt_vs[10] ) + ( GND ) + ( \Add1~602  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~602 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~405_sumout ),
	.cout(\Add1~406 ),
	.shareout());
// synopsys translate_off
defparam \Add1~405 .extended_lut = "off";
defparam \Add1~405 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~405 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N31
dffeas \cnt_vs[10] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~405_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[10] .is_wysiwyg = "true";
defparam \cnt_vs[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N33
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( cnt_vs[11] ) + ( GND ) + ( \Add1~406  ))
// \Add1~14  = CARRY(( cnt_vs[11] ) + ( GND ) + ( \Add1~406  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~406 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N34
dffeas \cnt_vs[11] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[11] .is_wysiwyg = "true";
defparam \cnt_vs[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N36
cyclonev_lcell_comb \Add1~557 (
// Equation(s):
// \Add1~557_sumout  = SUM(( cnt_vs[12] ) + ( GND ) + ( \Add1~14  ))
// \Add1~558  = CARRY(( cnt_vs[12] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~557_sumout ),
	.cout(\Add1~558 ),
	.shareout());
// synopsys translate_off
defparam \Add1~557 .extended_lut = "off";
defparam \Add1~557 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~557 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N37
dffeas \cnt_vs[12] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~557_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[12] .is_wysiwyg = "true";
defparam \cnt_vs[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N39
cyclonev_lcell_comb \Add1~597 (
// Equation(s):
// \Add1~597_sumout  = SUM(( cnt_vs[13] ) + ( GND ) + ( \Add1~558  ))
// \Add1~598  = CARRY(( cnt_vs[13] ) + ( GND ) + ( \Add1~558  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~558 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~597_sumout ),
	.cout(\Add1~598 ),
	.shareout());
// synopsys translate_off
defparam \Add1~597 .extended_lut = "off";
defparam \Add1~597 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~597 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N40
dffeas \cnt_vs[13] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~597_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[13] .is_wysiwyg = "true";
defparam \cnt_vs[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N42
cyclonev_lcell_comb \Add1~553 (
// Equation(s):
// \Add1~553_sumout  = SUM(( cnt_vs[14] ) + ( GND ) + ( \Add1~598  ))
// \Add1~554  = CARRY(( cnt_vs[14] ) + ( GND ) + ( \Add1~598  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~598 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~553_sumout ),
	.cout(\Add1~554 ),
	.shareout());
// synopsys translate_off
defparam \Add1~553 .extended_lut = "off";
defparam \Add1~553 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~553 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N44
dffeas \cnt_vs[14] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~553_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[14] .is_wysiwyg = "true";
defparam \cnt_vs[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N45
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( cnt_vs[15] ) + ( GND ) + ( \Add1~554  ))
// \Add1~10  = CARRY(( cnt_vs[15] ) + ( GND ) + ( \Add1~554  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~554 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N46
dffeas \cnt_vs[15] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[15] .is_wysiwyg = "true";
defparam \cnt_vs[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N48
cyclonev_lcell_comb \Add1~593 (
// Equation(s):
// \Add1~593_sumout  = SUM(( cnt_vs[16] ) + ( GND ) + ( \Add1~10  ))
// \Add1~594  = CARRY(( cnt_vs[16] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~593_sumout ),
	.cout(\Add1~594 ),
	.shareout());
// synopsys translate_off
defparam \Add1~593 .extended_lut = "off";
defparam \Add1~593 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~593 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N49
dffeas \cnt_vs[16] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~593_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[16] .is_wysiwyg = "true";
defparam \cnt_vs[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N51
cyclonev_lcell_comb \Add1~609 (
// Equation(s):
// \Add1~609_sumout  = SUM(( cnt_vs[17] ) + ( GND ) + ( \Add1~594  ))
// \Add1~610  = CARRY(( cnt_vs[17] ) + ( GND ) + ( \Add1~594  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~594 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~609_sumout ),
	.cout(\Add1~610 ),
	.shareout());
// synopsys translate_off
defparam \Add1~609 .extended_lut = "off";
defparam \Add1~609 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~609 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N52
dffeas \cnt_vs[17] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~609_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[17] .is_wysiwyg = "true";
defparam \cnt_vs[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N54
cyclonev_lcell_comb \Add1~589 (
// Equation(s):
// \Add1~589_sumout  = SUM(( cnt_vs[18] ) + ( GND ) + ( \Add1~610  ))
// \Add1~590  = CARRY(( cnt_vs[18] ) + ( GND ) + ( \Add1~610  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~610 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~589_sumout ),
	.cout(\Add1~590 ),
	.shareout());
// synopsys translate_off
defparam \Add1~589 .extended_lut = "off";
defparam \Add1~589 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~589 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N56
dffeas \cnt_vs[18] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~589_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[18] .is_wysiwyg = "true";
defparam \cnt_vs[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N57
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( cnt_vs[19] ) + ( GND ) + ( \Add1~590  ))
// \Add1~6  = CARRY(( cnt_vs[19] ) + ( GND ) + ( \Add1~590  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~590 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N59
dffeas \cnt_vs[19] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[19] .is_wysiwyg = "true";
defparam \cnt_vs[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N0
cyclonev_lcell_comb \Add1~585 (
// Equation(s):
// \Add1~585_sumout  = SUM(( cnt_vs[20] ) + ( GND ) + ( \Add1~6  ))
// \Add1~586  = CARRY(( cnt_vs[20] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~585_sumout ),
	.cout(\Add1~586 ),
	.shareout());
// synopsys translate_off
defparam \Add1~585 .extended_lut = "off";
defparam \Add1~585 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~585 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N2
dffeas \cnt_vs[20] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~585_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[20] .is_wysiwyg = "true";
defparam \cnt_vs[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N3
cyclonev_lcell_comb \Add1~629 (
// Equation(s):
// \Add1~629_sumout  = SUM(( cnt_vs[21] ) + ( GND ) + ( \Add1~586  ))
// \Add1~630  = CARRY(( cnt_vs[21] ) + ( GND ) + ( \Add1~586  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~586 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~629_sumout ),
	.cout(\Add1~630 ),
	.shareout());
// synopsys translate_off
defparam \Add1~629 .extended_lut = "off";
defparam \Add1~629 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~629 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N4
dffeas \cnt_vs[21] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~629_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[21] .is_wysiwyg = "true";
defparam \cnt_vs[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N6
cyclonev_lcell_comb \Add1~581 (
// Equation(s):
// \Add1~581_sumout  = SUM(( cnt_vs[22] ) + ( GND ) + ( \Add1~630  ))
// \Add1~582  = CARRY(( cnt_vs[22] ) + ( GND ) + ( \Add1~630  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~630 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~581_sumout ),
	.cout(\Add1~582 ),
	.shareout());
// synopsys translate_off
defparam \Add1~581 .extended_lut = "off";
defparam \Add1~581 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~581 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N8
dffeas \cnt_vs[22] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~581_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[22] .is_wysiwyg = "true";
defparam \cnt_vs[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N9
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( cnt_vs[23] ) + ( GND ) + ( \Add1~582  ))
// \Add1~2  = CARRY(( cnt_vs[23] ) + ( GND ) + ( \Add1~582  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~582 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N10
dffeas \cnt_vs[23] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[23] .is_wysiwyg = "true";
defparam \cnt_vs[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N12
cyclonev_lcell_comb \Add1~549 (
// Equation(s):
// \Add1~549_sumout  = SUM(( cnt_vs[24] ) + ( GND ) + ( \Add1~2  ))
// \Add1~550  = CARRY(( cnt_vs[24] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~549_sumout ),
	.cout(\Add1~550 ),
	.shareout());
// synopsys translate_off
defparam \Add1~549 .extended_lut = "off";
defparam \Add1~549 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~549 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N13
dffeas \cnt_vs[24] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~549_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[24] .is_wysiwyg = "true";
defparam \cnt_vs[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N15
cyclonev_lcell_comb \Add1~625 (
// Equation(s):
// \Add1~625_sumout  = SUM(( cnt_vs[25] ) + ( GND ) + ( \Add1~550  ))
// \Add1~626  = CARRY(( cnt_vs[25] ) + ( GND ) + ( \Add1~550  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~550 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~625_sumout ),
	.cout(\Add1~626 ),
	.shareout());
// synopsys translate_off
defparam \Add1~625 .extended_lut = "off";
defparam \Add1~625 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~625 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N16
dffeas \cnt_vs[25] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~625_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[25] .is_wysiwyg = "true";
defparam \cnt_vs[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N18
cyclonev_lcell_comb \Add1~577 (
// Equation(s):
// \Add1~577_sumout  = SUM(( cnt_vs[26] ) + ( GND ) + ( \Add1~626  ))
// \Add1~578  = CARRY(( cnt_vs[26] ) + ( GND ) + ( \Add1~626  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~626 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~577_sumout ),
	.cout(\Add1~578 ),
	.shareout());
// synopsys translate_off
defparam \Add1~577 .extended_lut = "off";
defparam \Add1~577 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~577 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N19
dffeas \cnt_vs[26] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~577_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[26] .is_wysiwyg = "true";
defparam \cnt_vs[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N21
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( cnt_vs[27] ) + ( GND ) + ( \Add1~578  ))
// \Add1~22  = CARRY(( cnt_vs[27] ) + ( GND ) + ( \Add1~578  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~578 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N22
dffeas \cnt_vs[27] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[27] .is_wysiwyg = "true";
defparam \cnt_vs[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N24
cyclonev_lcell_comb \Add1~573 (
// Equation(s):
// \Add1~573_sumout  = SUM(( cnt_vs[28] ) + ( GND ) + ( \Add1~22  ))
// \Add1~574  = CARRY(( cnt_vs[28] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~573_sumout ),
	.cout(\Add1~574 ),
	.shareout());
// synopsys translate_off
defparam \Add1~573 .extended_lut = "off";
defparam \Add1~573 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~573 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N26
dffeas \cnt_vs[28] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~573_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[28] .is_wysiwyg = "true";
defparam \cnt_vs[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N27
cyclonev_lcell_comb \Add1~621 (
// Equation(s):
// \Add1~621_sumout  = SUM(( cnt_vs[29] ) + ( GND ) + ( \Add1~574  ))
// \Add1~622  = CARRY(( cnt_vs[29] ) + ( GND ) + ( \Add1~574  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~574 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~621_sumout ),
	.cout(\Add1~622 ),
	.shareout());
// synopsys translate_off
defparam \Add1~621 .extended_lut = "off";
defparam \Add1~621 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~621 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N28
dffeas \cnt_vs[29] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~621_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[29] .is_wysiwyg = "true";
defparam \cnt_vs[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N30
cyclonev_lcell_comb \Add1~569 (
// Equation(s):
// \Add1~569_sumout  = SUM(( cnt_vs[30] ) + ( GND ) + ( \Add1~622  ))
// \Add1~570  = CARRY(( cnt_vs[30] ) + ( GND ) + ( \Add1~622  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~622 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~569_sumout ),
	.cout(\Add1~570 ),
	.shareout());
// synopsys translate_off
defparam \Add1~569 .extended_lut = "off";
defparam \Add1~569 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~569 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N32
dffeas \cnt_vs[30] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~569_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[30] .is_wysiwyg = "true";
defparam \cnt_vs[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N33
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( cnt_vs[31] ) + ( GND ) + ( \Add1~570  ))
// \Add1~42  = CARRY(( cnt_vs[31] ) + ( GND ) + ( \Add1~570  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~570 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N34
dffeas \cnt_vs[31] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[31] .is_wysiwyg = "true";
defparam \cnt_vs[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N36
cyclonev_lcell_comb \Add1~565 (
// Equation(s):
// \Add1~565_sumout  = SUM(( cnt_vs[32] ) + ( GND ) + ( \Add1~42  ))
// \Add1~566  = CARRY(( cnt_vs[32] ) + ( GND ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[32]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~565_sumout ),
	.cout(\Add1~566 ),
	.shareout());
// synopsys translate_off
defparam \Add1~565 .extended_lut = "off";
defparam \Add1~565 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~565 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N37
dffeas \cnt_vs[32] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~565_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[32]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[32] .is_wysiwyg = "true";
defparam \cnt_vs[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N39
cyclonev_lcell_comb \Add1~617 (
// Equation(s):
// \Add1~617_sumout  = SUM(( cnt_vs[33] ) + ( GND ) + ( \Add1~566  ))
// \Add1~618  = CARRY(( cnt_vs[33] ) + ( GND ) + ( \Add1~566  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[33]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~566 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~617_sumout ),
	.cout(\Add1~618 ),
	.shareout());
// synopsys translate_off
defparam \Add1~617 .extended_lut = "off";
defparam \Add1~617 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~617 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N40
dffeas \cnt_vs[33] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~617_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[33]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[33] .is_wysiwyg = "true";
defparam \cnt_vs[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N42
cyclonev_lcell_comb \Add1~561 (
// Equation(s):
// \Add1~561_sumout  = SUM(( cnt_vs[34] ) + ( GND ) + ( \Add1~618  ))
// \Add1~562  = CARRY(( cnt_vs[34] ) + ( GND ) + ( \Add1~618  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[34]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~618 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~561_sumout ),
	.cout(\Add1~562 ),
	.shareout());
// synopsys translate_off
defparam \Add1~561 .extended_lut = "off";
defparam \Add1~561 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~561 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N43
dffeas \cnt_vs[34] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~561_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[34]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[34] .is_wysiwyg = "true";
defparam \cnt_vs[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N45
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( cnt_vs[35] ) + ( GND ) + ( \Add1~562  ))
// \Add1~38  = CARRY(( cnt_vs[35] ) + ( GND ) + ( \Add1~562  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[35]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~562 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N46
dffeas \cnt_vs[35] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[35]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[35] .is_wysiwyg = "true";
defparam \cnt_vs[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N48
cyclonev_lcell_comb \Add1~401 (
// Equation(s):
// \Add1~401_sumout  = SUM(( cnt_vs[36] ) + ( GND ) + ( \Add1~38  ))
// \Add1~402  = CARRY(( cnt_vs[36] ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[36]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~401_sumout ),
	.cout(\Add1~402 ),
	.shareout());
// synopsys translate_off
defparam \Add1~401 .extended_lut = "off";
defparam \Add1~401 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~401 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N49
dffeas \cnt_vs[36] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~401_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[36]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[36] .is_wysiwyg = "true";
defparam \cnt_vs[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N51
cyclonev_lcell_comb \Add1~613 (
// Equation(s):
// \Add1~613_sumout  = SUM(( cnt_vs[37] ) + ( GND ) + ( \Add1~402  ))
// \Add1~614  = CARRY(( cnt_vs[37] ) + ( GND ) + ( \Add1~402  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[37]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~402 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~613_sumout ),
	.cout(\Add1~614 ),
	.shareout());
// synopsys translate_off
defparam \Add1~613 .extended_lut = "off";
defparam \Add1~613 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~613 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N52
dffeas \cnt_vs[37] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~613_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[37]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[37] .is_wysiwyg = "true";
defparam \cnt_vs[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N54
cyclonev_lcell_comb \Add1~425 (
// Equation(s):
// \Add1~425_sumout  = SUM(( cnt_vs[38] ) + ( GND ) + ( \Add1~614  ))
// \Add1~426  = CARRY(( cnt_vs[38] ) + ( GND ) + ( \Add1~614  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[38]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~614 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~425_sumout ),
	.cout(\Add1~426 ),
	.shareout());
// synopsys translate_off
defparam \Add1~425 .extended_lut = "off";
defparam \Add1~425 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~425 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N56
dffeas \cnt_vs[38] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~425_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[38]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[38] .is_wysiwyg = "true";
defparam \cnt_vs[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N57
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( cnt_vs[39] ) + ( GND ) + ( \Add1~426  ))
// \Add1~34  = CARRY(( cnt_vs[39] ) + ( GND ) + ( \Add1~426  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[39]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~426 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N59
dffeas \cnt_vs[39] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[39]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[39] .is_wysiwyg = "true";
defparam \cnt_vs[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N0
cyclonev_lcell_comb \Add1~421 (
// Equation(s):
// \Add1~421_sumout  = SUM(( cnt_vs[40] ) + ( GND ) + ( \Add1~34  ))
// \Add1~422  = CARRY(( cnt_vs[40] ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[40]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~421_sumout ),
	.cout(\Add1~422 ),
	.shareout());
// synopsys translate_off
defparam \Add1~421 .extended_lut = "off";
defparam \Add1~421 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~421 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N1
dffeas \cnt_vs[40] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~421_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[40]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[40] .is_wysiwyg = "true";
defparam \cnt_vs[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N3
cyclonev_lcell_comb \Add1~605 (
// Equation(s):
// \Add1~605_sumout  = SUM(( cnt_vs[41] ) + ( GND ) + ( \Add1~422  ))
// \Add1~606  = CARRY(( cnt_vs[41] ) + ( GND ) + ( \Add1~422  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[41]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~422 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~605_sumout ),
	.cout(\Add1~606 ),
	.shareout());
// synopsys translate_off
defparam \Add1~605 .extended_lut = "off";
defparam \Add1~605 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~605 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N4
dffeas \cnt_vs[41] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~605_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[41]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[41] .is_wysiwyg = "true";
defparam \cnt_vs[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N6
cyclonev_lcell_comb \Add1~417 (
// Equation(s):
// \Add1~417_sumout  = SUM(( cnt_vs[42] ) + ( GND ) + ( \Add1~606  ))
// \Add1~418  = CARRY(( cnt_vs[42] ) + ( GND ) + ( \Add1~606  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[42]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~606 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~417_sumout ),
	.cout(\Add1~418 ),
	.shareout());
// synopsys translate_off
defparam \Add1~417 .extended_lut = "off";
defparam \Add1~417 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~417 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N7
dffeas \cnt_vs[42] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~417_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[42]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[42] .is_wysiwyg = "true";
defparam \cnt_vs[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N9
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( cnt_vs[43] ) + ( GND ) + ( \Add1~418  ))
// \Add1~30  = CARRY(( cnt_vs[43] ) + ( GND ) + ( \Add1~418  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[43]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~418 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N10
dffeas \cnt_vs[43] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[43]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[43] .is_wysiwyg = "true";
defparam \cnt_vs[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N12
cyclonev_lcell_comb \Add1~413 (
// Equation(s):
// \Add1~413_sumout  = SUM(( cnt_vs[44] ) + ( GND ) + ( \Add1~30  ))
// \Add1~414  = CARRY(( cnt_vs[44] ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[44]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~413_sumout ),
	.cout(\Add1~414 ),
	.shareout());
// synopsys translate_off
defparam \Add1~413 .extended_lut = "off";
defparam \Add1~413 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~413 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N13
dffeas \cnt_vs[44] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~413_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[44]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[44] .is_wysiwyg = "true";
defparam \cnt_vs[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N15
cyclonev_lcell_comb \Add1~649 (
// Equation(s):
// \Add1~649_sumout  = SUM(( cnt_vs[45] ) + ( GND ) + ( \Add1~414  ))
// \Add1~650  = CARRY(( cnt_vs[45] ) + ( GND ) + ( \Add1~414  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[45]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~414 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~649_sumout ),
	.cout(\Add1~650 ),
	.shareout());
// synopsys translate_off
defparam \Add1~649 .extended_lut = "off";
defparam \Add1~649 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~649 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N16
dffeas \cnt_vs[45] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~649_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[45]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[45] .is_wysiwyg = "true";
defparam \cnt_vs[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N18
cyclonev_lcell_comb \Add1~409 (
// Equation(s):
// \Add1~409_sumout  = SUM(( cnt_vs[46] ) + ( GND ) + ( \Add1~650  ))
// \Add1~410  = CARRY(( cnt_vs[46] ) + ( GND ) + ( \Add1~650  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[46]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~650 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~409_sumout ),
	.cout(\Add1~410 ),
	.shareout());
// synopsys translate_off
defparam \Add1~409 .extended_lut = "off";
defparam \Add1~409 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~409 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N19
dffeas \cnt_vs[46] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~409_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[46]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[46] .is_wysiwyg = "true";
defparam \cnt_vs[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N21
cyclonev_lcell_comb \Add1~645 (
// Equation(s):
// \Add1~645_sumout  = SUM(( cnt_vs[47] ) + ( GND ) + ( \Add1~410  ))
// \Add1~646  = CARRY(( cnt_vs[47] ) + ( GND ) + ( \Add1~410  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[47]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~410 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~645_sumout ),
	.cout(\Add1~646 ),
	.shareout());
// synopsys translate_off
defparam \Add1~645 .extended_lut = "off";
defparam \Add1~645 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~645 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N22
dffeas \cnt_vs[47] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~645_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[47]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[47] .is_wysiwyg = "true";
defparam \cnt_vs[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N24
cyclonev_lcell_comb \Add1~433 (
// Equation(s):
// \Add1~433_sumout  = SUM(( cnt_vs[48] ) + ( GND ) + ( \Add1~646  ))
// \Add1~434  = CARRY(( cnt_vs[48] ) + ( GND ) + ( \Add1~646  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[48]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~646 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~433_sumout ),
	.cout(\Add1~434 ),
	.shareout());
// synopsys translate_off
defparam \Add1~433 .extended_lut = "off";
defparam \Add1~433 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~433 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N25
dffeas \cnt_vs[48] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~433_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[48]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[48] .is_wysiwyg = "true";
defparam \cnt_vs[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N27
cyclonev_lcell_comb \Add1~641 (
// Equation(s):
// \Add1~641_sumout  = SUM(( cnt_vs[49] ) + ( GND ) + ( \Add1~434  ))
// \Add1~642  = CARRY(( cnt_vs[49] ) + ( GND ) + ( \Add1~434  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[49]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~434 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~641_sumout ),
	.cout(\Add1~642 ),
	.shareout());
// synopsys translate_off
defparam \Add1~641 .extended_lut = "off";
defparam \Add1~641 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~641 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N28
dffeas \cnt_vs[49] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~641_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[49]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[49] .is_wysiwyg = "true";
defparam \cnt_vs[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N30
cyclonev_lcell_comb \Add1~453 (
// Equation(s):
// \Add1~453_sumout  = SUM(( cnt_vs[50] ) + ( GND ) + ( \Add1~642  ))
// \Add1~454  = CARRY(( cnt_vs[50] ) + ( GND ) + ( \Add1~642  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[50]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~642 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~453_sumout ),
	.cout(\Add1~454 ),
	.shareout());
// synopsys translate_off
defparam \Add1~453 .extended_lut = "off";
defparam \Add1~453 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~453 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N31
dffeas \cnt_vs[50] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~453_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[50]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[50] .is_wysiwyg = "true";
defparam \cnt_vs[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N33
cyclonev_lcell_comb \Add1~637 (
// Equation(s):
// \Add1~637_sumout  = SUM(( cnt_vs[51] ) + ( GND ) + ( \Add1~454  ))
// \Add1~638  = CARRY(( cnt_vs[51] ) + ( GND ) + ( \Add1~454  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[51]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~454 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~637_sumout ),
	.cout(\Add1~638 ),
	.shareout());
// synopsys translate_off
defparam \Add1~637 .extended_lut = "off";
defparam \Add1~637 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~637 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N34
dffeas \cnt_vs[51] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~637_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[51]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[51] .is_wysiwyg = "true";
defparam \cnt_vs[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N36
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( cnt_vs[52] ) + ( GND ) + ( \Add1~638  ))
// \Add1~26  = CARRY(( cnt_vs[52] ) + ( GND ) + ( \Add1~638  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[52]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~638 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N37
dffeas \cnt_vs[52] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[52]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[52] .is_wysiwyg = "true";
defparam \cnt_vs[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N39
cyclonev_lcell_comb \Add1~633 (
// Equation(s):
// \Add1~633_sumout  = SUM(( cnt_vs[53] ) + ( GND ) + ( \Add1~26  ))
// \Add1~634  = CARRY(( cnt_vs[53] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[53]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~633_sumout ),
	.cout(\Add1~634 ),
	.shareout());
// synopsys translate_off
defparam \Add1~633 .extended_lut = "off";
defparam \Add1~633 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~633 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N40
dffeas \cnt_vs[53] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~633_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[53]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[53] .is_wysiwyg = "true";
defparam \cnt_vs[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N42
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( cnt_vs[54] ) + ( GND ) + ( \Add1~634  ))
// \Add1~18  = CARRY(( cnt_vs[54] ) + ( GND ) + ( \Add1~634  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[54]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~634 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N43
dffeas \cnt_vs[54] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[54]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[54] .is_wysiwyg = "true";
defparam \cnt_vs[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N45
cyclonev_lcell_comb \Add1~661 (
// Equation(s):
// \Add1~661_sumout  = SUM(( cnt_vs[55] ) + ( GND ) + ( \Add1~18  ))
// \Add1~662  = CARRY(( cnt_vs[55] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[55]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~661_sumout ),
	.cout(\Add1~662 ),
	.shareout());
// synopsys translate_off
defparam \Add1~661 .extended_lut = "off";
defparam \Add1~661 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~661 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N46
dffeas \cnt_vs[55] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~661_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[55]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[55] .is_wysiwyg = "true";
defparam \cnt_vs[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N48
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( cnt_vs[56] ) + ( GND ) + ( \Add1~662  ))
// \Add1~62  = CARRY(( cnt_vs[56] ) + ( GND ) + ( \Add1~662  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[56]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~662 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N50
dffeas \cnt_vs[56] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[56]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[56] .is_wysiwyg = "true";
defparam \cnt_vs[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N51
cyclonev_lcell_comb \Add1~657 (
// Equation(s):
// \Add1~657_sumout  = SUM(( cnt_vs[57] ) + ( GND ) + ( \Add1~62  ))
// \Add1~658  = CARRY(( cnt_vs[57] ) + ( GND ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[57]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~657_sumout ),
	.cout(\Add1~658 ),
	.shareout());
// synopsys translate_off
defparam \Add1~657 .extended_lut = "off";
defparam \Add1~657 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~657 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N52
dffeas \cnt_vs[57] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~657_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[57]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[57] .is_wysiwyg = "true";
defparam \cnt_vs[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N54
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( cnt_vs[58] ) + ( GND ) + ( \Add1~658  ))
// \Add1~58  = CARRY(( cnt_vs[58] ) + ( GND ) + ( \Add1~658  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[58]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~658 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N55
dffeas \cnt_vs[58] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[58]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[58] .is_wysiwyg = "true";
defparam \cnt_vs[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N57
cyclonev_lcell_comb \Add1~697 (
// Equation(s):
// \Add1~697_sumout  = SUM(( cnt_vs[59] ) + ( GND ) + ( \Add1~58  ))
// \Add1~698  = CARRY(( cnt_vs[59] ) + ( GND ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[59]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~697_sumout ),
	.cout(\Add1~698 ),
	.shareout());
// synopsys translate_off
defparam \Add1~697 .extended_lut = "off";
defparam \Add1~697 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~697 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N58
dffeas \cnt_vs[59] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~697_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[59]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[59] .is_wysiwyg = "true";
defparam \cnt_vs[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N0
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( cnt_vs[60] ) + ( GND ) + ( \Add1~698  ))
// \Add1~54  = CARRY(( cnt_vs[60] ) + ( GND ) + ( \Add1~698  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[60]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~698 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N1
dffeas \cnt_vs[60] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[60]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[60] .is_wysiwyg = "true";
defparam \cnt_vs[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N3
cyclonev_lcell_comb \Add1~693 (
// Equation(s):
// \Add1~693_sumout  = SUM(( cnt_vs[61] ) + ( GND ) + ( \Add1~54  ))
// \Add1~694  = CARRY(( cnt_vs[61] ) + ( GND ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[61]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~693_sumout ),
	.cout(\Add1~694 ),
	.shareout());
// synopsys translate_off
defparam \Add1~693 .extended_lut = "off";
defparam \Add1~693 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~693 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N5
dffeas \cnt_vs[61] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~693_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[61]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[61] .is_wysiwyg = "true";
defparam \cnt_vs[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N6
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( cnt_vs[62] ) + ( GND ) + ( \Add1~694  ))
// \Add1~50  = CARRY(( cnt_vs[62] ) + ( GND ) + ( \Add1~694  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[62]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~694 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N7
dffeas \cnt_vs[62] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[62]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[62] .is_wysiwyg = "true";
defparam \cnt_vs[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N9
cyclonev_lcell_comb \Add1~689 (
// Equation(s):
// \Add1~689_sumout  = SUM(( cnt_vs[63] ) + ( GND ) + ( \Add1~50  ))
// \Add1~690  = CARRY(( cnt_vs[63] ) + ( GND ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[63]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~689_sumout ),
	.cout(\Add1~690 ),
	.shareout());
// synopsys translate_off
defparam \Add1~689 .extended_lut = "off";
defparam \Add1~689 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~689 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N10
dffeas \cnt_vs[63] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~689_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[63]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[63] .is_wysiwyg = "true";
defparam \cnt_vs[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N12
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( cnt_vs[64] ) + ( GND ) + ( \Add1~690  ))
// \Add1~46  = CARRY(( cnt_vs[64] ) + ( GND ) + ( \Add1~690  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[64]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~690 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N13
dffeas \cnt_vs[64] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[64]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[64] .is_wysiwyg = "true";
defparam \cnt_vs[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N15
cyclonev_lcell_comb \Add1~685 (
// Equation(s):
// \Add1~685_sumout  = SUM(( cnt_vs[65] ) + ( GND ) + ( \Add1~46  ))
// \Add1~686  = CARRY(( cnt_vs[65] ) + ( GND ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[65]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~685_sumout ),
	.cout(\Add1~686 ),
	.shareout());
// synopsys translate_off
defparam \Add1~685 .extended_lut = "off";
defparam \Add1~685 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~685 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N16
dffeas \cnt_vs[65] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~685_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[65]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[65] .is_wysiwyg = "true";
defparam \cnt_vs[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N18
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( cnt_vs[66] ) + ( GND ) + ( \Add1~686  ))
// \Add1~74  = CARRY(( cnt_vs[66] ) + ( GND ) + ( \Add1~686  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[66]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~686 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N19
dffeas \cnt_vs[66] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[66]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[66] .is_wysiwyg = "true";
defparam \cnt_vs[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N21
cyclonev_lcell_comb \Add1~653 (
// Equation(s):
// \Add1~653_sumout  = SUM(( cnt_vs[67] ) + ( GND ) + ( \Add1~74  ))
// \Add1~654  = CARRY(( cnt_vs[67] ) + ( GND ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[67]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~653_sumout ),
	.cout(\Add1~654 ),
	.shareout());
// synopsys translate_off
defparam \Add1~653 .extended_lut = "off";
defparam \Add1~653 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~653 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N22
dffeas \cnt_vs[67] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~653_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[67]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[67] .is_wysiwyg = "true";
defparam \cnt_vs[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N24
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( cnt_vs[68] ) + ( GND ) + ( \Add1~654  ))
// \Add1~70  = CARRY(( cnt_vs[68] ) + ( GND ) + ( \Add1~654  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[68]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~654 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N25
dffeas \cnt_vs[68] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[68]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[68] .is_wysiwyg = "true";
defparam \cnt_vs[68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N27
cyclonev_lcell_comb \Add1~681 (
// Equation(s):
// \Add1~681_sumout  = SUM(( cnt_vs[69] ) + ( GND ) + ( \Add1~70  ))
// \Add1~682  = CARRY(( cnt_vs[69] ) + ( GND ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[69]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~681_sumout ),
	.cout(\Add1~682 ),
	.shareout());
// synopsys translate_off
defparam \Add1~681 .extended_lut = "off";
defparam \Add1~681 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~681 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N28
dffeas \cnt_vs[69] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~681_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[69]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[69] .is_wysiwyg = "true";
defparam \cnt_vs[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N30
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( cnt_vs[70] ) + ( GND ) + ( \Add1~682  ))
// \Add1~110  = CARRY(( cnt_vs[70] ) + ( GND ) + ( \Add1~682  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[70]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~682 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N32
dffeas \cnt_vs[70] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[70]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[70] .is_wysiwyg = "true";
defparam \cnt_vs[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N33
cyclonev_lcell_comb \Add1~677 (
// Equation(s):
// \Add1~677_sumout  = SUM(( cnt_vs[71] ) + ( GND ) + ( \Add1~110  ))
// \Add1~678  = CARRY(( cnt_vs[71] ) + ( GND ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[71]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~677_sumout ),
	.cout(\Add1~678 ),
	.shareout());
// synopsys translate_off
defparam \Add1~677 .extended_lut = "off";
defparam \Add1~677 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~677 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N34
dffeas \cnt_vs[71] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~677_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[71]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[71] .is_wysiwyg = "true";
defparam \cnt_vs[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N36
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( cnt_vs[72] ) + ( GND ) + ( \Add1~678  ))
// \Add1~106  = CARRY(( cnt_vs[72] ) + ( GND ) + ( \Add1~678  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[72]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~678 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N38
dffeas \cnt_vs[72] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[72]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[72] .is_wysiwyg = "true";
defparam \cnt_vs[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N39
cyclonev_lcell_comb \Add1~673 (
// Equation(s):
// \Add1~673_sumout  = SUM(( cnt_vs[73] ) + ( GND ) + ( \Add1~106  ))
// \Add1~674  = CARRY(( cnt_vs[73] ) + ( GND ) + ( \Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[73]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~673_sumout ),
	.cout(\Add1~674 ),
	.shareout());
// synopsys translate_off
defparam \Add1~673 .extended_lut = "off";
defparam \Add1~673 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~673 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N40
dffeas \cnt_vs[73] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~673_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[73]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[73] .is_wysiwyg = "true";
defparam \cnt_vs[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N42
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( cnt_vs[74] ) + ( GND ) + ( \Add1~674  ))
// \Add1~102  = CARRY(( cnt_vs[74] ) + ( GND ) + ( \Add1~674  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[74]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~674 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N43
dffeas \cnt_vs[74] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[74]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[74] .is_wysiwyg = "true";
defparam \cnt_vs[74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N45
cyclonev_lcell_comb \Add1~669 (
// Equation(s):
// \Add1~669_sumout  = SUM(( cnt_vs[75] ) + ( GND ) + ( \Add1~102  ))
// \Add1~670  = CARRY(( cnt_vs[75] ) + ( GND ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[75]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~669_sumout ),
	.cout(\Add1~670 ),
	.shareout());
// synopsys translate_off
defparam \Add1~669 .extended_lut = "off";
defparam \Add1~669 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~669 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N47
dffeas \cnt_vs[75] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~669_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[75]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[75] .is_wysiwyg = "true";
defparam \cnt_vs[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N48
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( cnt_vs[76] ) + ( GND ) + ( \Add1~670  ))
// \Add1~98  = CARRY(( cnt_vs[76] ) + ( GND ) + ( \Add1~670  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[76]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~670 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N50
dffeas \cnt_vs[76] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[76]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[76] .is_wysiwyg = "true";
defparam \cnt_vs[76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N51
cyclonev_lcell_comb \Add1~665 (
// Equation(s):
// \Add1~665_sumout  = SUM(( cnt_vs[77] ) + ( GND ) + ( \Add1~98  ))
// \Add1~666  = CARRY(( cnt_vs[77] ) + ( GND ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[77]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~665_sumout ),
	.cout(\Add1~666 ),
	.shareout());
// synopsys translate_off
defparam \Add1~665 .extended_lut = "off";
defparam \Add1~665 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~665 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N53
dffeas \cnt_vs[77] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~665_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[77]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[77] .is_wysiwyg = "true";
defparam \cnt_vs[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N54
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( cnt_vs[78] ) + ( GND ) + ( \Add1~666  ))
// \Add1~66  = CARRY(( cnt_vs[78] ) + ( GND ) + ( \Add1~666  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[78]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~666 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N55
dffeas \cnt_vs[78] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[78]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[78] .is_wysiwyg = "true";
defparam \cnt_vs[78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N57
cyclonev_lcell_comb \Add1~849 (
// Equation(s):
// \Add1~849_sumout  = SUM(( cnt_vs[79] ) + ( GND ) + ( \Add1~66  ))
// \Add1~850  = CARRY(( cnt_vs[79] ) + ( GND ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[79]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~849_sumout ),
	.cout(\Add1~850 ),
	.shareout());
// synopsys translate_off
defparam \Add1~849 .extended_lut = "off";
defparam \Add1~849 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~849 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N58
dffeas \cnt_vs[79] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~849_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[79]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[79] .is_wysiwyg = "true";
defparam \cnt_vs[79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N0
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( cnt_vs[80] ) + ( GND ) + ( \Add1~850  ))
// \Add1~94  = CARRY(( cnt_vs[80] ) + ( GND ) + ( \Add1~850  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[80]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~850 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N1
dffeas \cnt_vs[80] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[80]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[80] .is_wysiwyg = "true";
defparam \cnt_vs[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N3
cyclonev_lcell_comb \Add1~869 (
// Equation(s):
// \Add1~869_sumout  = SUM(( cnt_vs[81] ) + ( GND ) + ( \Add1~94  ))
// \Add1~870  = CARRY(( cnt_vs[81] ) + ( GND ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[81]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~869_sumout ),
	.cout(\Add1~870 ),
	.shareout());
// synopsys translate_off
defparam \Add1~869 .extended_lut = "off";
defparam \Add1~869 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~869 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N4
dffeas \cnt_vs[81] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~869_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[81]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[81] .is_wysiwyg = "true";
defparam \cnt_vs[81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N6
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( cnt_vs[82] ) + ( GND ) + ( \Add1~870  ))
// \Add1~90  = CARRY(( cnt_vs[82] ) + ( GND ) + ( \Add1~870  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[82]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~870 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N7
dffeas \cnt_vs[82] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[82]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[82] .is_wysiwyg = "true";
defparam \cnt_vs[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N9
cyclonev_lcell_comb \Add1~865 (
// Equation(s):
// \Add1~865_sumout  = SUM(( cnt_vs[83] ) + ( GND ) + ( \Add1~90  ))
// \Add1~866  = CARRY(( cnt_vs[83] ) + ( GND ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[83]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~865_sumout ),
	.cout(\Add1~866 ),
	.shareout());
// synopsys translate_off
defparam \Add1~865 .extended_lut = "off";
defparam \Add1~865 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~865 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N10
dffeas \cnt_vs[83] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~865_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[83]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[83] .is_wysiwyg = "true";
defparam \cnt_vs[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N12
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( cnt_vs[84] ) + ( GND ) + ( \Add1~866  ))
// \Add1~86  = CARRY(( cnt_vs[84] ) + ( GND ) + ( \Add1~866  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[84]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~866 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N13
dffeas \cnt_vs[84] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[84]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[84] .is_wysiwyg = "true";
defparam \cnt_vs[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N15
cyclonev_lcell_comb \Add1~861 (
// Equation(s):
// \Add1~861_sumout  = SUM(( cnt_vs[85] ) + ( GND ) + ( \Add1~86  ))
// \Add1~862  = CARRY(( cnt_vs[85] ) + ( GND ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[85]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~861_sumout ),
	.cout(\Add1~862 ),
	.shareout());
// synopsys translate_off
defparam \Add1~861 .extended_lut = "off";
defparam \Add1~861 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~861 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N16
dffeas \cnt_vs[85] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~861_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[85]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[85] .is_wysiwyg = "true";
defparam \cnt_vs[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N18
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( cnt_vs[86] ) + ( GND ) + ( \Add1~862  ))
// \Add1~82  = CARRY(( cnt_vs[86] ) + ( GND ) + ( \Add1~862  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[86]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~862 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N19
dffeas \cnt_vs[86] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[86]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[86] .is_wysiwyg = "true";
defparam \cnt_vs[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N21
cyclonev_lcell_comb \Add1~857 (
// Equation(s):
// \Add1~857_sumout  = SUM(( cnt_vs[87] ) + ( GND ) + ( \Add1~82  ))
// \Add1~858  = CARRY(( cnt_vs[87] ) + ( GND ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[87]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~857_sumout ),
	.cout(\Add1~858 ),
	.shareout());
// synopsys translate_off
defparam \Add1~857 .extended_lut = "off";
defparam \Add1~857 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~857 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N22
dffeas \cnt_vs[87] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~857_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[87]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[87] .is_wysiwyg = "true";
defparam \cnt_vs[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N24
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( cnt_vs[88] ) + ( GND ) + ( \Add1~858  ))
// \Add1~78  = CARRY(( cnt_vs[88] ) + ( GND ) + ( \Add1~858  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[88]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~858 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N25
dffeas \cnt_vs[88] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[88]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[88] .is_wysiwyg = "true";
defparam \cnt_vs[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N27
cyclonev_lcell_comb \Add1~853 (
// Equation(s):
// \Add1~853_sumout  = SUM(( cnt_vs[89] ) + ( GND ) + ( \Add1~78  ))
// \Add1~854  = CARRY(( cnt_vs[89] ) + ( GND ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[89]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~853_sumout ),
	.cout(\Add1~854 ),
	.shareout());
// synopsys translate_off
defparam \Add1~853 .extended_lut = "off";
defparam \Add1~853 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~853 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N28
dffeas \cnt_vs[89] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~853_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[89]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[89] .is_wysiwyg = "true";
defparam \cnt_vs[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N30
cyclonev_lcell_comb \Add1~261 (
// Equation(s):
// \Add1~261_sumout  = SUM(( cnt_vs[90] ) + ( GND ) + ( \Add1~854  ))
// \Add1~262  = CARRY(( cnt_vs[90] ) + ( GND ) + ( \Add1~854  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[90]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~854 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~261_sumout ),
	.cout(\Add1~262 ),
	.shareout());
// synopsys translate_off
defparam \Add1~261 .extended_lut = "off";
defparam \Add1~261 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N31
dffeas \cnt_vs[90] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~261_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[90]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[90] .is_wysiwyg = "true";
defparam \cnt_vs[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N33
cyclonev_lcell_comb \Add1~845 (
// Equation(s):
// \Add1~845_sumout  = SUM(( cnt_vs[91] ) + ( GND ) + ( \Add1~262  ))
// \Add1~846  = CARRY(( cnt_vs[91] ) + ( GND ) + ( \Add1~262  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[91]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~262 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~845_sumout ),
	.cout(\Add1~846 ),
	.shareout());
// synopsys translate_off
defparam \Add1~845 .extended_lut = "off";
defparam \Add1~845 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~845 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N34
dffeas \cnt_vs[91] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~845_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[91]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[91] .is_wysiwyg = "true";
defparam \cnt_vs[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N36
cyclonev_lcell_comb \Add1~281 (
// Equation(s):
// \Add1~281_sumout  = SUM(( cnt_vs[92] ) + ( GND ) + ( \Add1~846  ))
// \Add1~282  = CARRY(( cnt_vs[92] ) + ( GND ) + ( \Add1~846  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[92]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~846 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~281_sumout ),
	.cout(\Add1~282 ),
	.shareout());
// synopsys translate_off
defparam \Add1~281 .extended_lut = "off";
defparam \Add1~281 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~281 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N37
dffeas \cnt_vs[92] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~281_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[92]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[92] .is_wysiwyg = "true";
defparam \cnt_vs[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N39
cyclonev_lcell_comb \Add1~889 (
// Equation(s):
// \Add1~889_sumout  = SUM(( cnt_vs[93] ) + ( GND ) + ( \Add1~282  ))
// \Add1~890  = CARRY(( cnt_vs[93] ) + ( GND ) + ( \Add1~282  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[93]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~282 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~889_sumout ),
	.cout(\Add1~890 ),
	.shareout());
// synopsys translate_off
defparam \Add1~889 .extended_lut = "off";
defparam \Add1~889 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~889 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N40
dffeas \cnt_vs[93] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~889_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[93]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[93] .is_wysiwyg = "true";
defparam \cnt_vs[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N42
cyclonev_lcell_comb \Add1~277 (
// Equation(s):
// \Add1~277_sumout  = SUM(( cnt_vs[94] ) + ( GND ) + ( \Add1~890  ))
// \Add1~278  = CARRY(( cnt_vs[94] ) + ( GND ) + ( \Add1~890  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[94]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~890 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~277_sumout ),
	.cout(\Add1~278 ),
	.shareout());
// synopsys translate_off
defparam \Add1~277 .extended_lut = "off";
defparam \Add1~277 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~277 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N43
dffeas \cnt_vs[94] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~277_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[94]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[94] .is_wysiwyg = "true";
defparam \cnt_vs[94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N45
cyclonev_lcell_comb \Add1~885 (
// Equation(s):
// \Add1~885_sumout  = SUM(( cnt_vs[95] ) + ( GND ) + ( \Add1~278  ))
// \Add1~886  = CARRY(( cnt_vs[95] ) + ( GND ) + ( \Add1~278  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[95]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~278 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~885_sumout ),
	.cout(\Add1~886 ),
	.shareout());
// synopsys translate_off
defparam \Add1~885 .extended_lut = "off";
defparam \Add1~885 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~885 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N46
dffeas \cnt_vs[95] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~885_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[95]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[95] .is_wysiwyg = "true";
defparam \cnt_vs[95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N48
cyclonev_lcell_comb \Add1~273 (
// Equation(s):
// \Add1~273_sumout  = SUM(( cnt_vs[96] ) + ( GND ) + ( \Add1~886  ))
// \Add1~274  = CARRY(( cnt_vs[96] ) + ( GND ) + ( \Add1~886  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[96]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~886 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~273_sumout ),
	.cout(\Add1~274 ),
	.shareout());
// synopsys translate_off
defparam \Add1~273 .extended_lut = "off";
defparam \Add1~273 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N49
dffeas \cnt_vs[96] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~273_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[96]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[96] .is_wysiwyg = "true";
defparam \cnt_vs[96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N51
cyclonev_lcell_comb \Add1~881 (
// Equation(s):
// \Add1~881_sumout  = SUM(( cnt_vs[97] ) + ( GND ) + ( \Add1~274  ))
// \Add1~882  = CARRY(( cnt_vs[97] ) + ( GND ) + ( \Add1~274  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[97]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~274 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~881_sumout ),
	.cout(\Add1~882 ),
	.shareout());
// synopsys translate_off
defparam \Add1~881 .extended_lut = "off";
defparam \Add1~881 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~881 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N52
dffeas \cnt_vs[97] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~881_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[97]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[97] .is_wysiwyg = "true";
defparam \cnt_vs[97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N54
cyclonev_lcell_comb \Add1~269 (
// Equation(s):
// \Add1~269_sumout  = SUM(( cnt_vs[98] ) + ( GND ) + ( \Add1~882  ))
// \Add1~270  = CARRY(( cnt_vs[98] ) + ( GND ) + ( \Add1~882  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[98]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~882 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~269_sumout ),
	.cout(\Add1~270 ),
	.shareout());
// synopsys translate_off
defparam \Add1~269 .extended_lut = "off";
defparam \Add1~269 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N55
dffeas \cnt_vs[98] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~269_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[98]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[98] .is_wysiwyg = "true";
defparam \cnt_vs[98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N57
cyclonev_lcell_comb \Add1~877 (
// Equation(s):
// \Add1~877_sumout  = SUM(( cnt_vs[99] ) + ( GND ) + ( \Add1~270  ))
// \Add1~878  = CARRY(( cnt_vs[99] ) + ( GND ) + ( \Add1~270  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[99]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~270 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~877_sumout ),
	.cout(\Add1~878 ),
	.shareout());
// synopsys translate_off
defparam \Add1~877 .extended_lut = "off";
defparam \Add1~877 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~877 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N59
dffeas \cnt_vs[99] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~877_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[99]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[99] .is_wysiwyg = "true";
defparam \cnt_vs[99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N0
cyclonev_lcell_comb \Add1~265 (
// Equation(s):
// \Add1~265_sumout  = SUM(( cnt_vs[100] ) + ( GND ) + ( \Add1~878  ))
// \Add1~266  = CARRY(( cnt_vs[100] ) + ( GND ) + ( \Add1~878  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[100]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~878 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~265_sumout ),
	.cout(\Add1~266 ),
	.shareout());
// synopsys translate_off
defparam \Add1~265 .extended_lut = "off";
defparam \Add1~265 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~265 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N1
dffeas \cnt_vs[100] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~265_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[100]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[100] .is_wysiwyg = "true";
defparam \cnt_vs[100] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N3
cyclonev_lcell_comb \Add1~873 (
// Equation(s):
// \Add1~873_sumout  = SUM(( cnt_vs[101] ) + ( GND ) + ( \Add1~266  ))
// \Add1~874  = CARRY(( cnt_vs[101] ) + ( GND ) + ( \Add1~266  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[101]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~266 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~873_sumout ),
	.cout(\Add1~874 ),
	.shareout());
// synopsys translate_off
defparam \Add1~873 .extended_lut = "off";
defparam \Add1~873 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~873 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N4
dffeas \cnt_vs[101] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~873_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[101]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[101] .is_wysiwyg = "true";
defparam \cnt_vs[101] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N6
cyclonev_lcell_comb \Add1~257 (
// Equation(s):
// \Add1~257_sumout  = SUM(( cnt_vs[102] ) + ( GND ) + ( \Add1~874  ))
// \Add1~258  = CARRY(( cnt_vs[102] ) + ( GND ) + ( \Add1~874  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[102]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~874 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~257_sumout ),
	.cout(\Add1~258 ),
	.shareout());
// synopsys translate_off
defparam \Add1~257 .extended_lut = "off";
defparam \Add1~257 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N7
dffeas \cnt_vs[102] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~257_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[102]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[102] .is_wysiwyg = "true";
defparam \cnt_vs[102] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N9
cyclonev_lcell_comb \Add1~897 (
// Equation(s):
// \Add1~897_sumout  = SUM(( cnt_vs[103] ) + ( GND ) + ( \Add1~258  ))
// \Add1~898  = CARRY(( cnt_vs[103] ) + ( GND ) + ( \Add1~258  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[103]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~258 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~897_sumout ),
	.cout(\Add1~898 ),
	.shareout());
// synopsys translate_off
defparam \Add1~897 .extended_lut = "off";
defparam \Add1~897 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~897 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N10
dffeas \cnt_vs[103] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~897_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[103]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[103] .is_wysiwyg = "true";
defparam \cnt_vs[103] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N12
cyclonev_lcell_comb \Add1~301 (
// Equation(s):
// \Add1~301_sumout  = SUM(( cnt_vs[104] ) + ( GND ) + ( \Add1~898  ))
// \Add1~302  = CARRY(( cnt_vs[104] ) + ( GND ) + ( \Add1~898  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[104]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~898 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~301_sumout ),
	.cout(\Add1~302 ),
	.shareout());
// synopsys translate_off
defparam \Add1~301 .extended_lut = "off";
defparam \Add1~301 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~301 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N13
dffeas \cnt_vs[104] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~301_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[104]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[104] .is_wysiwyg = "true";
defparam \cnt_vs[104] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N15
cyclonev_lcell_comb \Add1~917 (
// Equation(s):
// \Add1~917_sumout  = SUM(( cnt_vs[105] ) + ( GND ) + ( \Add1~302  ))
// \Add1~918  = CARRY(( cnt_vs[105] ) + ( GND ) + ( \Add1~302  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[105]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~302 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~917_sumout ),
	.cout(\Add1~918 ),
	.shareout());
// synopsys translate_off
defparam \Add1~917 .extended_lut = "off";
defparam \Add1~917 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~917 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N16
dffeas \cnt_vs[105] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~917_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[105]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[105] .is_wysiwyg = "true";
defparam \cnt_vs[105] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N18
cyclonev_lcell_comb \Add1~297 (
// Equation(s):
// \Add1~297_sumout  = SUM(( cnt_vs[106] ) + ( GND ) + ( \Add1~918  ))
// \Add1~298  = CARRY(( cnt_vs[106] ) + ( GND ) + ( \Add1~918  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[106]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~918 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~297_sumout ),
	.cout(\Add1~298 ),
	.shareout());
// synopsys translate_off
defparam \Add1~297 .extended_lut = "off";
defparam \Add1~297 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~297 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N19
dffeas \cnt_vs[106] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~297_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[106]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[106] .is_wysiwyg = "true";
defparam \cnt_vs[106] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N21
cyclonev_lcell_comb \Add1~913 (
// Equation(s):
// \Add1~913_sumout  = SUM(( cnt_vs[107] ) + ( GND ) + ( \Add1~298  ))
// \Add1~914  = CARRY(( cnt_vs[107] ) + ( GND ) + ( \Add1~298  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[107]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~298 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~913_sumout ),
	.cout(\Add1~914 ),
	.shareout());
// synopsys translate_off
defparam \Add1~913 .extended_lut = "off";
defparam \Add1~913 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~913 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N22
dffeas \cnt_vs[107] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~913_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[107]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[107] .is_wysiwyg = "true";
defparam \cnt_vs[107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N24
cyclonev_lcell_comb \Add1~293 (
// Equation(s):
// \Add1~293_sumout  = SUM(( cnt_vs[108] ) + ( GND ) + ( \Add1~914  ))
// \Add1~294  = CARRY(( cnt_vs[108] ) + ( GND ) + ( \Add1~914  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[108]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~914 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~293_sumout ),
	.cout(\Add1~294 ),
	.shareout());
// synopsys translate_off
defparam \Add1~293 .extended_lut = "off";
defparam \Add1~293 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~293 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N25
dffeas \cnt_vs[108] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~293_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[108]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[108] .is_wysiwyg = "true";
defparam \cnt_vs[108] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N27
cyclonev_lcell_comb \Add1~909 (
// Equation(s):
// \Add1~909_sumout  = SUM(( cnt_vs[109] ) + ( GND ) + ( \Add1~294  ))
// \Add1~910  = CARRY(( cnt_vs[109] ) + ( GND ) + ( \Add1~294  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[109]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~294 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~909_sumout ),
	.cout(\Add1~910 ),
	.shareout());
// synopsys translate_off
defparam \Add1~909 .extended_lut = "off";
defparam \Add1~909 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~909 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N28
dffeas \cnt_vs[109] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~909_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[109]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[109] .is_wysiwyg = "true";
defparam \cnt_vs[109] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N30
cyclonev_lcell_comb \Add1~289 (
// Equation(s):
// \Add1~289_sumout  = SUM(( cnt_vs[110] ) + ( GND ) + ( \Add1~910  ))
// \Add1~290  = CARRY(( cnt_vs[110] ) + ( GND ) + ( \Add1~910  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[110]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~910 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~289_sumout ),
	.cout(\Add1~290 ),
	.shareout());
// synopsys translate_off
defparam \Add1~289 .extended_lut = "off";
defparam \Add1~289 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~289 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N32
dffeas \cnt_vs[110] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~289_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[110]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[110] .is_wysiwyg = "true";
defparam \cnt_vs[110] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N33
cyclonev_lcell_comb \Add1~905 (
// Equation(s):
// \Add1~905_sumout  = SUM(( cnt_vs[111] ) + ( GND ) + ( \Add1~290  ))
// \Add1~906  = CARRY(( cnt_vs[111] ) + ( GND ) + ( \Add1~290  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[111]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~290 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~905_sumout ),
	.cout(\Add1~906 ),
	.shareout());
// synopsys translate_off
defparam \Add1~905 .extended_lut = "off";
defparam \Add1~905 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~905 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N34
dffeas \cnt_vs[111] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~905_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[111]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[111] .is_wysiwyg = "true";
defparam \cnt_vs[111] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N36
cyclonev_lcell_comb \Add1~285 (
// Equation(s):
// \Add1~285_sumout  = SUM(( cnt_vs[112] ) + ( GND ) + ( \Add1~906  ))
// \Add1~286  = CARRY(( cnt_vs[112] ) + ( GND ) + ( \Add1~906  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[112]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~906 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~285_sumout ),
	.cout(\Add1~286 ),
	.shareout());
// synopsys translate_off
defparam \Add1~285 .extended_lut = "off";
defparam \Add1~285 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~285 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N37
dffeas \cnt_vs[112] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~285_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[112]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[112] .is_wysiwyg = "true";
defparam \cnt_vs[112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N39
cyclonev_lcell_comb \Add1~901 (
// Equation(s):
// \Add1~901_sumout  = SUM(( cnt_vs[113] ) + ( GND ) + ( \Add1~286  ))
// \Add1~902  = CARRY(( cnt_vs[113] ) + ( GND ) + ( \Add1~286  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[113]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~286 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~901_sumout ),
	.cout(\Add1~902 ),
	.shareout());
// synopsys translate_off
defparam \Add1~901 .extended_lut = "off";
defparam \Add1~901 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~901 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N40
dffeas \cnt_vs[113] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~901_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[113]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[113] .is_wysiwyg = "true";
defparam \cnt_vs[113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N42
cyclonev_lcell_comb \Add1~309 (
// Equation(s):
// \Add1~309_sumout  = SUM(( cnt_vs[114] ) + ( GND ) + ( \Add1~902  ))
// \Add1~310  = CARRY(( cnt_vs[114] ) + ( GND ) + ( \Add1~902  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[114]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~902 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~309_sumout ),
	.cout(\Add1~310 ),
	.shareout());
// synopsys translate_off
defparam \Add1~309 .extended_lut = "off";
defparam \Add1~309 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~309 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N43
dffeas \cnt_vs[114] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~309_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[114]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[114] .is_wysiwyg = "true";
defparam \cnt_vs[114] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N45
cyclonev_lcell_comb \Add1~893 (
// Equation(s):
// \Add1~893_sumout  = SUM(( cnt_vs[115] ) + ( GND ) + ( \Add1~310  ))
// \Add1~894  = CARRY(( cnt_vs[115] ) + ( GND ) + ( \Add1~310  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[115]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~310 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~893_sumout ),
	.cout(\Add1~894 ),
	.shareout());
// synopsys translate_off
defparam \Add1~893 .extended_lut = "off";
defparam \Add1~893 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~893 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N46
dffeas \cnt_vs[115] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~893_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[115]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[115] .is_wysiwyg = "true";
defparam \cnt_vs[115] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N48
cyclonev_lcell_comb \Add1~329 (
// Equation(s):
// \Add1~329_sumout  = SUM(( cnt_vs[116] ) + ( GND ) + ( \Add1~894  ))
// \Add1~330  = CARRY(( cnt_vs[116] ) + ( GND ) + ( \Add1~894  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[116]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~894 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~329_sumout ),
	.cout(\Add1~330 ),
	.shareout());
// synopsys translate_off
defparam \Add1~329 .extended_lut = "off";
defparam \Add1~329 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~329 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N49
dffeas \cnt_vs[116] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~329_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[116]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[116] .is_wysiwyg = "true";
defparam \cnt_vs[116] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N51
cyclonev_lcell_comb \Add1~937 (
// Equation(s):
// \Add1~937_sumout  = SUM(( cnt_vs[117] ) + ( GND ) + ( \Add1~330  ))
// \Add1~938  = CARRY(( cnt_vs[117] ) + ( GND ) + ( \Add1~330  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[117]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~330 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~937_sumout ),
	.cout(\Add1~938 ),
	.shareout());
// synopsys translate_off
defparam \Add1~937 .extended_lut = "off";
defparam \Add1~937 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~937 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N52
dffeas \cnt_vs[117] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~937_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[117]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[117] .is_wysiwyg = "true";
defparam \cnt_vs[117] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N54
cyclonev_lcell_comb \Add1~325 (
// Equation(s):
// \Add1~325_sumout  = SUM(( cnt_vs[118] ) + ( GND ) + ( \Add1~938  ))
// \Add1~326  = CARRY(( cnt_vs[118] ) + ( GND ) + ( \Add1~938  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[118]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~938 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~325_sumout ),
	.cout(\Add1~326 ),
	.shareout());
// synopsys translate_off
defparam \Add1~325 .extended_lut = "off";
defparam \Add1~325 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~325 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N56
dffeas \cnt_vs[118] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~325_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[118]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[118] .is_wysiwyg = "true";
defparam \cnt_vs[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N57
cyclonev_lcell_comb \Add1~933 (
// Equation(s):
// \Add1~933_sumout  = SUM(( cnt_vs[119] ) + ( GND ) + ( \Add1~326  ))
// \Add1~934  = CARRY(( cnt_vs[119] ) + ( GND ) + ( \Add1~326  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[119]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~326 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~933_sumout ),
	.cout(\Add1~934 ),
	.shareout());
// synopsys translate_off
defparam \Add1~933 .extended_lut = "off";
defparam \Add1~933 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~933 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y59_N58
dffeas \cnt_vs[119] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~933_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[119]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[119] .is_wysiwyg = "true";
defparam \cnt_vs[119] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N0
cyclonev_lcell_comb \Add1~321 (
// Equation(s):
// \Add1~321_sumout  = SUM(( cnt_vs[120] ) + ( GND ) + ( \Add1~934  ))
// \Add1~322  = CARRY(( cnt_vs[120] ) + ( GND ) + ( \Add1~934  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[120]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~934 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~321_sumout ),
	.cout(\Add1~322 ),
	.shareout());
// synopsys translate_off
defparam \Add1~321 .extended_lut = "off";
defparam \Add1~321 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~321 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N1
dffeas \cnt_vs[120] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~321_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[120]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[120] .is_wysiwyg = "true";
defparam \cnt_vs[120] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N3
cyclonev_lcell_comb \Add1~929 (
// Equation(s):
// \Add1~929_sumout  = SUM(( cnt_vs[121] ) + ( GND ) + ( \Add1~322  ))
// \Add1~930  = CARRY(( cnt_vs[121] ) + ( GND ) + ( \Add1~322  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[121]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~322 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~929_sumout ),
	.cout(\Add1~930 ),
	.shareout());
// synopsys translate_off
defparam \Add1~929 .extended_lut = "off";
defparam \Add1~929 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~929 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N4
dffeas \cnt_vs[121] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~929_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[121]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[121] .is_wysiwyg = "true";
defparam \cnt_vs[121] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N6
cyclonev_lcell_comb \Add1~317 (
// Equation(s):
// \Add1~317_sumout  = SUM(( cnt_vs[122] ) + ( GND ) + ( \Add1~930  ))
// \Add1~318  = CARRY(( cnt_vs[122] ) + ( GND ) + ( \Add1~930  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[122]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~930 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~317_sumout ),
	.cout(\Add1~318 ),
	.shareout());
// synopsys translate_off
defparam \Add1~317 .extended_lut = "off";
defparam \Add1~317 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N7
dffeas \cnt_vs[122] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~317_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[122]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[122] .is_wysiwyg = "true";
defparam \cnt_vs[122] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N9
cyclonev_lcell_comb \Add1~925 (
// Equation(s):
// \Add1~925_sumout  = SUM(( cnt_vs[123] ) + ( GND ) + ( \Add1~318  ))
// \Add1~926  = CARRY(( cnt_vs[123] ) + ( GND ) + ( \Add1~318  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[123]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~318 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~925_sumout ),
	.cout(\Add1~926 ),
	.shareout());
// synopsys translate_off
defparam \Add1~925 .extended_lut = "off";
defparam \Add1~925 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~925 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N10
dffeas \cnt_vs[123] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~925_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[123]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[123] .is_wysiwyg = "true";
defparam \cnt_vs[123] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N12
cyclonev_lcell_comb \Add1~313 (
// Equation(s):
// \Add1~313_sumout  = SUM(( cnt_vs[124] ) + ( GND ) + ( \Add1~926  ))
// \Add1~314  = CARRY(( cnt_vs[124] ) + ( GND ) + ( \Add1~926  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[124]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~926 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~313_sumout ),
	.cout(\Add1~314 ),
	.shareout());
// synopsys translate_off
defparam \Add1~313 .extended_lut = "off";
defparam \Add1~313 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~313 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N13
dffeas \cnt_vs[124] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~313_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[124]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[124] .is_wysiwyg = "true";
defparam \cnt_vs[124] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N15
cyclonev_lcell_comb \Add1~921 (
// Equation(s):
// \Add1~921_sumout  = SUM(( cnt_vs[125] ) + ( GND ) + ( \Add1~314  ))
// \Add1~922  = CARRY(( cnt_vs[125] ) + ( GND ) + ( \Add1~314  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[125]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~314 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~921_sumout ),
	.cout(\Add1~922 ),
	.shareout());
// synopsys translate_off
defparam \Add1~921 .extended_lut = "off";
defparam \Add1~921 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~921 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N16
dffeas \cnt_vs[125] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~921_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[125]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[125] .is_wysiwyg = "true";
defparam \cnt_vs[125] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N18
cyclonev_lcell_comb \Add1~305 (
// Equation(s):
// \Add1~305_sumout  = SUM(( cnt_vs[126] ) + ( GND ) + ( \Add1~922  ))
// \Add1~306  = CARRY(( cnt_vs[126] ) + ( GND ) + ( \Add1~922  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[126]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~922 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~305_sumout ),
	.cout(\Add1~306 ),
	.shareout());
// synopsys translate_off
defparam \Add1~305 .extended_lut = "off";
defparam \Add1~305 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~305 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N19
dffeas \cnt_vs[126] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~305_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[126]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[126] .is_wysiwyg = "true";
defparam \cnt_vs[126] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N21
cyclonev_lcell_comb \Add1~949 (
// Equation(s):
// \Add1~949_sumout  = SUM(( cnt_vs[127] ) + ( GND ) + ( \Add1~306  ))
// \Add1~950  = CARRY(( cnt_vs[127] ) + ( GND ) + ( \Add1~306  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[127]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~306 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~949_sumout ),
	.cout(\Add1~950 ),
	.shareout());
// synopsys translate_off
defparam \Add1~949 .extended_lut = "off";
defparam \Add1~949 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~949 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N22
dffeas \cnt_vs[127] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~949_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[127]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[127] .is_wysiwyg = "true";
defparam \cnt_vs[127] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N24
cyclonev_lcell_comb \Add1~349 (
// Equation(s):
// \Add1~349_sumout  = SUM(( cnt_vs[128] ) + ( GND ) + ( \Add1~950  ))
// \Add1~350  = CARRY(( cnt_vs[128] ) + ( GND ) + ( \Add1~950  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[128]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~950 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~349_sumout ),
	.cout(\Add1~350 ),
	.shareout());
// synopsys translate_off
defparam \Add1~349 .extended_lut = "off";
defparam \Add1~349 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~349 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N25
dffeas \cnt_vs[128] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~349_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[128]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[128] .is_wysiwyg = "true";
defparam \cnt_vs[128] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N27
cyclonev_lcell_comb \Add1~449 (
// Equation(s):
// \Add1~449_sumout  = SUM(( cnt_vs[129] ) + ( GND ) + ( \Add1~350  ))
// \Add1~450  = CARRY(( cnt_vs[129] ) + ( GND ) + ( \Add1~350  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[129]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~350 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~449_sumout ),
	.cout(\Add1~450 ),
	.shareout());
// synopsys translate_off
defparam \Add1~449 .extended_lut = "off";
defparam \Add1~449 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~449 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N28
dffeas \cnt_vs[129] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~449_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[129]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[129] .is_wysiwyg = "true";
defparam \cnt_vs[129] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N30
cyclonev_lcell_comb \Add1~345 (
// Equation(s):
// \Add1~345_sumout  = SUM(( cnt_vs[130] ) + ( GND ) + ( \Add1~450  ))
// \Add1~346  = CARRY(( cnt_vs[130] ) + ( GND ) + ( \Add1~450  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[130]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~450 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~345_sumout ),
	.cout(\Add1~346 ),
	.shareout());
// synopsys translate_off
defparam \Add1~345 .extended_lut = "off";
defparam \Add1~345 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~345 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N31
dffeas \cnt_vs[130] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~345_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[130]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[130] .is_wysiwyg = "true";
defparam \cnt_vs[130] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N33
cyclonev_lcell_comb \Add1~341 (
// Equation(s):
// \Add1~341_sumout  = SUM(( cnt_vs[131] ) + ( GND ) + ( \Add1~346  ))
// \Add1~342  = CARRY(( cnt_vs[131] ) + ( GND ) + ( \Add1~346  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[131]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~346 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~341_sumout ),
	.cout(\Add1~342 ),
	.shareout());
// synopsys translate_off
defparam \Add1~341 .extended_lut = "off";
defparam \Add1~341 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~341 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N34
dffeas \cnt_vs[131] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~341_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[131]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[131] .is_wysiwyg = "true";
defparam \cnt_vs[131] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N36
cyclonev_lcell_comb \Add1~337 (
// Equation(s):
// \Add1~337_sumout  = SUM(( cnt_vs[132] ) + ( GND ) + ( \Add1~342  ))
// \Add1~338  = CARRY(( cnt_vs[132] ) + ( GND ) + ( \Add1~342  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[132]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~342 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~337_sumout ),
	.cout(\Add1~338 ),
	.shareout());
// synopsys translate_off
defparam \Add1~337 .extended_lut = "off";
defparam \Add1~337 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~337 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N37
dffeas \cnt_vs[132] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~337_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[132]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[132] .is_wysiwyg = "true";
defparam \cnt_vs[132] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N39
cyclonev_lcell_comb \Add1~945 (
// Equation(s):
// \Add1~945_sumout  = SUM(( cnt_vs[133] ) + ( GND ) + ( \Add1~338  ))
// \Add1~946  = CARRY(( cnt_vs[133] ) + ( GND ) + ( \Add1~338  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[133]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~338 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~945_sumout ),
	.cout(\Add1~946 ),
	.shareout());
// synopsys translate_off
defparam \Add1~945 .extended_lut = "off";
defparam \Add1~945 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~945 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N40
dffeas \cnt_vs[133] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~945_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[133]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[133] .is_wysiwyg = "true";
defparam \cnt_vs[133] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N42
cyclonev_lcell_comb \Add1~445 (
// Equation(s):
// \Add1~445_sumout  = SUM(( cnt_vs[134] ) + ( GND ) + ( \Add1~946  ))
// \Add1~446  = CARRY(( cnt_vs[134] ) + ( GND ) + ( \Add1~946  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[134]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~946 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~445_sumout ),
	.cout(\Add1~446 ),
	.shareout());
// synopsys translate_off
defparam \Add1~445 .extended_lut = "off";
defparam \Add1~445 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~445 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N43
dffeas \cnt_vs[134] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~445_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[134]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[134] .is_wysiwyg = "true";
defparam \cnt_vs[134] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N45
cyclonev_lcell_comb \Add1~333 (
// Equation(s):
// \Add1~333_sumout  = SUM(( cnt_vs[135] ) + ( GND ) + ( \Add1~446  ))
// \Add1~334  = CARRY(( cnt_vs[135] ) + ( GND ) + ( \Add1~446  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[135]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~446 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~333_sumout ),
	.cout(\Add1~334 ),
	.shareout());
// synopsys translate_off
defparam \Add1~333 .extended_lut = "off";
defparam \Add1~333 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~333 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N46
dffeas \cnt_vs[135] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~333_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[135]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[135] .is_wysiwyg = "true";
defparam \cnt_vs[135] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N48
cyclonev_lcell_comb \Add1~441 (
// Equation(s):
// \Add1~441_sumout  = SUM(( cnt_vs[136] ) + ( GND ) + ( \Add1~334  ))
// \Add1~442  = CARRY(( cnt_vs[136] ) + ( GND ) + ( \Add1~334  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[136]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~334 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~441_sumout ),
	.cout(\Add1~442 ),
	.shareout());
// synopsys translate_off
defparam \Add1~441 .extended_lut = "off";
defparam \Add1~441 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~441 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N49
dffeas \cnt_vs[136] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~441_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[136]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[136] .is_wysiwyg = "true";
defparam \cnt_vs[136] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N51
cyclonev_lcell_comb \Add1~985 (
// Equation(s):
// \Add1~985_sumout  = SUM(( cnt_vs[137] ) + ( GND ) + ( \Add1~442  ))
// \Add1~986  = CARRY(( cnt_vs[137] ) + ( GND ) + ( \Add1~442  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[137]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~442 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~985_sumout ),
	.cout(\Add1~986 ),
	.shareout());
// synopsys translate_off
defparam \Add1~985 .extended_lut = "off";
defparam \Add1~985 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~985 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N52
dffeas \cnt_vs[137] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~985_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[137]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[137] .is_wysiwyg = "true";
defparam \cnt_vs[137] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N54
cyclonev_lcell_comb \Add1~437 (
// Equation(s):
// \Add1~437_sumout  = SUM(( cnt_vs[138] ) + ( GND ) + ( \Add1~986  ))
// \Add1~438  = CARRY(( cnt_vs[138] ) + ( GND ) + ( \Add1~986  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[138]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~986 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~437_sumout ),
	.cout(\Add1~438 ),
	.shareout());
// synopsys translate_off
defparam \Add1~437 .extended_lut = "off";
defparam \Add1~437 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~437 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N55
dffeas \cnt_vs[138] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~437_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[138]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[138] .is_wysiwyg = "true";
defparam \cnt_vs[138] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N57
cyclonev_lcell_comb \Add1~361 (
// Equation(s):
// \Add1~361_sumout  = SUM(( cnt_vs[139] ) + ( GND ) + ( \Add1~438  ))
// \Add1~362  = CARRY(( cnt_vs[139] ) + ( GND ) + ( \Add1~438  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[139]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~438 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~361_sumout ),
	.cout(\Add1~362 ),
	.shareout());
// synopsys translate_off
defparam \Add1~361 .extended_lut = "off";
defparam \Add1~361 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~361 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y58_N58
dffeas \cnt_vs[139] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~361_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[139]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[139] .is_wysiwyg = "true";
defparam \cnt_vs[139] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N0
cyclonev_lcell_comb \Add1~429 (
// Equation(s):
// \Add1~429_sumout  = SUM(( cnt_vs[140] ) + ( GND ) + ( \Add1~362  ))
// \Add1~430  = CARRY(( cnt_vs[140] ) + ( GND ) + ( \Add1~362  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[140]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~362 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~429_sumout ),
	.cout(\Add1~430 ),
	.shareout());
// synopsys translate_off
defparam \Add1~429 .extended_lut = "off";
defparam \Add1~429 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~429 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N1
dffeas \cnt_vs[140] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~429_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[140]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[140] .is_wysiwyg = "true";
defparam \cnt_vs[140] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N3
cyclonev_lcell_comb \Add1~981 (
// Equation(s):
// \Add1~981_sumout  = SUM(( cnt_vs[141] ) + ( GND ) + ( \Add1~430  ))
// \Add1~982  = CARRY(( cnt_vs[141] ) + ( GND ) + ( \Add1~430  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[141]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~430 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~981_sumout ),
	.cout(\Add1~982 ),
	.shareout());
// synopsys translate_off
defparam \Add1~981 .extended_lut = "off";
defparam \Add1~981 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~981 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N4
dffeas \cnt_vs[141] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~981_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[141]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[141] .is_wysiwyg = "true";
defparam \cnt_vs[141] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N6
cyclonev_lcell_comb \Add1~473 (
// Equation(s):
// \Add1~473_sumout  = SUM(( cnt_vs[142] ) + ( GND ) + ( \Add1~982  ))
// \Add1~474  = CARRY(( cnt_vs[142] ) + ( GND ) + ( \Add1~982  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[142]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~982 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~473_sumout ),
	.cout(\Add1~474 ),
	.shareout());
// synopsys translate_off
defparam \Add1~473 .extended_lut = "off";
defparam \Add1~473 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~473 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N8
dffeas \cnt_vs[142] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~473_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[142]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[142] .is_wysiwyg = "true";
defparam \cnt_vs[142] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N9
cyclonev_lcell_comb \Add1~357 (
// Equation(s):
// \Add1~357_sumout  = SUM(( cnt_vs[143] ) + ( GND ) + ( \Add1~474  ))
// \Add1~358  = CARRY(( cnt_vs[143] ) + ( GND ) + ( \Add1~474  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[143]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~474 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~357_sumout ),
	.cout(\Add1~358 ),
	.shareout());
// synopsys translate_off
defparam \Add1~357 .extended_lut = "off";
defparam \Add1~357 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~357 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N10
dffeas \cnt_vs[143] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~357_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[143]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[143] .is_wysiwyg = "true";
defparam \cnt_vs[143] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N12
cyclonev_lcell_comb \Add1~469 (
// Equation(s):
// \Add1~469_sumout  = SUM(( cnt_vs[144] ) + ( GND ) + ( \Add1~358  ))
// \Add1~470  = CARRY(( cnt_vs[144] ) + ( GND ) + ( \Add1~358  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[144]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~358 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~469_sumout ),
	.cout(\Add1~470 ),
	.shareout());
// synopsys translate_off
defparam \Add1~469 .extended_lut = "off";
defparam \Add1~469 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~469 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N13
dffeas \cnt_vs[144] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~469_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[144]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[144] .is_wysiwyg = "true";
defparam \cnt_vs[144] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N15
cyclonev_lcell_comb \Add1~977 (
// Equation(s):
// \Add1~977_sumout  = SUM(( cnt_vs[145] ) + ( GND ) + ( \Add1~470  ))
// \Add1~978  = CARRY(( cnt_vs[145] ) + ( GND ) + ( \Add1~470  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[145]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~470 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~977_sumout ),
	.cout(\Add1~978 ),
	.shareout());
// synopsys translate_off
defparam \Add1~977 .extended_lut = "off";
defparam \Add1~977 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~977 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N16
dffeas \cnt_vs[145] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~977_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[145]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[145] .is_wysiwyg = "true";
defparam \cnt_vs[145] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N18
cyclonev_lcell_comb \Add1~465 (
// Equation(s):
// \Add1~465_sumout  = SUM(( cnt_vs[146] ) + ( GND ) + ( \Add1~978  ))
// \Add1~466  = CARRY(( cnt_vs[146] ) + ( GND ) + ( \Add1~978  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[146]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~978 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~465_sumout ),
	.cout(\Add1~466 ),
	.shareout());
// synopsys translate_off
defparam \Add1~465 .extended_lut = "off";
defparam \Add1~465 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~465 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N20
dffeas \cnt_vs[146] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~465_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[146]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[146] .is_wysiwyg = "true";
defparam \cnt_vs[146] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N21
cyclonev_lcell_comb \Add1~397 (
// Equation(s):
// \Add1~397_sumout  = SUM(( cnt_vs[147] ) + ( GND ) + ( \Add1~466  ))
// \Add1~398  = CARRY(( cnt_vs[147] ) + ( GND ) + ( \Add1~466  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[147]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~466 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~397_sumout ),
	.cout(\Add1~398 ),
	.shareout());
// synopsys translate_off
defparam \Add1~397 .extended_lut = "off";
defparam \Add1~397 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~397 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N22
dffeas \cnt_vs[147] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~397_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[147]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[147] .is_wysiwyg = "true";
defparam \cnt_vs[147] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N24
cyclonev_lcell_comb \Add1~461 (
// Equation(s):
// \Add1~461_sumout  = SUM(( cnt_vs[148] ) + ( GND ) + ( \Add1~398  ))
// \Add1~462  = CARRY(( cnt_vs[148] ) + ( GND ) + ( \Add1~398  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[148]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~398 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~461_sumout ),
	.cout(\Add1~462 ),
	.shareout());
// synopsys translate_off
defparam \Add1~461 .extended_lut = "off";
defparam \Add1~461 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~461 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N26
dffeas \cnt_vs[148] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~461_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[148]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[148] .is_wysiwyg = "true";
defparam \cnt_vs[148] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N27
cyclonev_lcell_comb \Add1~973 (
// Equation(s):
// \Add1~973_sumout  = SUM(( cnt_vs[149] ) + ( GND ) + ( \Add1~462  ))
// \Add1~974  = CARRY(( cnt_vs[149] ) + ( GND ) + ( \Add1~462  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[149]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~462 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~973_sumout ),
	.cout(\Add1~974 ),
	.shareout());
// synopsys translate_off
defparam \Add1~973 .extended_lut = "off";
defparam \Add1~973 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~973 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N28
dffeas \cnt_vs[149] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~973_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[149]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[149] .is_wysiwyg = "true";
defparam \cnt_vs[149] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N30
cyclonev_lcell_comb \Add1~457 (
// Equation(s):
// \Add1~457_sumout  = SUM(( cnt_vs[150] ) + ( GND ) + ( \Add1~974  ))
// \Add1~458  = CARRY(( cnt_vs[150] ) + ( GND ) + ( \Add1~974  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[150]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~974 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~457_sumout ),
	.cout(\Add1~458 ),
	.shareout());
// synopsys translate_off
defparam \Add1~457 .extended_lut = "off";
defparam \Add1~457 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~457 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N31
dffeas \cnt_vs[150] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~457_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[150]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[150] .is_wysiwyg = "true";
defparam \cnt_vs[150] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N33
cyclonev_lcell_comb \Add1~941 (
// Equation(s):
// \Add1~941_sumout  = SUM(( cnt_vs[151] ) + ( GND ) + ( \Add1~458  ))
// \Add1~942  = CARRY(( cnt_vs[151] ) + ( GND ) + ( \Add1~458  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[151]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~458 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~941_sumout ),
	.cout(\Add1~942 ),
	.shareout());
// synopsys translate_off
defparam \Add1~941 .extended_lut = "off";
defparam \Add1~941 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~941 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N35
dffeas \cnt_vs[151] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~941_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[151]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[151] .is_wysiwyg = "true";
defparam \cnt_vs[151] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N36
cyclonev_lcell_comb \Add1~481 (
// Equation(s):
// \Add1~481_sumout  = SUM(( cnt_vs[152] ) + ( GND ) + ( \Add1~942  ))
// \Add1~482  = CARRY(( cnt_vs[152] ) + ( GND ) + ( \Add1~942  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[152]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~942 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~481_sumout ),
	.cout(\Add1~482 ),
	.shareout());
// synopsys translate_off
defparam \Add1~481 .extended_lut = "off";
defparam \Add1~481 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~481 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N37
dffeas \cnt_vs[152] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~481_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[152]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[152] .is_wysiwyg = "true";
defparam \cnt_vs[152] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N39
cyclonev_lcell_comb \Add1~969 (
// Equation(s):
// \Add1~969_sumout  = SUM(( cnt_vs[153] ) + ( GND ) + ( \Add1~482  ))
// \Add1~970  = CARRY(( cnt_vs[153] ) + ( GND ) + ( \Add1~482  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[153]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~482 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~969_sumout ),
	.cout(\Add1~970 ),
	.shareout());
// synopsys translate_off
defparam \Add1~969 .extended_lut = "off";
defparam \Add1~969 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~969 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N40
dffeas \cnt_vs[153] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~969_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[153]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[153] .is_wysiwyg = "true";
defparam \cnt_vs[153] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N42
cyclonev_lcell_comb \Add1~393 (
// Equation(s):
// \Add1~393_sumout  = SUM(( cnt_vs[154] ) + ( GND ) + ( \Add1~970  ))
// \Add1~394  = CARRY(( cnt_vs[154] ) + ( GND ) + ( \Add1~970  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[154]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~970 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~393_sumout ),
	.cout(\Add1~394 ),
	.shareout());
// synopsys translate_off
defparam \Add1~393 .extended_lut = "off";
defparam \Add1~393 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~393 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N43
dffeas \cnt_vs[154] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~393_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[154]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[154] .is_wysiwyg = "true";
defparam \cnt_vs[154] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N45
cyclonev_lcell_comb \Add1~965 (
// Equation(s):
// \Add1~965_sumout  = SUM(( cnt_vs[155] ) + ( GND ) + ( \Add1~394  ))
// \Add1~966  = CARRY(( cnt_vs[155] ) + ( GND ) + ( \Add1~394  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[155]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~394 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~965_sumout ),
	.cout(\Add1~966 ),
	.shareout());
// synopsys translate_off
defparam \Add1~965 .extended_lut = "off";
defparam \Add1~965 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~965 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N46
dffeas \cnt_vs[155] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~965_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[155]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[155] .is_wysiwyg = "true";
defparam \cnt_vs[155] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N48
cyclonev_lcell_comb \Add1~389 (
// Equation(s):
// \Add1~389_sumout  = SUM(( cnt_vs[156] ) + ( GND ) + ( \Add1~966  ))
// \Add1~390  = CARRY(( cnt_vs[156] ) + ( GND ) + ( \Add1~966  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[156]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~966 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~389_sumout ),
	.cout(\Add1~390 ),
	.shareout());
// synopsys translate_off
defparam \Add1~389 .extended_lut = "off";
defparam \Add1~389 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N49
dffeas \cnt_vs[156] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~389_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[156]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[156] .is_wysiwyg = "true";
defparam \cnt_vs[156] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N51
cyclonev_lcell_comb \Add1~961 (
// Equation(s):
// \Add1~961_sumout  = SUM(( cnt_vs[157] ) + ( GND ) + ( \Add1~390  ))
// \Add1~962  = CARRY(( cnt_vs[157] ) + ( GND ) + ( \Add1~390  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[157]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~390 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~961_sumout ),
	.cout(\Add1~962 ),
	.shareout());
// synopsys translate_off
defparam \Add1~961 .extended_lut = "off";
defparam \Add1~961 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~961 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N53
dffeas \cnt_vs[157] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~961_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[157]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[157] .is_wysiwyg = "true";
defparam \cnt_vs[157] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N54
cyclonev_lcell_comb \Add1~385 (
// Equation(s):
// \Add1~385_sumout  = SUM(( cnt_vs[158] ) + ( GND ) + ( \Add1~962  ))
// \Add1~386  = CARRY(( cnt_vs[158] ) + ( GND ) + ( \Add1~962  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[158]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~962 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~385_sumout ),
	.cout(\Add1~386 ),
	.shareout());
// synopsys translate_off
defparam \Add1~385 .extended_lut = "off";
defparam \Add1~385 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N55
dffeas \cnt_vs[158] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~385_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[158]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[158] .is_wysiwyg = "true";
defparam \cnt_vs[158] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N57
cyclonev_lcell_comb \Add1~957 (
// Equation(s):
// \Add1~957_sumout  = SUM(( cnt_vs[159] ) + ( GND ) + ( \Add1~386  ))
// \Add1~958  = CARRY(( cnt_vs[159] ) + ( GND ) + ( \Add1~386  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[159]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~386 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~957_sumout ),
	.cout(\Add1~958 ),
	.shareout());
// synopsys translate_off
defparam \Add1~957 .extended_lut = "off";
defparam \Add1~957 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~957 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N58
dffeas \cnt_vs[159] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~957_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[159]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[159] .is_wysiwyg = "true";
defparam \cnt_vs[159] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N0
cyclonev_lcell_comb \Add1~353 (
// Equation(s):
// \Add1~353_sumout  = SUM(( cnt_vs[160] ) + ( GND ) + ( \Add1~958  ))
// \Add1~354  = CARRY(( cnt_vs[160] ) + ( GND ) + ( \Add1~958  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[160]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~958 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~353_sumout ),
	.cout(\Add1~354 ),
	.shareout());
// synopsys translate_off
defparam \Add1~353 .extended_lut = "off";
defparam \Add1~353 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~353 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N1
dffeas \cnt_vs[160] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~353_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[160]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[160] .is_wysiwyg = "true";
defparam \cnt_vs[160] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N3
cyclonev_lcell_comb \Add1~953 (
// Equation(s):
// \Add1~953_sumout  = SUM(( cnt_vs[161] ) + ( GND ) + ( \Add1~354  ))
// \Add1~954  = CARRY(( cnt_vs[161] ) + ( GND ) + ( \Add1~354  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[161]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~354 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~953_sumout ),
	.cout(\Add1~954 ),
	.shareout());
// synopsys translate_off
defparam \Add1~953 .extended_lut = "off";
defparam \Add1~953 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~953 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N4
dffeas \cnt_vs[161] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~953_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[161]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[161] .is_wysiwyg = "true";
defparam \cnt_vs[161] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N6
cyclonev_lcell_comb \Add1~381 (
// Equation(s):
// \Add1~381_sumout  = SUM(( cnt_vs[162] ) + ( GND ) + ( \Add1~954  ))
// \Add1~382  = CARRY(( cnt_vs[162] ) + ( GND ) + ( \Add1~954  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[162]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~954 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~381_sumout ),
	.cout(\Add1~382 ),
	.shareout());
// synopsys translate_off
defparam \Add1~381 .extended_lut = "off";
defparam \Add1~381 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~381 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N7
dffeas \cnt_vs[162] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~381_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[162]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[162] .is_wysiwyg = "true";
defparam \cnt_vs[162] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N9
cyclonev_lcell_comb \Add1~705 (
// Equation(s):
// \Add1~705_sumout  = SUM(( cnt_vs[163] ) + ( GND ) + ( \Add1~382  ))
// \Add1~706  = CARRY(( cnt_vs[163] ) + ( GND ) + ( \Add1~382  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[163]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~382 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~705_sumout ),
	.cout(\Add1~706 ),
	.shareout());
// synopsys translate_off
defparam \Add1~705 .extended_lut = "off";
defparam \Add1~705 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~705 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N11
dffeas \cnt_vs[163] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~705_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[163]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[163] .is_wysiwyg = "true";
defparam \cnt_vs[163] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N12
cyclonev_lcell_comb \Add1~377 (
// Equation(s):
// \Add1~377_sumout  = SUM(( cnt_vs[164] ) + ( GND ) + ( \Add1~706  ))
// \Add1~378  = CARRY(( cnt_vs[164] ) + ( GND ) + ( \Add1~706  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[164]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~706 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~377_sumout ),
	.cout(\Add1~378 ),
	.shareout());
// synopsys translate_off
defparam \Add1~377 .extended_lut = "off";
defparam \Add1~377 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~377 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N13
dffeas \cnt_vs[164] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~377_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[164]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[164] .is_wysiwyg = "true";
defparam \cnt_vs[164] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N15
cyclonev_lcell_comb \Add1~725 (
// Equation(s):
// \Add1~725_sumout  = SUM(( cnt_vs[165] ) + ( GND ) + ( \Add1~378  ))
// \Add1~726  = CARRY(( cnt_vs[165] ) + ( GND ) + ( \Add1~378  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[165]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~378 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~725_sumout ),
	.cout(\Add1~726 ),
	.shareout());
// synopsys translate_off
defparam \Add1~725 .extended_lut = "off";
defparam \Add1~725 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~725 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N16
dffeas \cnt_vs[165] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~725_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[165]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[165] .is_wysiwyg = "true";
defparam \cnt_vs[165] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N18
cyclonev_lcell_comb \Add1~373 (
// Equation(s):
// \Add1~373_sumout  = SUM(( cnt_vs[166] ) + ( GND ) + ( \Add1~726  ))
// \Add1~374  = CARRY(( cnt_vs[166] ) + ( GND ) + ( \Add1~726  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[166]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~726 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~373_sumout ),
	.cout(\Add1~374 ),
	.shareout());
// synopsys translate_off
defparam \Add1~373 .extended_lut = "off";
defparam \Add1~373 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~373 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N19
dffeas \cnt_vs[166] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~373_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[166]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[166] .is_wysiwyg = "true";
defparam \cnt_vs[166] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N21
cyclonev_lcell_comb \Add1~721 (
// Equation(s):
// \Add1~721_sumout  = SUM(( cnt_vs[167] ) + ( GND ) + ( \Add1~374  ))
// \Add1~722  = CARRY(( cnt_vs[167] ) + ( GND ) + ( \Add1~374  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[167]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~374 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~721_sumout ),
	.cout(\Add1~722 ),
	.shareout());
// synopsys translate_off
defparam \Add1~721 .extended_lut = "off";
defparam \Add1~721 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~721 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N22
dffeas \cnt_vs[167] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~721_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[167]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[167] .is_wysiwyg = "true";
defparam \cnt_vs[167] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N24
cyclonev_lcell_comb \Add1~369 (
// Equation(s):
// \Add1~369_sumout  = SUM(( cnt_vs[168] ) + ( GND ) + ( \Add1~722  ))
// \Add1~370  = CARRY(( cnt_vs[168] ) + ( GND ) + ( \Add1~722  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[168]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~722 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~369_sumout ),
	.cout(\Add1~370 ),
	.shareout());
// synopsys translate_off
defparam \Add1~369 .extended_lut = "off";
defparam \Add1~369 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~369 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N25
dffeas \cnt_vs[168] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~369_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[168]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[168] .is_wysiwyg = "true";
defparam \cnt_vs[168] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N27
cyclonev_lcell_comb \Add1~717 (
// Equation(s):
// \Add1~717_sumout  = SUM(( cnt_vs[169] ) + ( GND ) + ( \Add1~370  ))
// \Add1~718  = CARRY(( cnt_vs[169] ) + ( GND ) + ( \Add1~370  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[169]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~370 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~717_sumout ),
	.cout(\Add1~718 ),
	.shareout());
// synopsys translate_off
defparam \Add1~717 .extended_lut = "off";
defparam \Add1~717 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~717 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N29
dffeas \cnt_vs[169] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~717_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[169]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[169] .is_wysiwyg = "true";
defparam \cnt_vs[169] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N30
cyclonev_lcell_comb \Add1~365 (
// Equation(s):
// \Add1~365_sumout  = SUM(( cnt_vs[170] ) + ( GND ) + ( \Add1~718  ))
// \Add1~366  = CARRY(( cnt_vs[170] ) + ( GND ) + ( \Add1~718  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[170]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~718 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~365_sumout ),
	.cout(\Add1~366 ),
	.shareout());
// synopsys translate_off
defparam \Add1~365 .extended_lut = "off";
defparam \Add1~365 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~365 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N32
dffeas \cnt_vs[170] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~365_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[170]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[170] .is_wysiwyg = "true";
defparam \cnt_vs[170] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N33
cyclonev_lcell_comb \Add1~713 (
// Equation(s):
// \Add1~713_sumout  = SUM(( cnt_vs[171] ) + ( GND ) + ( \Add1~366  ))
// \Add1~714  = CARRY(( cnt_vs[171] ) + ( GND ) + ( \Add1~366  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[171]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~366 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~713_sumout ),
	.cout(\Add1~714 ),
	.shareout());
// synopsys translate_off
defparam \Add1~713 .extended_lut = "off";
defparam \Add1~713 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~713 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N34
dffeas \cnt_vs[171] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~713_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[171]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[171] .is_wysiwyg = "true";
defparam \cnt_vs[171] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N36
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( cnt_vs[172] ) + ( GND ) + ( \Add1~714  ))
// \Add1~118  = CARRY(( cnt_vs[172] ) + ( GND ) + ( \Add1~714  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[172]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~714 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N38
dffeas \cnt_vs[172] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[172]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[172] .is_wysiwyg = "true";
defparam \cnt_vs[172] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N39
cyclonev_lcell_comb \Add1~709 (
// Equation(s):
// \Add1~709_sumout  = SUM(( cnt_vs[173] ) + ( GND ) + ( \Add1~118  ))
// \Add1~710  = CARRY(( cnt_vs[173] ) + ( GND ) + ( \Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[173]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~709_sumout ),
	.cout(\Add1~710 ),
	.shareout());
// synopsys translate_off
defparam \Add1~709 .extended_lut = "off";
defparam \Add1~709 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~709 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N40
dffeas \cnt_vs[173] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~709_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[173]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[173] .is_wysiwyg = "true";
defparam \cnt_vs[173] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N42
cyclonev_lcell_comb \Add1~137 (
// Equation(s):
// \Add1~137_sumout  = SUM(( cnt_vs[174] ) + ( GND ) + ( \Add1~710  ))
// \Add1~138  = CARRY(( cnt_vs[174] ) + ( GND ) + ( \Add1~710  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[174]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~710 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~137_sumout ),
	.cout(\Add1~138 ),
	.shareout());
// synopsys translate_off
defparam \Add1~137 .extended_lut = "off";
defparam \Add1~137 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N43
dffeas \cnt_vs[174] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~137_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[174]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[174] .is_wysiwyg = "true";
defparam \cnt_vs[174] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N45
cyclonev_lcell_comb \Add1~701 (
// Equation(s):
// \Add1~701_sumout  = SUM(( cnt_vs[175] ) + ( GND ) + ( \Add1~138  ))
// \Add1~702  = CARRY(( cnt_vs[175] ) + ( GND ) + ( \Add1~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[175]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~701_sumout ),
	.cout(\Add1~702 ),
	.shareout());
// synopsys translate_off
defparam \Add1~701 .extended_lut = "off";
defparam \Add1~701 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~701 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N46
dffeas \cnt_vs[175] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~701_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[175]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[175] .is_wysiwyg = "true";
defparam \cnt_vs[175] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N48
cyclonev_lcell_comb \Add1~133 (
// Equation(s):
// \Add1~133_sumout  = SUM(( cnt_vs[176] ) + ( GND ) + ( \Add1~702  ))
// \Add1~134  = CARRY(( cnt_vs[176] ) + ( GND ) + ( \Add1~702  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[176]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~702 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~133_sumout ),
	.cout(\Add1~134 ),
	.shareout());
// synopsys translate_off
defparam \Add1~133 .extended_lut = "off";
defparam \Add1~133 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N49
dffeas \cnt_vs[176] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~133_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[176]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[176] .is_wysiwyg = "true";
defparam \cnt_vs[176] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N51
cyclonev_lcell_comb \Add1~745 (
// Equation(s):
// \Add1~745_sumout  = SUM(( cnt_vs[177] ) + ( GND ) + ( \Add1~134  ))
// \Add1~746  = CARRY(( cnt_vs[177] ) + ( GND ) + ( \Add1~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[177]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~745_sumout ),
	.cout(\Add1~746 ),
	.shareout());
// synopsys translate_off
defparam \Add1~745 .extended_lut = "off";
defparam \Add1~745 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~745 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N53
dffeas \cnt_vs[177] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~745_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[177]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[177] .is_wysiwyg = "true";
defparam \cnt_vs[177] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N54
cyclonev_lcell_comb \Add1~129 (
// Equation(s):
// \Add1~129_sumout  = SUM(( cnt_vs[178] ) + ( GND ) + ( \Add1~746  ))
// \Add1~130  = CARRY(( cnt_vs[178] ) + ( GND ) + ( \Add1~746  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[178]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~746 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~129_sumout ),
	.cout(\Add1~130 ),
	.shareout());
// synopsys translate_off
defparam \Add1~129 .extended_lut = "off";
defparam \Add1~129 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N56
dffeas \cnt_vs[178] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~129_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[178]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[178] .is_wysiwyg = "true";
defparam \cnt_vs[178] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N57
cyclonev_lcell_comb \Add1~741 (
// Equation(s):
// \Add1~741_sumout  = SUM(( cnt_vs[179] ) + ( GND ) + ( \Add1~130  ))
// \Add1~742  = CARRY(( cnt_vs[179] ) + ( GND ) + ( \Add1~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[179]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~741_sumout ),
	.cout(\Add1~742 ),
	.shareout());
// synopsys translate_off
defparam \Add1~741 .extended_lut = "off";
defparam \Add1~741 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~741 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N58
dffeas \cnt_vs[179] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~741_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[179]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[179] .is_wysiwyg = "true";
defparam \cnt_vs[179] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N0
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( cnt_vs[180] ) + ( GND ) + ( \Add1~742  ))
// \Add1~126  = CARRY(( cnt_vs[180] ) + ( GND ) + ( \Add1~742  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[180]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~742 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N1
dffeas \cnt_vs[180] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~125_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[180]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[180] .is_wysiwyg = "true";
defparam \cnt_vs[180] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N3
cyclonev_lcell_comb \Add1~737 (
// Equation(s):
// \Add1~737_sumout  = SUM(( cnt_vs[181] ) + ( GND ) + ( \Add1~126  ))
// \Add1~738  = CARRY(( cnt_vs[181] ) + ( GND ) + ( \Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[181]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~737_sumout ),
	.cout(\Add1~738 ),
	.shareout());
// synopsys translate_off
defparam \Add1~737 .extended_lut = "off";
defparam \Add1~737 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~737 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N4
dffeas \cnt_vs[181] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~737_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[181]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[181] .is_wysiwyg = "true";
defparam \cnt_vs[181] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N6
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( cnt_vs[182] ) + ( GND ) + ( \Add1~738  ))
// \Add1~122  = CARRY(( cnt_vs[182] ) + ( GND ) + ( \Add1~738  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[182]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~738 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N7
dffeas \cnt_vs[182] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[182]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[182] .is_wysiwyg = "true";
defparam \cnt_vs[182] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N36
cyclonev_lcell_comb \always1~7 (
// Equation(s):
// \always1~7_combout  = ( !cnt_vs[182] & ( !cnt_vs[176] & ( (!cnt_vs[178] & (!cnt_vs[180] & !cnt_vs[174])) ) ) )

	.dataa(!cnt_vs[178]),
	.datab(!cnt_vs[180]),
	.datac(!cnt_vs[174]),
	.datad(gnd),
	.datae(!cnt_vs[182]),
	.dataf(!cnt_vs[176]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~7 .extended_lut = "off";
defparam \always1~7 .lut_mask = 64'h8080000000000000;
defparam \always1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N9
cyclonev_lcell_comb \Add1~733 (
// Equation(s):
// \Add1~733_sumout  = SUM(( cnt_vs[183] ) + ( GND ) + ( \Add1~122  ))
// \Add1~734  = CARRY(( cnt_vs[183] ) + ( GND ) + ( \Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[183]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~733_sumout ),
	.cout(\Add1~734 ),
	.shareout());
// synopsys translate_off
defparam \Add1~733 .extended_lut = "off";
defparam \Add1~733 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~733 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N10
dffeas \cnt_vs[183] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~733_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[183]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[183] .is_wysiwyg = "true";
defparam \cnt_vs[183] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N12
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( cnt_vs[184] ) + ( GND ) + ( \Add1~734  ))
// \Add1~114  = CARRY(( cnt_vs[184] ) + ( GND ) + ( \Add1~734  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[184]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~734 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N13
dffeas \cnt_vs[184] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[184]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[184] .is_wysiwyg = "true";
defparam \cnt_vs[184] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N15
cyclonev_lcell_comb \Add1~729 (
// Equation(s):
// \Add1~729_sumout  = SUM(( cnt_vs[185] ) + ( GND ) + ( \Add1~114  ))
// \Add1~730  = CARRY(( cnt_vs[185] ) + ( GND ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[185]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~729_sumout ),
	.cout(\Add1~730 ),
	.shareout());
// synopsys translate_off
defparam \Add1~729 .extended_lut = "off";
defparam \Add1~729 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~729 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N16
dffeas \cnt_vs[185] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~729_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[185]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[185] .is_wysiwyg = "true";
defparam \cnt_vs[185] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N18
cyclonev_lcell_comb \Add1~157 (
// Equation(s):
// \Add1~157_sumout  = SUM(( cnt_vs[186] ) + ( GND ) + ( \Add1~730  ))
// \Add1~158  = CARRY(( cnt_vs[186] ) + ( GND ) + ( \Add1~730  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[186]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~730 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~157_sumout ),
	.cout(\Add1~158 ),
	.shareout());
// synopsys translate_off
defparam \Add1~157 .extended_lut = "off";
defparam \Add1~157 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N19
dffeas \cnt_vs[186] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~157_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[186]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[186] .is_wysiwyg = "true";
defparam \cnt_vs[186] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N21
cyclonev_lcell_comb \Add1~753 (
// Equation(s):
// \Add1~753_sumout  = SUM(( cnt_vs[187] ) + ( GND ) + ( \Add1~158  ))
// \Add1~754  = CARRY(( cnt_vs[187] ) + ( GND ) + ( \Add1~158  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[187]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~753_sumout ),
	.cout(\Add1~754 ),
	.shareout());
// synopsys translate_off
defparam \Add1~753 .extended_lut = "off";
defparam \Add1~753 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~753 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N22
dffeas \cnt_vs[187] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~753_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[187]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[187] .is_wysiwyg = "true";
defparam \cnt_vs[187] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N24
cyclonev_lcell_comb \Add1~153 (
// Equation(s):
// \Add1~153_sumout  = SUM(( cnt_vs[188] ) + ( GND ) + ( \Add1~754  ))
// \Add1~154  = CARRY(( cnt_vs[188] ) + ( GND ) + ( \Add1~754  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[188]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~754 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~153_sumout ),
	.cout(\Add1~154 ),
	.shareout());
// synopsys translate_off
defparam \Add1~153 .extended_lut = "off";
defparam \Add1~153 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N25
dffeas \cnt_vs[188] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~153_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[188]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[188] .is_wysiwyg = "true";
defparam \cnt_vs[188] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N27
cyclonev_lcell_comb \Add1~773 (
// Equation(s):
// \Add1~773_sumout  = SUM(( cnt_vs[189] ) + ( GND ) + ( \Add1~154  ))
// \Add1~774  = CARRY(( cnt_vs[189] ) + ( GND ) + ( \Add1~154  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[189]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~773_sumout ),
	.cout(\Add1~774 ),
	.shareout());
// synopsys translate_off
defparam \Add1~773 .extended_lut = "off";
defparam \Add1~773 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~773 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N28
dffeas \cnt_vs[189] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~773_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[189]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[189] .is_wysiwyg = "true";
defparam \cnt_vs[189] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N30
cyclonev_lcell_comb \Add1~149 (
// Equation(s):
// \Add1~149_sumout  = SUM(( cnt_vs[190] ) + ( GND ) + ( \Add1~774  ))
// \Add1~150  = CARRY(( cnt_vs[190] ) + ( GND ) + ( \Add1~774  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[190]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~774 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~149_sumout ),
	.cout(\Add1~150 ),
	.shareout());
// synopsys translate_off
defparam \Add1~149 .extended_lut = "off";
defparam \Add1~149 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N31
dffeas \cnt_vs[190] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~149_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[190]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[190] .is_wysiwyg = "true";
defparam \cnt_vs[190] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N33
cyclonev_lcell_comb \Add1~769 (
// Equation(s):
// \Add1~769_sumout  = SUM(( cnt_vs[191] ) + ( GND ) + ( \Add1~150  ))
// \Add1~770  = CARRY(( cnt_vs[191] ) + ( GND ) + ( \Add1~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[191]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~769_sumout ),
	.cout(\Add1~770 ),
	.shareout());
// synopsys translate_off
defparam \Add1~769 .extended_lut = "off";
defparam \Add1~769 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~769 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N34
dffeas \cnt_vs[191] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~769_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[191]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[191] .is_wysiwyg = "true";
defparam \cnt_vs[191] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N36
cyclonev_lcell_comb \Add1~145 (
// Equation(s):
// \Add1~145_sumout  = SUM(( cnt_vs[192] ) + ( GND ) + ( \Add1~770  ))
// \Add1~146  = CARRY(( cnt_vs[192] ) + ( GND ) + ( \Add1~770  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[192]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~770 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~145_sumout ),
	.cout(\Add1~146 ),
	.shareout());
// synopsys translate_off
defparam \Add1~145 .extended_lut = "off";
defparam \Add1~145 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N37
dffeas \cnt_vs[192] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~145_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[192]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[192] .is_wysiwyg = "true";
defparam \cnt_vs[192] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N39
cyclonev_lcell_comb \Add1~477 (
// Equation(s):
// \Add1~477_sumout  = SUM(( cnt_vs[193] ) + ( GND ) + ( \Add1~146  ))
// \Add1~478  = CARRY(( cnt_vs[193] ) + ( GND ) + ( \Add1~146  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[193]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~477_sumout ),
	.cout(\Add1~478 ),
	.shareout());
// synopsys translate_off
defparam \Add1~477 .extended_lut = "off";
defparam \Add1~477 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~477 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N40
dffeas \cnt_vs[193] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~477_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[193]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[193] .is_wysiwyg = "true";
defparam \cnt_vs[193] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N42
cyclonev_lcell_comb \Add1~141 (
// Equation(s):
// \Add1~141_sumout  = SUM(( cnt_vs[194] ) + ( GND ) + ( \Add1~478  ))
// \Add1~142  = CARRY(( cnt_vs[194] ) + ( GND ) + ( \Add1~478  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[194]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~478 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~141_sumout ),
	.cout(\Add1~142 ),
	.shareout());
// synopsys translate_off
defparam \Add1~141 .extended_lut = "off";
defparam \Add1~141 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N43
dffeas \cnt_vs[194] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~141_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[194]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[194] .is_wysiwyg = "true";
defparam \cnt_vs[194] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N45
cyclonev_lcell_comb \Add1~165 (
// Equation(s):
// \Add1~165_sumout  = SUM(( cnt_vs[195] ) + ( GND ) + ( \Add1~142  ))
// \Add1~166  = CARRY(( cnt_vs[195] ) + ( GND ) + ( \Add1~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[195]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~165_sumout ),
	.cout(\Add1~166 ),
	.shareout());
// synopsys translate_off
defparam \Add1~165 .extended_lut = "off";
defparam \Add1~165 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N46
dffeas \cnt_vs[195] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~165_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[195]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[195] .is_wysiwyg = "true";
defparam \cnt_vs[195] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N48
cyclonev_lcell_comb \Add1~497 (
// Equation(s):
// \Add1~497_sumout  = SUM(( cnt_vs[196] ) + ( GND ) + ( \Add1~166  ))
// \Add1~498  = CARRY(( cnt_vs[196] ) + ( GND ) + ( \Add1~166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[196]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~497_sumout ),
	.cout(\Add1~498 ),
	.shareout());
// synopsys translate_off
defparam \Add1~497 .extended_lut = "off";
defparam \Add1~497 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~497 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N49
dffeas \cnt_vs[196] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~497_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[196]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[196] .is_wysiwyg = "true";
defparam \cnt_vs[196] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N51
cyclonev_lcell_comb \Add1~765 (
// Equation(s):
// \Add1~765_sumout  = SUM(( cnt_vs[197] ) + ( GND ) + ( \Add1~498  ))
// \Add1~766  = CARRY(( cnt_vs[197] ) + ( GND ) + ( \Add1~498  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[197]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~498 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~765_sumout ),
	.cout(\Add1~766 ),
	.shareout());
// synopsys translate_off
defparam \Add1~765 .extended_lut = "off";
defparam \Add1~765 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~765 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N52
dffeas \cnt_vs[197] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~765_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[197]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[197] .is_wysiwyg = "true";
defparam \cnt_vs[197] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N54
cyclonev_lcell_comb \Add1~493 (
// Equation(s):
// \Add1~493_sumout  = SUM(( cnt_vs[198] ) + ( GND ) + ( \Add1~766  ))
// \Add1~494  = CARRY(( cnt_vs[198] ) + ( GND ) + ( \Add1~766  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[198]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~766 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~493_sumout ),
	.cout(\Add1~494 ),
	.shareout());
// synopsys translate_off
defparam \Add1~493 .extended_lut = "off";
defparam \Add1~493 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~493 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N55
dffeas \cnt_vs[198] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~493_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[198]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[198] .is_wysiwyg = "true";
defparam \cnt_vs[198] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N57
cyclonev_lcell_comb \Add1~185 (
// Equation(s):
// \Add1~185_sumout  = SUM(( cnt_vs[199] ) + ( GND ) + ( \Add1~494  ))
// \Add1~186  = CARRY(( cnt_vs[199] ) + ( GND ) + ( \Add1~494  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[199]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~494 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~185_sumout ),
	.cout(\Add1~186 ),
	.shareout());
// synopsys translate_off
defparam \Add1~185 .extended_lut = "off";
defparam \Add1~185 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N58
dffeas \cnt_vs[199] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~185_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[199]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[199] .is_wysiwyg = "true";
defparam \cnt_vs[199] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N0
cyclonev_lcell_comb \Add1~489 (
// Equation(s):
// \Add1~489_sumout  = SUM(( cnt_vs[200] ) + ( GND ) + ( \Add1~186  ))
// \Add1~490  = CARRY(( cnt_vs[200] ) + ( GND ) + ( \Add1~186  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[200]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~489_sumout ),
	.cout(\Add1~490 ),
	.shareout());
// synopsys translate_off
defparam \Add1~489 .extended_lut = "off";
defparam \Add1~489 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~489 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N1
dffeas \cnt_vs[200] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~489_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[200]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[200] .is_wysiwyg = "true";
defparam \cnt_vs[200] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N3
cyclonev_lcell_comb \Add1~761 (
// Equation(s):
// \Add1~761_sumout  = SUM(( cnt_vs[201] ) + ( GND ) + ( \Add1~490  ))
// \Add1~762  = CARRY(( cnt_vs[201] ) + ( GND ) + ( \Add1~490  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[201]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~490 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~761_sumout ),
	.cout(\Add1~762 ),
	.shareout());
// synopsys translate_off
defparam \Add1~761 .extended_lut = "off";
defparam \Add1~761 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~761 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N4
dffeas \cnt_vs[201] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~761_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[201]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[201] .is_wysiwyg = "true";
defparam \cnt_vs[201] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N6
cyclonev_lcell_comb \Add1~485 (
// Equation(s):
// \Add1~485_sumout  = SUM(( cnt_vs[202] ) + ( GND ) + ( \Add1~762  ))
// \Add1~486  = CARRY(( cnt_vs[202] ) + ( GND ) + ( \Add1~762  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[202]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~762 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~485_sumout ),
	.cout(\Add1~486 ),
	.shareout());
// synopsys translate_off
defparam \Add1~485 .extended_lut = "off";
defparam \Add1~485 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~485 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N7
dffeas \cnt_vs[202] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~485_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[202]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[202] .is_wysiwyg = "true";
defparam \cnt_vs[202] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N9
cyclonev_lcell_comb \Add1~181 (
// Equation(s):
// \Add1~181_sumout  = SUM(( cnt_vs[203] ) + ( GND ) + ( \Add1~486  ))
// \Add1~182  = CARRY(( cnt_vs[203] ) + ( GND ) + ( \Add1~486  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[203]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~486 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~181_sumout ),
	.cout(\Add1~182 ),
	.shareout());
// synopsys translate_off
defparam \Add1~181 .extended_lut = "off";
defparam \Add1~181 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N10
dffeas \cnt_vs[203] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~181_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[203]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[203] .is_wysiwyg = "true";
defparam \cnt_vs[203] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N12
cyclonev_lcell_comb \Add1~509 (
// Equation(s):
// \Add1~509_sumout  = SUM(( cnt_vs[204] ) + ( GND ) + ( \Add1~182  ))
// \Add1~510  = CARRY(( cnt_vs[204] ) + ( GND ) + ( \Add1~182  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[204]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~509_sumout ),
	.cout(\Add1~510 ),
	.shareout());
// synopsys translate_off
defparam \Add1~509 .extended_lut = "off";
defparam \Add1~509 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~509 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N13
dffeas \cnt_vs[204] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~509_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[204]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[204] .is_wysiwyg = "true";
defparam \cnt_vs[204] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N15
cyclonev_lcell_comb \Add1~757 (
// Equation(s):
// \Add1~757_sumout  = SUM(( cnt_vs[205] ) + ( GND ) + ( \Add1~510  ))
// \Add1~758  = CARRY(( cnt_vs[205] ) + ( GND ) + ( \Add1~510  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[205]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~510 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~757_sumout ),
	.cout(\Add1~758 ),
	.shareout());
// synopsys translate_off
defparam \Add1~757 .extended_lut = "off";
defparam \Add1~757 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~757 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N16
dffeas \cnt_vs[205] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~757_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[205]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[205] .is_wysiwyg = "true";
defparam \cnt_vs[205] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N18
cyclonev_lcell_comb \Add1~177 (
// Equation(s):
// \Add1~177_sumout  = SUM(( cnt_vs[206] ) + ( GND ) + ( \Add1~758  ))
// \Add1~178  = CARRY(( cnt_vs[206] ) + ( GND ) + ( \Add1~758  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[206]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~758 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~177_sumout ),
	.cout(\Add1~178 ),
	.shareout());
// synopsys translate_off
defparam \Add1~177 .extended_lut = "off";
defparam \Add1~177 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N19
dffeas \cnt_vs[206] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~177_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[206]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[206] .is_wysiwyg = "true";
defparam \cnt_vs[206] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N21
cyclonev_lcell_comb \Add1~749 (
// Equation(s):
// \Add1~749_sumout  = SUM(( cnt_vs[207] ) + ( GND ) + ( \Add1~178  ))
// \Add1~750  = CARRY(( cnt_vs[207] ) + ( GND ) + ( \Add1~178  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[207]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~749_sumout ),
	.cout(\Add1~750 ),
	.shareout());
// synopsys translate_off
defparam \Add1~749 .extended_lut = "off";
defparam \Add1~749 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~749 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N22
dffeas \cnt_vs[207] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~749_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[207]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[207] .is_wysiwyg = "true";
defparam \cnt_vs[207] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N24
cyclonev_lcell_comb \Add1~173 (
// Equation(s):
// \Add1~173_sumout  = SUM(( cnt_vs[208] ) + ( GND ) + ( \Add1~750  ))
// \Add1~174  = CARRY(( cnt_vs[208] ) + ( GND ) + ( \Add1~750  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[208]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~750 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~173_sumout ),
	.cout(\Add1~174 ),
	.shareout());
// synopsys translate_off
defparam \Add1~173 .extended_lut = "off";
defparam \Add1~173 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N25
dffeas \cnt_vs[208] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~173_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[208]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[208] .is_wysiwyg = "true";
defparam \cnt_vs[208] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N27
cyclonev_lcell_comb \Add1~793 (
// Equation(s):
// \Add1~793_sumout  = SUM(( cnt_vs[209] ) + ( GND ) + ( \Add1~174  ))
// \Add1~794  = CARRY(( cnt_vs[209] ) + ( GND ) + ( \Add1~174  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[209]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~793_sumout ),
	.cout(\Add1~794 ),
	.shareout());
// synopsys translate_off
defparam \Add1~793 .extended_lut = "off";
defparam \Add1~793 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~793 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N28
dffeas \cnt_vs[209] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~793_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[209]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[209] .is_wysiwyg = "true";
defparam \cnt_vs[209] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N30
cyclonev_lcell_comb \Add1~169 (
// Equation(s):
// \Add1~169_sumout  = SUM(( cnt_vs[210] ) + ( GND ) + ( \Add1~794  ))
// \Add1~170  = CARRY(( cnt_vs[210] ) + ( GND ) + ( \Add1~794  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[210]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~794 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~169_sumout ),
	.cout(\Add1~170 ),
	.shareout());
// synopsys translate_off
defparam \Add1~169 .extended_lut = "off";
defparam \Add1~169 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N31
dffeas \cnt_vs[210] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~169_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[210]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[210] .is_wysiwyg = "true";
defparam \cnt_vs[210] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N33
cyclonev_lcell_comb \Add1~789 (
// Equation(s):
// \Add1~789_sumout  = SUM(( cnt_vs[211] ) + ( GND ) + ( \Add1~170  ))
// \Add1~790  = CARRY(( cnt_vs[211] ) + ( GND ) + ( \Add1~170  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[211]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~789_sumout ),
	.cout(\Add1~790 ),
	.shareout());
// synopsys translate_off
defparam \Add1~789 .extended_lut = "off";
defparam \Add1~789 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~789 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N34
dffeas \cnt_vs[211] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~789_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[211]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[211] .is_wysiwyg = "true";
defparam \cnt_vs[211] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N36
cyclonev_lcell_comb \Add1~161 (
// Equation(s):
// \Add1~161_sumout  = SUM(( cnt_vs[212] ) + ( GND ) + ( \Add1~790  ))
// \Add1~162  = CARRY(( cnt_vs[212] ) + ( GND ) + ( \Add1~790  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[212]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~790 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~161_sumout ),
	.cout(\Add1~162 ),
	.shareout());
// synopsys translate_off
defparam \Add1~161 .extended_lut = "off";
defparam \Add1~161 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N37
dffeas \cnt_vs[212] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~161_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[212]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[212] .is_wysiwyg = "true";
defparam \cnt_vs[212] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N39
cyclonev_lcell_comb \Add1~785 (
// Equation(s):
// \Add1~785_sumout  = SUM(( cnt_vs[213] ) + ( GND ) + ( \Add1~162  ))
// \Add1~786  = CARRY(( cnt_vs[213] ) + ( GND ) + ( \Add1~162  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[213]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~785_sumout ),
	.cout(\Add1~786 ),
	.shareout());
// synopsys translate_off
defparam \Add1~785 .extended_lut = "off";
defparam \Add1~785 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~785 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N40
dffeas \cnt_vs[213] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~785_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[213]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[213] .is_wysiwyg = "true";
defparam \cnt_vs[213] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N42
cyclonev_lcell_comb \Add1~205 (
// Equation(s):
// \Add1~205_sumout  = SUM(( cnt_vs[214] ) + ( GND ) + ( \Add1~786  ))
// \Add1~206  = CARRY(( cnt_vs[214] ) + ( GND ) + ( \Add1~786  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[214]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~786 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~205_sumout ),
	.cout(\Add1~206 ),
	.shareout());
// synopsys translate_off
defparam \Add1~205 .extended_lut = "off";
defparam \Add1~205 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N43
dffeas \cnt_vs[214] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~205_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[214]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[214] .is_wysiwyg = "true";
defparam \cnt_vs[214] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N45
cyclonev_lcell_comb \Add1~781 (
// Equation(s):
// \Add1~781_sumout  = SUM(( cnt_vs[215] ) + ( GND ) + ( \Add1~206  ))
// \Add1~782  = CARRY(( cnt_vs[215] ) + ( GND ) + ( \Add1~206  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[215]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~781_sumout ),
	.cout(\Add1~782 ),
	.shareout());
// synopsys translate_off
defparam \Add1~781 .extended_lut = "off";
defparam \Add1~781 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~781 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N46
dffeas \cnt_vs[215] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~781_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[215]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[215] .is_wysiwyg = "true";
defparam \cnt_vs[215] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N48
cyclonev_lcell_comb \Add1~201 (
// Equation(s):
// \Add1~201_sumout  = SUM(( cnt_vs[216] ) + ( GND ) + ( \Add1~782  ))
// \Add1~202  = CARRY(( cnt_vs[216] ) + ( GND ) + ( \Add1~782  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[216]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~782 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~201_sumout ),
	.cout(\Add1~202 ),
	.shareout());
// synopsys translate_off
defparam \Add1~201 .extended_lut = "off";
defparam \Add1~201 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N49
dffeas \cnt_vs[216] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~201_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[216]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[216] .is_wysiwyg = "true";
defparam \cnt_vs[216] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N51
cyclonev_lcell_comb \Add1~777 (
// Equation(s):
// \Add1~777_sumout  = SUM(( cnt_vs[217] ) + ( GND ) + ( \Add1~202  ))
// \Add1~778  = CARRY(( cnt_vs[217] ) + ( GND ) + ( \Add1~202  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[217]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~777_sumout ),
	.cout(\Add1~778 ),
	.shareout());
// synopsys translate_off
defparam \Add1~777 .extended_lut = "off";
defparam \Add1~777 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~777 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N52
dffeas \cnt_vs[217] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~777_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[217]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[217] .is_wysiwyg = "true";
defparam \cnt_vs[217] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N54
cyclonev_lcell_comb \Add1~197 (
// Equation(s):
// \Add1~197_sumout  = SUM(( cnt_vs[218] ) + ( GND ) + ( \Add1~778  ))
// \Add1~198  = CARRY(( cnt_vs[218] ) + ( GND ) + ( \Add1~778  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[218]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~778 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~197_sumout ),
	.cout(\Add1~198 ),
	.shareout());
// synopsys translate_off
defparam \Add1~197 .extended_lut = "off";
defparam \Add1~197 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N55
dffeas \cnt_vs[218] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~197_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[218]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[218] .is_wysiwyg = "true";
defparam \cnt_vs[218] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N57
cyclonev_lcell_comb \Add1~805 (
// Equation(s):
// \Add1~805_sumout  = SUM(( cnt_vs[219] ) + ( GND ) + ( \Add1~198  ))
// \Add1~806  = CARRY(( cnt_vs[219] ) + ( GND ) + ( \Add1~198  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[219]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~805_sumout ),
	.cout(\Add1~806 ),
	.shareout());
// synopsys translate_off
defparam \Add1~805 .extended_lut = "off";
defparam \Add1~805 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~805 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N58
dffeas \cnt_vs[219] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~805_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[219]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[219] .is_wysiwyg = "true";
defparam \cnt_vs[219] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N0
cyclonev_lcell_comb \Add1~193 (
// Equation(s):
// \Add1~193_sumout  = SUM(( cnt_vs[220] ) + ( GND ) + ( \Add1~806  ))
// \Add1~194  = CARRY(( cnt_vs[220] ) + ( GND ) + ( \Add1~806  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[220]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~806 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~193_sumout ),
	.cout(\Add1~194 ),
	.shareout());
// synopsys translate_off
defparam \Add1~193 .extended_lut = "off";
defparam \Add1~193 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N1
dffeas \cnt_vs[220] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~193_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[220]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[220] .is_wysiwyg = "true";
defparam \cnt_vs[220] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N3
cyclonev_lcell_comb \Add1~801 (
// Equation(s):
// \Add1~801_sumout  = SUM(( cnt_vs[221] ) + ( GND ) + ( \Add1~194  ))
// \Add1~802  = CARRY(( cnt_vs[221] ) + ( GND ) + ( \Add1~194  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[221]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~801_sumout ),
	.cout(\Add1~802 ),
	.shareout());
// synopsys translate_off
defparam \Add1~801 .extended_lut = "off";
defparam \Add1~801 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~801 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N5
dffeas \cnt_vs[221] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~801_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[221]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[221] .is_wysiwyg = "true";
defparam \cnt_vs[221] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N6
cyclonev_lcell_comb \Add1~189 (
// Equation(s):
// \Add1~189_sumout  = SUM(( cnt_vs[222] ) + ( GND ) + ( \Add1~802  ))
// \Add1~190  = CARRY(( cnt_vs[222] ) + ( GND ) + ( \Add1~802  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[222]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~802 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~189_sumout ),
	.cout(\Add1~190 ),
	.shareout());
// synopsys translate_off
defparam \Add1~189 .extended_lut = "off";
defparam \Add1~189 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N8
dffeas \cnt_vs[222] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~189_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[222]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[222] .is_wysiwyg = "true";
defparam \cnt_vs[222] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N9
cyclonev_lcell_comb \Add1~841 (
// Equation(s):
// \Add1~841_sumout  = SUM(( cnt_vs[223] ) + ( GND ) + ( \Add1~190  ))
// \Add1~842  = CARRY(( cnt_vs[223] ) + ( GND ) + ( \Add1~190  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[223]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~841_sumout ),
	.cout(\Add1~842 ),
	.shareout());
// synopsys translate_off
defparam \Add1~841 .extended_lut = "off";
defparam \Add1~841 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~841 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N10
dffeas \cnt_vs[223] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~841_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[223]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[223] .is_wysiwyg = "true";
defparam \cnt_vs[223] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N12
cyclonev_lcell_comb \Add1~217 (
// Equation(s):
// \Add1~217_sumout  = SUM(( cnt_vs[224] ) + ( GND ) + ( \Add1~842  ))
// \Add1~218  = CARRY(( cnt_vs[224] ) + ( GND ) + ( \Add1~842  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[224]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~842 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~217_sumout ),
	.cout(\Add1~218 ),
	.shareout());
// synopsys translate_off
defparam \Add1~217 .extended_lut = "off";
defparam \Add1~217 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N14
dffeas \cnt_vs[224] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~217_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[224]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[224] .is_wysiwyg = "true";
defparam \cnt_vs[224] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N15
cyclonev_lcell_comb \Add1~505 (
// Equation(s):
// \Add1~505_sumout  = SUM(( cnt_vs[225] ) + ( GND ) + ( \Add1~218  ))
// \Add1~506  = CARRY(( cnt_vs[225] ) + ( GND ) + ( \Add1~218  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[225]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~505_sumout ),
	.cout(\Add1~506 ),
	.shareout());
// synopsys translate_off
defparam \Add1~505 .extended_lut = "off";
defparam \Add1~505 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~505 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N17
dffeas \cnt_vs[225] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~505_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[225]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[225] .is_wysiwyg = "true";
defparam \cnt_vs[225] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N18
cyclonev_lcell_comb \Add1~545 (
// Equation(s):
// \Add1~545_sumout  = SUM(( cnt_vs[226] ) + ( GND ) + ( \Add1~506  ))
// \Add1~546  = CARRY(( cnt_vs[226] ) + ( GND ) + ( \Add1~506  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[226]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~506 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~545_sumout ),
	.cout(\Add1~546 ),
	.shareout());
// synopsys translate_off
defparam \Add1~545 .extended_lut = "off";
defparam \Add1~545 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~545 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N19
dffeas \cnt_vs[226] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~545_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[226]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[226] .is_wysiwyg = "true";
defparam \cnt_vs[226] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N21
cyclonev_lcell_comb \Add1~213 (
// Equation(s):
// \Add1~213_sumout  = SUM(( cnt_vs[227] ) + ( GND ) + ( \Add1~546  ))
// \Add1~214  = CARRY(( cnt_vs[227] ) + ( GND ) + ( \Add1~546  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[227]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~546 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~213_sumout ),
	.cout(\Add1~214 ),
	.shareout());
// synopsys translate_off
defparam \Add1~213 .extended_lut = "off";
defparam \Add1~213 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N22
dffeas \cnt_vs[227] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~213_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[227]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[227] .is_wysiwyg = "true";
defparam \cnt_vs[227] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N24
cyclonev_lcell_comb \Add1~541 (
// Equation(s):
// \Add1~541_sumout  = SUM(( cnt_vs[228] ) + ( GND ) + ( \Add1~214  ))
// \Add1~542  = CARRY(( cnt_vs[228] ) + ( GND ) + ( \Add1~214  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[228]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~541_sumout ),
	.cout(\Add1~542 ),
	.shareout());
// synopsys translate_off
defparam \Add1~541 .extended_lut = "off";
defparam \Add1~541 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N25
dffeas \cnt_vs[228] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~541_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[228]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[228] .is_wysiwyg = "true";
defparam \cnt_vs[228] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N27
cyclonev_lcell_comb \Add1~837 (
// Equation(s):
// \Add1~837_sumout  = SUM(( cnt_vs[229] ) + ( GND ) + ( \Add1~542  ))
// \Add1~838  = CARRY(( cnt_vs[229] ) + ( GND ) + ( \Add1~542  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[229]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~542 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~837_sumout ),
	.cout(\Add1~838 ),
	.shareout());
// synopsys translate_off
defparam \Add1~837 .extended_lut = "off";
defparam \Add1~837 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~837 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N28
dffeas \cnt_vs[229] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~837_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[229]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[229] .is_wysiwyg = "true";
defparam \cnt_vs[229] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N30
cyclonev_lcell_comb \Add1~537 (
// Equation(s):
// \Add1~537_sumout  = SUM(( cnt_vs[230] ) + ( GND ) + ( \Add1~838  ))
// \Add1~538  = CARRY(( cnt_vs[230] ) + ( GND ) + ( \Add1~838  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[230]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~838 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~537_sumout ),
	.cout(\Add1~538 ),
	.shareout());
// synopsys translate_off
defparam \Add1~537 .extended_lut = "off";
defparam \Add1~537 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~537 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N31
dffeas \cnt_vs[230] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~537_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[230]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[230] .is_wysiwyg = "true";
defparam \cnt_vs[230] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N33
cyclonev_lcell_comb \Add1~833 (
// Equation(s):
// \Add1~833_sumout  = SUM(( cnt_vs[231] ) + ( GND ) + ( \Add1~538  ))
// \Add1~834  = CARRY(( cnt_vs[231] ) + ( GND ) + ( \Add1~538  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[231]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~538 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~833_sumout ),
	.cout(\Add1~834 ),
	.shareout());
// synopsys translate_off
defparam \Add1~833 .extended_lut = "off";
defparam \Add1~833 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~833 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N34
dffeas \cnt_vs[231] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~833_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[231]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[231] .is_wysiwyg = "true";
defparam \cnt_vs[231] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N36
cyclonev_lcell_comb \Add1~253 (
// Equation(s):
// \Add1~253_sumout  = SUM(( cnt_vs[232] ) + ( GND ) + ( \Add1~834  ))
// \Add1~254  = CARRY(( cnt_vs[232] ) + ( GND ) + ( \Add1~834  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[232]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~834 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~253_sumout ),
	.cout(\Add1~254 ),
	.shareout());
// synopsys translate_off
defparam \Add1~253 .extended_lut = "off";
defparam \Add1~253 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~253 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N37
dffeas \cnt_vs[232] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~253_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[232]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[232] .is_wysiwyg = "true";
defparam \cnt_vs[232] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N39
cyclonev_lcell_comb \Add1~829 (
// Equation(s):
// \Add1~829_sumout  = SUM(( cnt_vs[233] ) + ( GND ) + ( \Add1~254  ))
// \Add1~830  = CARRY(( cnt_vs[233] ) + ( GND ) + ( \Add1~254  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[233]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~254 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~829_sumout ),
	.cout(\Add1~830 ),
	.shareout());
// synopsys translate_off
defparam \Add1~829 .extended_lut = "off";
defparam \Add1~829 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~829 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N40
dffeas \cnt_vs[233] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~829_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[233]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[233] .is_wysiwyg = "true";
defparam \cnt_vs[233] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N42
cyclonev_lcell_comb \Add1~249 (
// Equation(s):
// \Add1~249_sumout  = SUM(( cnt_vs[234] ) + ( GND ) + ( \Add1~830  ))
// \Add1~250  = CARRY(( cnt_vs[234] ) + ( GND ) + ( \Add1~830  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[234]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~830 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~249_sumout ),
	.cout(\Add1~250 ),
	.shareout());
// synopsys translate_off
defparam \Add1~249 .extended_lut = "off";
defparam \Add1~249 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N43
dffeas \cnt_vs[234] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~249_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[234]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[234] .is_wysiwyg = "true";
defparam \cnt_vs[234] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N45
cyclonev_lcell_comb \Add1~797 (
// Equation(s):
// \Add1~797_sumout  = SUM(( cnt_vs[235] ) + ( GND ) + ( \Add1~250  ))
// \Add1~798  = CARRY(( cnt_vs[235] ) + ( GND ) + ( \Add1~250  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[235]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~250 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~797_sumout ),
	.cout(\Add1~798 ),
	.shareout());
// synopsys translate_off
defparam \Add1~797 .extended_lut = "off";
defparam \Add1~797 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~797 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N46
dffeas \cnt_vs[235] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~797_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[235]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[235] .is_wysiwyg = "true";
defparam \cnt_vs[235] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N48
cyclonev_lcell_comb \Add1~245 (
// Equation(s):
// \Add1~245_sumout  = SUM(( cnt_vs[236] ) + ( GND ) + ( \Add1~798  ))
// \Add1~246  = CARRY(( cnt_vs[236] ) + ( GND ) + ( \Add1~798  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[236]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~798 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~245_sumout ),
	.cout(\Add1~246 ),
	.shareout());
// synopsys translate_off
defparam \Add1~245 .extended_lut = "off";
defparam \Add1~245 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N50
dffeas \cnt_vs[236] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~245_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[236]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[236] .is_wysiwyg = "true";
defparam \cnt_vs[236] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N51
cyclonev_lcell_comb \Add1~825 (
// Equation(s):
// \Add1~825_sumout  = SUM(( cnt_vs[237] ) + ( GND ) + ( \Add1~246  ))
// \Add1~826  = CARRY(( cnt_vs[237] ) + ( GND ) + ( \Add1~246  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[237]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~246 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~825_sumout ),
	.cout(\Add1~826 ),
	.shareout());
// synopsys translate_off
defparam \Add1~825 .extended_lut = "off";
defparam \Add1~825 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~825 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N52
dffeas \cnt_vs[237] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~825_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[237]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[237] .is_wysiwyg = "true";
defparam \cnt_vs[237] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N54
cyclonev_lcell_comb \Add1~241 (
// Equation(s):
// \Add1~241_sumout  = SUM(( cnt_vs[238] ) + ( GND ) + ( \Add1~826  ))
// \Add1~242  = CARRY(( cnt_vs[238] ) + ( GND ) + ( \Add1~826  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[238]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~826 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~241_sumout ),
	.cout(\Add1~242 ),
	.shareout());
// synopsys translate_off
defparam \Add1~241 .extended_lut = "off";
defparam \Add1~241 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N55
dffeas \cnt_vs[238] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~241_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[238]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[238] .is_wysiwyg = "true";
defparam \cnt_vs[238] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N57
cyclonev_lcell_comb \Add1~821 (
// Equation(s):
// \Add1~821_sumout  = SUM(( cnt_vs[239] ) + ( GND ) + ( \Add1~242  ))
// \Add1~822  = CARRY(( cnt_vs[239] ) + ( GND ) + ( \Add1~242  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[239]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~821_sumout ),
	.cout(\Add1~822 ),
	.shareout());
// synopsys translate_off
defparam \Add1~821 .extended_lut = "off";
defparam \Add1~821 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~821 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N59
dffeas \cnt_vs[239] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~821_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[239]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[239] .is_wysiwyg = "true";
defparam \cnt_vs[239] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N0
cyclonev_lcell_comb \Add1~209 (
// Equation(s):
// \Add1~209_sumout  = SUM(( cnt_vs[240] ) + ( GND ) + ( \Add1~822  ))
// \Add1~210  = CARRY(( cnt_vs[240] ) + ( GND ) + ( \Add1~822  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[240]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~822 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~209_sumout ),
	.cout(\Add1~210 ),
	.shareout());
// synopsys translate_off
defparam \Add1~209 .extended_lut = "off";
defparam \Add1~209 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N2
dffeas \cnt_vs[240] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~209_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[240]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[240] .is_wysiwyg = "true";
defparam \cnt_vs[240] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N3
cyclonev_lcell_comb \Add1~533 (
// Equation(s):
// \Add1~533_sumout  = SUM(( cnt_vs[241] ) + ( GND ) + ( \Add1~210  ))
// \Add1~534  = CARRY(( cnt_vs[241] ) + ( GND ) + ( \Add1~210  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[241]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~533_sumout ),
	.cout(\Add1~534 ),
	.shareout());
// synopsys translate_off
defparam \Add1~533 .extended_lut = "off";
defparam \Add1~533 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~533 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N4
dffeas \cnt_vs[241] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~533_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[241]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[241] .is_wysiwyg = "true";
defparam \cnt_vs[241] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N6
cyclonev_lcell_comb \Add1~501 (
// Equation(s):
// \Add1~501_sumout  = SUM(( cnt_vs[242] ) + ( GND ) + ( \Add1~534  ))
// \Add1~502  = CARRY(( cnt_vs[242] ) + ( GND ) + ( \Add1~534  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[242]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~534 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~501_sumout ),
	.cout(\Add1~502 ),
	.shareout());
// synopsys translate_off
defparam \Add1~501 .extended_lut = "off";
defparam \Add1~501 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~501 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N7
dffeas \cnt_vs[242] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~501_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[242]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[242] .is_wysiwyg = "true";
defparam \cnt_vs[242] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N9
cyclonev_lcell_comb \Add1~237 (
// Equation(s):
// \Add1~237_sumout  = SUM(( cnt_vs[243] ) + ( GND ) + ( \Add1~502  ))
// \Add1~238  = CARRY(( cnt_vs[243] ) + ( GND ) + ( \Add1~502  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[243]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~502 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~237_sumout ),
	.cout(\Add1~238 ),
	.shareout());
// synopsys translate_off
defparam \Add1~237 .extended_lut = "off";
defparam \Add1~237 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N11
dffeas \cnt_vs[243] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~237_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[243]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[243] .is_wysiwyg = "true";
defparam \cnt_vs[243] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N12
cyclonev_lcell_comb \Add1~529 (
// Equation(s):
// \Add1~529_sumout  = SUM(( cnt_vs[244] ) + ( GND ) + ( \Add1~238  ))
// \Add1~530  = CARRY(( cnt_vs[244] ) + ( GND ) + ( \Add1~238  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[244]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~238 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~529_sumout ),
	.cout(\Add1~530 ),
	.shareout());
// synopsys translate_off
defparam \Add1~529 .extended_lut = "off";
defparam \Add1~529 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~529 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N14
dffeas \cnt_vs[244] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~529_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[244]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[244] .is_wysiwyg = "true";
defparam \cnt_vs[244] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N15
cyclonev_lcell_comb \Add1~817 (
// Equation(s):
// \Add1~817_sumout  = SUM(( cnt_vs[245] ) + ( GND ) + ( \Add1~530  ))
// \Add1~818  = CARRY(( cnt_vs[245] ) + ( GND ) + ( \Add1~530  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[245]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~530 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~817_sumout ),
	.cout(\Add1~818 ),
	.shareout());
// synopsys translate_off
defparam \Add1~817 .extended_lut = "off";
defparam \Add1~817 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~817 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N16
dffeas \cnt_vs[245] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~817_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[245]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[245] .is_wysiwyg = "true";
defparam \cnt_vs[245] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N18
cyclonev_lcell_comb \Add1~233 (
// Equation(s):
// \Add1~233_sumout  = SUM(( cnt_vs[246] ) + ( GND ) + ( \Add1~818  ))
// \Add1~234  = CARRY(( cnt_vs[246] ) + ( GND ) + ( \Add1~818  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[246]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~818 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~233_sumout ),
	.cout(\Add1~234 ),
	.shareout());
// synopsys translate_off
defparam \Add1~233 .extended_lut = "off";
defparam \Add1~233 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N20
dffeas \cnt_vs[246] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~233_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[246]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[246] .is_wysiwyg = "true";
defparam \cnt_vs[246] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N21
cyclonev_lcell_comb \Add1~813 (
// Equation(s):
// \Add1~813_sumout  = SUM(( cnt_vs[247] ) + ( GND ) + ( \Add1~234  ))
// \Add1~814  = CARRY(( cnt_vs[247] ) + ( GND ) + ( \Add1~234  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[247]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~813_sumout ),
	.cout(\Add1~814 ),
	.shareout());
// synopsys translate_off
defparam \Add1~813 .extended_lut = "off";
defparam \Add1~813 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~813 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N22
dffeas \cnt_vs[247] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~813_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[247]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[247] .is_wysiwyg = "true";
defparam \cnt_vs[247] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N24
cyclonev_lcell_comb \Add1~229 (
// Equation(s):
// \Add1~229_sumout  = SUM(( cnt_vs[248] ) + ( GND ) + ( \Add1~814  ))
// \Add1~230  = CARRY(( cnt_vs[248] ) + ( GND ) + ( \Add1~814  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[248]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~814 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~229_sumout ),
	.cout(\Add1~230 ),
	.shareout());
// synopsys translate_off
defparam \Add1~229 .extended_lut = "off";
defparam \Add1~229 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N26
dffeas \cnt_vs[248] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~229_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[248]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[248] .is_wysiwyg = "true";
defparam \cnt_vs[248] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N27
cyclonev_lcell_comb \Add1~525 (
// Equation(s):
// \Add1~525_sumout  = SUM(( cnt_vs[249] ) + ( GND ) + ( \Add1~230  ))
// \Add1~526  = CARRY(( cnt_vs[249] ) + ( GND ) + ( \Add1~230  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[249]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~525_sumout ),
	.cout(\Add1~526 ),
	.shareout());
// synopsys translate_off
defparam \Add1~525 .extended_lut = "off";
defparam \Add1~525 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~525 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N29
dffeas \cnt_vs[249] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~525_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[249]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[249] .is_wysiwyg = "true";
defparam \cnt_vs[249] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N30
cyclonev_lcell_comb \Add1~521 (
// Equation(s):
// \Add1~521_sumout  = SUM(( cnt_vs[250] ) + ( GND ) + ( \Add1~526  ))
// \Add1~522  = CARRY(( cnt_vs[250] ) + ( GND ) + ( \Add1~526  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[250]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~526 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~521_sumout ),
	.cout(\Add1~522 ),
	.shareout());
// synopsys translate_off
defparam \Add1~521 .extended_lut = "off";
defparam \Add1~521 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~521 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N31
dffeas \cnt_vs[250] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~521_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[250]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[250] .is_wysiwyg = "true";
defparam \cnt_vs[250] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N33
cyclonev_lcell_comb \Add1~809 (
// Equation(s):
// \Add1~809_sumout  = SUM(( cnt_vs[251] ) + ( GND ) + ( \Add1~522  ))
// \Add1~810  = CARRY(( cnt_vs[251] ) + ( GND ) + ( \Add1~522  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[251]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~522 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~809_sumout ),
	.cout(\Add1~810 ),
	.shareout());
// synopsys translate_off
defparam \Add1~809 .extended_lut = "off";
defparam \Add1~809 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~809 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N34
dffeas \cnt_vs[251] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~809_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[251]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[251] .is_wysiwyg = "true";
defparam \cnt_vs[251] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N36
cyclonev_lcell_comb \Add1~225 (
// Equation(s):
// \Add1~225_sumout  = SUM(( cnt_vs[252] ) + ( GND ) + ( \Add1~810  ))
// \Add1~226  = CARRY(( cnt_vs[252] ) + ( GND ) + ( \Add1~810  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[252]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~810 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~225_sumout ),
	.cout(\Add1~226 ),
	.shareout());
// synopsys translate_off
defparam \Add1~225 .extended_lut = "off";
defparam \Add1~225 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N38
dffeas \cnt_vs[252] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~225_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[252]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[252] .is_wysiwyg = "true";
defparam \cnt_vs[252] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N39
cyclonev_lcell_comb \Add1~517 (
// Equation(s):
// \Add1~517_sumout  = SUM(( cnt_vs[253] ) + ( GND ) + ( \Add1~226  ))
// \Add1~518  = CARRY(( cnt_vs[253] ) + ( GND ) + ( \Add1~226  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[253]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~226 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~517_sumout ),
	.cout(\Add1~518 ),
	.shareout());
// synopsys translate_off
defparam \Add1~517 .extended_lut = "off";
defparam \Add1~517 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~517 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N40
dffeas \cnt_vs[253] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~517_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[253]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[253] .is_wysiwyg = "true";
defparam \cnt_vs[253] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N42
cyclonev_lcell_comb \Add1~221 (
// Equation(s):
// \Add1~221_sumout  = SUM(( cnt_vs[254] ) + ( GND ) + ( \Add1~518  ))
// \Add1~222  = CARRY(( cnt_vs[254] ) + ( GND ) + ( \Add1~518  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[254]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~518 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~221_sumout ),
	.cout(\Add1~222 ),
	.shareout());
// synopsys translate_off
defparam \Add1~221 .extended_lut = "off";
defparam \Add1~221 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N44
dffeas \cnt_vs[254] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~221_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[254]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[254] .is_wysiwyg = "true";
defparam \cnt_vs[254] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N48
cyclonev_lcell_comb \always1~11 (
// Equation(s):
// \always1~11_combout  = ( !cnt_vs[254] & ( (!cnt_vs[248] & (!cnt_vs[243] & (!cnt_vs[246] & !cnt_vs[252]))) ) )

	.dataa(!cnt_vs[248]),
	.datab(!cnt_vs[243]),
	.datac(!cnt_vs[246]),
	.datad(!cnt_vs[252]),
	.datae(gnd),
	.dataf(!cnt_vs[254]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~11 .extended_lut = "off";
defparam \always1~11 .lut_mask = 64'h8000800000000000;
defparam \always1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N48
cyclonev_lcell_comb \always1~12 (
// Equation(s):
// \always1~12_combout  = ( !cnt_vs[232] & ( !cnt_vs[238] & ( (!cnt_vs[236] & !cnt_vs[234]) ) ) )

	.dataa(!cnt_vs[236]),
	.datab(gnd),
	.datac(!cnt_vs[234]),
	.datad(gnd),
	.datae(!cnt_vs[232]),
	.dataf(!cnt_vs[238]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~12 .extended_lut = "off";
defparam \always1~12 .lut_mask = 64'hA0A0000000000000;
defparam \always1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N18
cyclonev_lcell_comb \always1~13 (
// Equation(s):
// \always1~13_combout  = ( !cnt_vs[240] & ( \always1~12_combout  & ( (\always1~11_combout  & (!cnt_vs[227] & !cnt_vs[224])) ) ) )

	.dataa(!\always1~11_combout ),
	.datab(!cnt_vs[227]),
	.datac(!cnt_vs[224]),
	.datad(gnd),
	.datae(!cnt_vs[240]),
	.dataf(!\always1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~13 .extended_lut = "off";
defparam \always1~13 .lut_mask = 64'h0000000040400000;
defparam \always1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N42
cyclonev_lcell_comb \always1~10 (
// Equation(s):
// \always1~10_combout  = ( !cnt_vs[220] & ( !cnt_vs[214] & ( (!cnt_vs[218] & (!cnt_vs[216] & !cnt_vs[222])) ) ) )

	.dataa(!cnt_vs[218]),
	.datab(!cnt_vs[216]),
	.datac(!cnt_vs[222]),
	.datad(gnd),
	.datae(!cnt_vs[220]),
	.dataf(!cnt_vs[214]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~10 .extended_lut = "off";
defparam \always1~10 .lut_mask = 64'h8080000000000000;
defparam \always1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N24
cyclonev_lcell_comb \always1~9 (
// Equation(s):
// \always1~9_combout  = ( !cnt_vs[199] & ( !cnt_vs[206] & ( (!cnt_vs[203] & (!cnt_vs[208] & !cnt_vs[210])) ) ) )

	.dataa(gnd),
	.datab(!cnt_vs[203]),
	.datac(!cnt_vs[208]),
	.datad(!cnt_vs[210]),
	.datae(!cnt_vs[199]),
	.dataf(!cnt_vs[206]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~9 .extended_lut = "off";
defparam \always1~9 .lut_mask = 64'hC000000000000000;
defparam \always1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N12
cyclonev_lcell_comb \always1~14 (
// Equation(s):
// \always1~14_combout  = ( \always1~9_combout  & ( (\always1~13_combout  & (!cnt_vs[212] & (!cnt_vs[195] & \always1~10_combout ))) ) )

	.dataa(!\always1~13_combout ),
	.datab(!cnt_vs[212]),
	.datac(!cnt_vs[195]),
	.datad(!\always1~10_combout ),
	.datae(gnd),
	.dataf(!\always1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~14 .extended_lut = "off";
defparam \always1~14 .lut_mask = 64'h0000000000400040;
defparam \always1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N30
cyclonev_lcell_comb \always1~8 (
// Equation(s):
// \always1~8_combout  = ( !cnt_vs[194] & ( !cnt_vs[186] & ( (!cnt_vs[190] & (!cnt_vs[188] & !cnt_vs[192])) ) ) )

	.dataa(!cnt_vs[190]),
	.datab(!cnt_vs[188]),
	.datac(!cnt_vs[192]),
	.datad(gnd),
	.datae(!cnt_vs[194]),
	.dataf(!cnt_vs[186]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~8 .extended_lut = "off";
defparam \always1~8 .lut_mask = 64'h8080000000000000;
defparam \always1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N54
cyclonev_lcell_comb \always1~15 (
// Equation(s):
// \always1~15_combout  = ( !cnt_vs[184] & ( \always1~8_combout  & ( (\always1~7_combout  & (\always1~14_combout  & !cnt_vs[172])) ) ) )

	.dataa(!\always1~7_combout ),
	.datab(!\always1~14_combout ),
	.datac(!cnt_vs[172]),
	.datad(gnd),
	.datae(!cnt_vs[184]),
	.dataf(!\always1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~15 .extended_lut = "off";
defparam \always1~15 .lut_mask = 64'h0000000010100000;
defparam \always1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N54
cyclonev_lcell_comb \always1~19 (
// Equation(s):
// \always1~19_combout  = ( !cnt_vs[131] & ( !cnt_vs[130] & ( (!cnt_vs[132] & (!cnt_vs[128] & !cnt_vs[135])) ) ) )

	.dataa(!cnt_vs[132]),
	.datab(!cnt_vs[128]),
	.datac(gnd),
	.datad(!cnt_vs[135]),
	.datae(!cnt_vs[131]),
	.dataf(!cnt_vs[130]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~19 .extended_lut = "off";
defparam \always1~19 .lut_mask = 64'h8800000000000000;
defparam \always1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N6
cyclonev_lcell_comb \always1~21 (
// Equation(s):
// \always1~21_combout  = ( !cnt_vs[147] & ( !cnt_vs[156] & ( (!cnt_vs[154] & !cnt_vs[158]) ) ) )

	.dataa(gnd),
	.datab(!cnt_vs[154]),
	.datac(!cnt_vs[158]),
	.datad(gnd),
	.datae(!cnt_vs[147]),
	.dataf(!cnt_vs[156]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~21 .extended_lut = "off";
defparam \always1~21 .lut_mask = 64'hC0C0000000000000;
defparam \always1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N24
cyclonev_lcell_comb \always1~20 (
// Equation(s):
// \always1~20_combout  = ( !cnt_vs[164] & ( !cnt_vs[170] & ( (!cnt_vs[168] & (!cnt_vs[166] & !cnt_vs[162])) ) ) )

	.dataa(!cnt_vs[168]),
	.datab(!cnt_vs[166]),
	.datac(!cnt_vs[162]),
	.datad(gnd),
	.datae(!cnt_vs[164]),
	.dataf(!cnt_vs[170]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~20 .extended_lut = "off";
defparam \always1~20 .lut_mask = 64'h8080000000000000;
defparam \always1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N36
cyclonev_lcell_comb \always1~22 (
// Equation(s):
// \always1~22_combout  = ( !cnt_vs[139] & ( \always1~20_combout  & ( (!cnt_vs[143] & (\always1~21_combout  & !cnt_vs[160])) ) ) )

	.dataa(!cnt_vs[143]),
	.datab(!\always1~21_combout ),
	.datac(!cnt_vs[160]),
	.datad(gnd),
	.datae(!cnt_vs[139]),
	.dataf(!\always1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~22 .extended_lut = "off";
defparam \always1~22 .lut_mask = 64'h0000000020200000;
defparam \always1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N0
cyclonev_lcell_comb \always1~18 (
// Equation(s):
// \always1~18_combout  = ( !cnt_vs[124] & ( !cnt_vs[116] & ( (!cnt_vs[118] & (!cnt_vs[120] & !cnt_vs[122])) ) ) )

	.dataa(!cnt_vs[118]),
	.datab(!cnt_vs[120]),
	.datac(!cnt_vs[122]),
	.datad(gnd),
	.datae(!cnt_vs[124]),
	.dataf(!cnt_vs[116]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~18 .extended_lut = "off";
defparam \always1~18 .lut_mask = 64'h8080000000000000;
defparam \always1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N18
cyclonev_lcell_comb \always1~23 (
// Equation(s):
// \always1~23_combout  = ( \always1~18_combout  & ( (\always1~19_combout  & (!cnt_vs[126] & (\always1~22_combout  & !cnt_vs[114]))) ) )

	.dataa(!\always1~19_combout ),
	.datab(!cnt_vs[126]),
	.datac(!\always1~22_combout ),
	.datad(!cnt_vs[114]),
	.datae(!\always1~18_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~23 .extended_lut = "off";
defparam \always1~23 .lut_mask = 64'h0000040000000400;
defparam \always1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N30
cyclonev_lcell_comb \always1~17 (
// Equation(s):
// \always1~17_combout  = ( !cnt_vs[110] & ( !cnt_vs[106] & ( (!cnt_vs[108] & (!cnt_vs[104] & !cnt_vs[112])) ) ) )

	.dataa(!cnt_vs[108]),
	.datab(!cnt_vs[104]),
	.datac(!cnt_vs[112]),
	.datad(gnd),
	.datae(!cnt_vs[110]),
	.dataf(!cnt_vs[106]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~17 .extended_lut = "off";
defparam \always1~17 .lut_mask = 64'h8080000000000000;
defparam \always1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N48
cyclonev_lcell_comb \always1~16 (
// Equation(s):
// \always1~16_combout  = ( !cnt_vs[98] & ( !cnt_vs[92] & ( (!cnt_vs[94] & (!cnt_vs[100] & !cnt_vs[96])) ) ) )

	.dataa(!cnt_vs[94]),
	.datab(!cnt_vs[100]),
	.datac(!cnt_vs[96]),
	.datad(gnd),
	.datae(!cnt_vs[98]),
	.dataf(!cnt_vs[92]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~16 .extended_lut = "off";
defparam \always1~16 .lut_mask = 64'h8080000000000000;
defparam \always1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N12
cyclonev_lcell_comb \always1~24 (
// Equation(s):
// \always1~24_combout  = ( \always1~16_combout  & ( (\always1~23_combout  & (\always1~17_combout  & (!cnt_vs[90] & !cnt_vs[102]))) ) )

	.dataa(!\always1~23_combout ),
	.datab(!\always1~17_combout ),
	.datac(!cnt_vs[90]),
	.datad(!cnt_vs[102]),
	.datae(gnd),
	.dataf(!\always1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~24 .extended_lut = "off";
defparam \always1~24 .lut_mask = 64'h0000000010001000;
defparam \always1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N54
cyclonev_lcell_comb \always1~60 (
// Equation(s):
// \always1~60_combout  = ( !cnt_vs[219] & ( !cnt_vs[205] & ( (!cnt_vs[197] & (!cnt_vs[201] & (!cnt_vs[189] & !cnt_vs[191]))) ) ) )

	.dataa(!cnt_vs[197]),
	.datab(!cnt_vs[201]),
	.datac(!cnt_vs[189]),
	.datad(!cnt_vs[191]),
	.datae(!cnt_vs[219]),
	.dataf(!cnt_vs[205]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~60 .extended_lut = "off";
defparam \always1~60 .lut_mask = 64'h8000000000000000;
defparam \always1~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N39
cyclonev_lcell_comb \always1~61 (
// Equation(s):
// \always1~61_combout  = ( !cnt_vs[187] & ( (!cnt_vs[221] & !cnt_vs[235]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!cnt_vs[221]),
	.datad(!cnt_vs[235]),
	.datae(gnd),
	.dataf(!cnt_vs[187]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~61 .extended_lut = "off";
defparam \always1~61 .lut_mask = 64'hF000F00000000000;
defparam \always1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N18
cyclonev_lcell_comb \always1~44 (
// Equation(s):
// \always1~44_combout  = ( !cnt_vs[237] & ( !cnt_vs[247] & ( (!cnt_vs[251] & (!cnt_vs[245] & !cnt_vs[239])) ) ) )

	.dataa(!cnt_vs[251]),
	.datab(!cnt_vs[245]),
	.datac(!cnt_vs[239]),
	.datad(gnd),
	.datae(!cnt_vs[237]),
	.dataf(!cnt_vs[247]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~44 .extended_lut = "off";
defparam \always1~44 .lut_mask = 64'h8080000000000000;
defparam \always1~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N12
cyclonev_lcell_comb \always1~45 (
// Equation(s):
// \always1~45_combout  = ( !cnt_vs[233] & ( !cnt_vs[229] & ( (!cnt_vs[231] & !cnt_vs[223]) ) ) )

	.dataa(gnd),
	.datab(!cnt_vs[231]),
	.datac(!cnt_vs[223]),
	.datad(gnd),
	.datae(!cnt_vs[233]),
	.dataf(!cnt_vs[229]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~45 .extended_lut = "off";
defparam \always1~45 .lut_mask = 64'hC0C0000000000000;
defparam \always1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N24
cyclonev_lcell_comb \always1~43 (
// Equation(s):
// \always1~43_combout  = ( !cnt_vs[209] & ( !cnt_vs[215] & ( (!cnt_vs[217] & (!cnt_vs[211] & !cnt_vs[213])) ) ) )

	.dataa(!cnt_vs[217]),
	.datab(!cnt_vs[211]),
	.datac(!cnt_vs[213]),
	.datad(gnd),
	.datae(!cnt_vs[209]),
	.dataf(!cnt_vs[215]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~43 .extended_lut = "off";
defparam \always1~43 .lut_mask = 64'h8080000000000000;
defparam \always1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N42
cyclonev_lcell_comb \always1~46 (
// Equation(s):
// \always1~46_combout  = ( !cnt_vs[207] & ( \always1~43_combout  & ( (\always1~60_combout  & (\always1~61_combout  & (\always1~44_combout  & \always1~45_combout ))) ) ) )

	.dataa(!\always1~60_combout ),
	.datab(!\always1~61_combout ),
	.datac(!\always1~44_combout ),
	.datad(!\always1~45_combout ),
	.datae(!cnt_vs[207]),
	.dataf(!\always1~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~46 .extended_lut = "off";
defparam \always1~46 .lut_mask = 64'h0000000000010000;
defparam \always1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N48
cyclonev_lcell_comb \always1~41 (
// Equation(s):
// \always1~41_combout  = ( !cnt_vs[165] & ( !cnt_vs[173] & ( (!cnt_vs[167] & (!cnt_vs[169] & !cnt_vs[171])) ) ) )

	.dataa(!cnt_vs[167]),
	.datab(!cnt_vs[169]),
	.datac(!cnt_vs[171]),
	.datad(gnd),
	.datae(!cnt_vs[165]),
	.dataf(!cnt_vs[173]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~41 .extended_lut = "off";
defparam \always1~41 .lut_mask = 64'h8080000000000000;
defparam \always1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N6
cyclonev_lcell_comb \always1~42 (
// Equation(s):
// \always1~42_combout  = ( !cnt_vs[177] & ( (!cnt_vs[181] & (!cnt_vs[183] & (!cnt_vs[179] & !cnt_vs[185]))) ) )

	.dataa(!cnt_vs[181]),
	.datab(!cnt_vs[183]),
	.datac(!cnt_vs[179]),
	.datad(!cnt_vs[185]),
	.datae(gnd),
	.dataf(!cnt_vs[177]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~42 .extended_lut = "off";
defparam \always1~42 .lut_mask = 64'h8000800000000000;
defparam \always1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N36
cyclonev_lcell_comb \always1~47 (
// Equation(s):
// \always1~47_combout  = ( \always1~42_combout  & ( (!cnt_vs[175] & (\always1~46_combout  & (\always1~41_combout  & !cnt_vs[163]))) ) )

	.dataa(!cnt_vs[175]),
	.datab(!\always1~46_combout ),
	.datac(!\always1~41_combout ),
	.datad(!cnt_vs[163]),
	.datae(gnd),
	.dataf(!\always1~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~47 .extended_lut = "off";
defparam \always1~47 .lut_mask = 64'h0000000002000200;
defparam \always1~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N24
cyclonev_lcell_comb \always1~48 (
// Equation(s):
// \always1~48_combout  = ( !cnt_vs[83] & ( !cnt_vs[89] & ( (!cnt_vs[81] & (!cnt_vs[87] & !cnt_vs[85])) ) ) )

	.dataa(!cnt_vs[81]),
	.datab(!cnt_vs[87]),
	.datac(!cnt_vs[85]),
	.datad(gnd),
	.datae(!cnt_vs[83]),
	.dataf(!cnt_vs[89]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~48 .extended_lut = "off";
defparam \always1~48 .lut_mask = 64'h8080000000000000;
defparam \always1~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N18
cyclonev_lcell_comb \always1~62 (
// Equation(s):
// \always1~62_combout  = ( !cnt_vs[107] & ( !cnt_vs[105] & ( (!cnt_vs[113] & (!cnt_vs[111] & (!cnt_vs[109] & !cnt_vs[127]))) ) ) )

	.dataa(!cnt_vs[113]),
	.datab(!cnt_vs[111]),
	.datac(!cnt_vs[109]),
	.datad(!cnt_vs[127]),
	.datae(!cnt_vs[107]),
	.dataf(!cnt_vs[105]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~62 .extended_lut = "off";
defparam \always1~62 .lut_mask = 64'h8000000000000000;
defparam \always1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N39
cyclonev_lcell_comb \always1~63 (
// Equation(s):
// \always1~63_combout  = ( !cnt_vs[103] & ( (!cnt_vs[151] & !cnt_vs[133]) ) )

	.dataa(!cnt_vs[151]),
	.datab(gnd),
	.datac(!cnt_vs[133]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!cnt_vs[103]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~63 .extended_lut = "off";
defparam \always1~63 .lut_mask = 64'hA0A0A0A000000000;
defparam \always1~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N48
cyclonev_lcell_comb \always1~52 (
// Equation(s):
// \always1~52_combout  = ( !cnt_vs[149] & ( !cnt_vs[141] & ( (!cnt_vs[137] & !cnt_vs[145]) ) ) )

	.dataa(!cnt_vs[137]),
	.datab(gnd),
	.datac(!cnt_vs[145]),
	.datad(gnd),
	.datae(!cnt_vs[149]),
	.dataf(!cnt_vs[141]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~52 .extended_lut = "off";
defparam \always1~52 .lut_mask = 64'hA0A0000000000000;
defparam \always1~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N42
cyclonev_lcell_comb \always1~51 (
// Equation(s):
// \always1~51_combout  = ( !cnt_vs[153] & ( (!cnt_vs[159] & (!cnt_vs[157] & (!cnt_vs[155] & !cnt_vs[161]))) ) )

	.dataa(!cnt_vs[159]),
	.datab(!cnt_vs[157]),
	.datac(!cnt_vs[155]),
	.datad(!cnt_vs[161]),
	.datae(gnd),
	.dataf(!cnt_vs[153]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~51 .extended_lut = "off";
defparam \always1~51 .lut_mask = 64'h8000800000000000;
defparam \always1~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N0
cyclonev_lcell_comb \always1~50 (
// Equation(s):
// \always1~50_combout  = ( !cnt_vs[119] & ( !cnt_vs[121] & ( (!cnt_vs[123] & (!cnt_vs[117] & !cnt_vs[125])) ) ) )

	.dataa(gnd),
	.datab(!cnt_vs[123]),
	.datac(!cnt_vs[117]),
	.datad(!cnt_vs[125]),
	.datae(!cnt_vs[119]),
	.dataf(!cnt_vs[121]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~50 .extended_lut = "off";
defparam \always1~50 .lut_mask = 64'hC000000000000000;
defparam \always1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N6
cyclonev_lcell_comb \always1~53 (
// Equation(s):
// \always1~53_combout  = ( \always1~50_combout  & ( !cnt_vs[115] & ( (\always1~62_combout  & (\always1~63_combout  & (\always1~52_combout  & \always1~51_combout ))) ) ) )

	.dataa(!\always1~62_combout ),
	.datab(!\always1~63_combout ),
	.datac(!\always1~52_combout ),
	.datad(!\always1~51_combout ),
	.datae(!\always1~50_combout ),
	.dataf(!cnt_vs[115]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~53 .extended_lut = "off";
defparam \always1~53 .lut_mask = 64'h0000000100000000;
defparam \always1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N30
cyclonev_lcell_comb \always1~49 (
// Equation(s):
// \always1~49_combout  = ( !cnt_vs[99] & ( !cnt_vs[95] & ( (!cnt_vs[93] & (!cnt_vs[101] & !cnt_vs[97])) ) ) )

	.dataa(!cnt_vs[93]),
	.datab(!cnt_vs[101]),
	.datac(gnd),
	.datad(!cnt_vs[97]),
	.datae(!cnt_vs[99]),
	.dataf(!cnt_vs[95]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~49 .extended_lut = "off";
defparam \always1~49 .lut_mask = 64'h8800000000000000;
defparam \always1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N12
cyclonev_lcell_comb \always1~54 (
// Equation(s):
// \always1~54_combout  = ( !cnt_vs[79] & ( \always1~49_combout  & ( (\always1~48_combout  & (\always1~53_combout  & !cnt_vs[91])) ) ) )

	.dataa(!\always1~48_combout ),
	.datab(!\always1~53_combout ),
	.datac(!cnt_vs[91]),
	.datad(gnd),
	.datae(!cnt_vs[79]),
	.dataf(!\always1~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~54 .extended_lut = "off";
defparam \always1~54 .lut_mask = 64'h0000000010100000;
defparam \always1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N30
cyclonev_lcell_comb \always1~38 (
// Equation(s):
// \always1~38_combout  = ( !cnt_vs[59] & ( !cnt_vs[61] & ( (!cnt_vs[65] & !cnt_vs[63]) ) ) )

	.dataa(gnd),
	.datab(!cnt_vs[65]),
	.datac(!cnt_vs[63]),
	.datad(gnd),
	.datae(!cnt_vs[59]),
	.dataf(!cnt_vs[61]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~38 .extended_lut = "off";
defparam \always1~38 .lut_mask = 64'hC0C0000000000000;
defparam \always1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N36
cyclonev_lcell_comb \always1~37 (
// Equation(s):
// \always1~37_combout  = ( !cnt_vs[69] & ( (!cnt_vs[75] & (!cnt_vs[73] & (!cnt_vs[77] & !cnt_vs[71]))) ) )

	.dataa(!cnt_vs[75]),
	.datab(!cnt_vs[73]),
	.datac(!cnt_vs[77]),
	.datad(!cnt_vs[71]),
	.datae(gnd),
	.dataf(!cnt_vs[69]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~37 .extended_lut = "off";
defparam \always1~37 .lut_mask = 64'h8000800000000000;
defparam \always1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N48
cyclonev_lcell_comb \always1~39 (
// Equation(s):
// \always1~39_combout  = ( \always1~37_combout  & ( !cnt_vs[55] & ( (\always1~38_combout  & (!cnt_vs[57] & !cnt_vs[67])) ) ) )

	.dataa(gnd),
	.datab(!\always1~38_combout ),
	.datac(!cnt_vs[57]),
	.datad(!cnt_vs[67]),
	.datae(!\always1~37_combout ),
	.dataf(!cnt_vs[55]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~39 .extended_lut = "off";
defparam \always1~39 .lut_mask = 64'h0000300000000000;
defparam \always1~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N12
cyclonev_lcell_comb \always1~35 (
// Equation(s):
// \always1~35_combout  = ( !cnt_vs[37] & ( !cnt_vs[21] & ( (!cnt_vs[29] & (!cnt_vs[25] & !cnt_vs[33])) ) ) )

	.dataa(!cnt_vs[29]),
	.datab(!cnt_vs[25]),
	.datac(!cnt_vs[33]),
	.datad(gnd),
	.datae(!cnt_vs[37]),
	.dataf(!cnt_vs[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~35 .extended_lut = "off";
defparam \always1~35 .lut_mask = 64'h8080000000000000;
defparam \always1~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N42
cyclonev_lcell_comb \always1~36 (
// Equation(s):
// \always1~36_combout  = ( !cnt_vs[47] & ( !cnt_vs[45] & ( (!cnt_vs[49] & (!cnt_vs[51] & !cnt_vs[53])) ) ) )

	.dataa(!cnt_vs[49]),
	.datab(!cnt_vs[51]),
	.datac(!cnt_vs[53]),
	.datad(gnd),
	.datae(!cnt_vs[47]),
	.dataf(!cnt_vs[45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~36 .extended_lut = "off";
defparam \always1~36 .lut_mask = 64'h8080000000000000;
defparam \always1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N6
cyclonev_lcell_comb \always1~40 (
// Equation(s):
// \always1~40_combout  = ( \always1~36_combout  & ( (\always1~39_combout  & (\always1~35_combout  & (!cnt_vs[17] & !cnt_vs[41]))) ) )

	.dataa(!\always1~39_combout ),
	.datab(!\always1~35_combout ),
	.datac(!cnt_vs[17]),
	.datad(!cnt_vs[41]),
	.datae(gnd),
	.dataf(!\always1~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~40 .extended_lut = "off";
defparam \always1~40 .lut_mask = 64'h0000000010001000;
defparam \always1~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N12
cyclonev_lcell_comb \always1~55 (
// Equation(s):
// \always1~55_combout  = ( \always1~54_combout  & ( \always1~40_combout  & ( (\always1~47_combout  & (!cnt_vs[9] & !cnt_vs[13])) ) ) )

	.dataa(!\always1~47_combout ),
	.datab(!cnt_vs[9]),
	.datac(!cnt_vs[13]),
	.datad(gnd),
	.datae(!\always1~54_combout ),
	.dataf(!\always1~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~55 .extended_lut = "off";
defparam \always1~55 .lut_mask = 64'h0000000000004040;
defparam \always1~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N24
cyclonev_lcell_comb \always1~26 (
// Equation(s):
// \always1~26_combout  = ( !cnt_vs[134] & ( !cnt_vs[136] & ( (!cnt_vs[50] & (!cnt_vs[138] & !cnt_vs[129])) ) ) )

	.dataa(!cnt_vs[50]),
	.datab(!cnt_vs[138]),
	.datac(!cnt_vs[129]),
	.datad(gnd),
	.datae(!cnt_vs[134]),
	.dataf(!cnt_vs[136]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~26 .extended_lut = "off";
defparam \always1~26 .lut_mask = 64'h8080000000000000;
defparam \always1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N18
cyclonev_lcell_comb \always1~59 (
// Equation(s):
// \always1~59_combout  = ( !cnt_vs[200] & ( !cnt_vs[202] & ( (!cnt_vs[198] & (!cnt_vs[204] & !cnt_vs[225])) ) ) )

	.dataa(!cnt_vs[198]),
	.datab(!cnt_vs[204]),
	.datac(!cnt_vs[225]),
	.datad(gnd),
	.datae(!cnt_vs[200]),
	.dataf(!cnt_vs[202]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~59 .extended_lut = "off";
defparam \always1~59 .lut_mask = 64'h8080000000000000;
defparam \always1~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N45
cyclonev_lcell_comb \Add1~513 (
// Equation(s):
// \Add1~513_sumout  = SUM(( cnt_vs[255] ) + ( GND ) + ( \Add1~222  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[255]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~513_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~513 .extended_lut = "off";
defparam \Add1~513 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~513 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N47
dffeas \cnt_vs[255] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~513_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[255]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[255] .is_wysiwyg = "true";
defparam \cnt_vs[255] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N54
cyclonev_lcell_comb \always1~58 (
// Equation(s):
// \always1~58_combout  = ( !cnt_vs[253] & ( !cnt_vs[196] & ( (!cnt_vs[249] & (!cnt_vs[255] & (!cnt_vs[250] & !cnt_vs[244]))) ) ) )

	.dataa(!cnt_vs[249]),
	.datab(!cnt_vs[255]),
	.datac(!cnt_vs[250]),
	.datad(!cnt_vs[244]),
	.datae(!cnt_vs[253]),
	.dataf(!cnt_vs[196]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~58 .extended_lut = "off";
defparam \always1~58 .lut_mask = 64'h8000000000000000;
defparam \always1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N12
cyclonev_lcell_comb \always1~28 (
// Equation(s):
// \always1~28_combout  = ( !cnt_vs[226] & ( (!cnt_vs[241] & (!cnt_vs[230] & !cnt_vs[228])) ) )

	.dataa(!cnt_vs[241]),
	.datab(gnd),
	.datac(!cnt_vs[230]),
	.datad(!cnt_vs[228]),
	.datae(gnd),
	.dataf(!cnt_vs[226]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~28 .extended_lut = "off";
defparam \always1~28 .lut_mask = 64'hA000A00000000000;
defparam \always1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N54
cyclonev_lcell_comb \always1~29 (
// Equation(s):
// \always1~29_combout  = ( \always1~58_combout  & ( \always1~28_combout  & ( (!cnt_vs[152] & (!cnt_vs[193] & (\always1~59_combout  & !cnt_vs[242]))) ) ) )

	.dataa(!cnt_vs[152]),
	.datab(!cnt_vs[193]),
	.datac(!\always1~59_combout ),
	.datad(!cnt_vs[242]),
	.datae(!\always1~58_combout ),
	.dataf(!\always1~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~29 .extended_lut = "off";
defparam \always1~29 .lut_mask = 64'h0000000000000800;
defparam \always1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N6
cyclonev_lcell_comb \always1~27 (
// Equation(s):
// \always1~27_combout  = ( !cnt_vs[146] & ( !cnt_vs[142] & ( (!cnt_vs[144] & (!cnt_vs[148] & !cnt_vs[150])) ) ) )

	.dataa(!cnt_vs[144]),
	.datab(!cnt_vs[148]),
	.datac(!cnt_vs[150]),
	.datad(gnd),
	.datae(!cnt_vs[146]),
	.dataf(!cnt_vs[142]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~27 .extended_lut = "off";
defparam \always1~27 .lut_mask = 64'h8080000000000000;
defparam \always1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N48
cyclonev_lcell_comb \always1~30 (
// Equation(s):
// \always1~30_combout  = ( !cnt_vs[48] & ( \always1~27_combout  & ( (\always1~26_combout  & (!cnt_vs[140] & \always1~29_combout )) ) ) )

	.dataa(!\always1~26_combout ),
	.datab(!cnt_vs[140]),
	.datac(!\always1~29_combout ),
	.datad(gnd),
	.datae(!cnt_vs[48]),
	.dataf(!\always1~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~30 .extended_lut = "off";
defparam \always1~30 .lut_mask = 64'h0000000004040000;
defparam \always1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N15
cyclonev_lcell_comb \always1~32 (
// Equation(s):
// \always1~32_combout  = ( !cnt_vs[18] & ( (!cnt_vs[16] & (!cnt_vs[20] & !cnt_vs[22])) ) )

	.dataa(gnd),
	.datab(!cnt_vs[16]),
	.datac(!cnt_vs[20]),
	.datad(!cnt_vs[22]),
	.datae(gnd),
	.dataf(!cnt_vs[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~32 .extended_lut = "off";
defparam \always1~32 .lut_mask = 64'hC000C00000000000;
defparam \always1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N54
cyclonev_lcell_comb \always1~31 (
// Equation(s):
// \always1~31_combout  = ( !cnt_vs[34] & ( !cnt_vs[26] & ( (!cnt_vs[32] & (!cnt_vs[28] & !cnt_vs[30])) ) ) )

	.dataa(!cnt_vs[32]),
	.datab(!cnt_vs[28]),
	.datac(!cnt_vs[30]),
	.datad(gnd),
	.datae(!cnt_vs[34]),
	.dataf(!cnt_vs[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~31 .extended_lut = "off";
defparam \always1~31 .lut_mask = 64'h8080000000000000;
defparam \always1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N42
cyclonev_lcell_comb \always1~33 (
// Equation(s):
// \always1~33_combout  = ( \always1~31_combout  & ( (!cnt_vs[12] & (\always1~32_combout  & (!cnt_vs[14] & !cnt_vs[24]))) ) )

	.dataa(!cnt_vs[12]),
	.datab(!\always1~32_combout ),
	.datac(!cnt_vs[14]),
	.datad(!cnt_vs[24]),
	.datae(!\always1~31_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~33 .extended_lut = "off";
defparam \always1~33 .lut_mask = 64'h0000200000002000;
defparam \always1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N24
cyclonev_lcell_comb \always1~25 (
// Equation(s):
// \always1~25_combout  = ( !cnt_vs[42] & ( !cnt_vs[40] & ( (!cnt_vs[38] & (!cnt_vs[46] & !cnt_vs[44])) ) ) )

	.dataa(!cnt_vs[38]),
	.datab(!cnt_vs[46]),
	.datac(!cnt_vs[44]),
	.datad(gnd),
	.datae(!cnt_vs[42]),
	.dataf(!cnt_vs[40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~25 .extended_lut = "off";
defparam \always1~25 .lut_mask = 64'h8080000000000000;
defparam \always1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N36
cyclonev_lcell_comb \always1~34 (
// Equation(s):
// \always1~34_combout  = ( !cnt_vs[36] & ( \always1~25_combout  & ( (\always1~30_combout  & (\always1~33_combout  & !cnt_vs[10])) ) ) )

	.dataa(!\always1~30_combout ),
	.datab(!\always1~33_combout ),
	.datac(!cnt_vs[10]),
	.datad(gnd),
	.datae(!cnt_vs[36]),
	.dataf(!\always1~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~34 .extended_lut = "off";
defparam \always1~34 .lut_mask = 64'h0000000010100000;
defparam \always1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N0
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( !cnt_vs[43] & ( !cnt_vs[31] & ( (!cnt_vs[35] & (!cnt_vs[39] & !cnt_vs[52])) ) ) )

	.dataa(!cnt_vs[35]),
	.datab(!cnt_vs[39]),
	.datac(!cnt_vs[52]),
	.datad(gnd),
	.datae(!cnt_vs[43]),
	.dataf(!cnt_vs[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'h8080000000000000;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N12
cyclonev_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = ( !cnt_vs[72] & ( !cnt_vs[70] & ( (!cnt_vs[76] & !cnt_vs[74]) ) ) )

	.dataa(gnd),
	.datab(!cnt_vs[76]),
	.datac(!cnt_vs[74]),
	.datad(gnd),
	.datae(!cnt_vs[72]),
	.dataf(!cnt_vs[70]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~3 .extended_lut = "off";
defparam \always1~3 .lut_mask = 64'hC0C0000000000000;
defparam \always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N36
cyclonev_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = ( !cnt_vs[82] & ( !cnt_vs[80] & ( (!cnt_vs[84] & (!cnt_vs[88] & !cnt_vs[86])) ) ) )

	.dataa(!cnt_vs[84]),
	.datab(!cnt_vs[88]),
	.datac(!cnt_vs[86]),
	.datad(gnd),
	.datae(!cnt_vs[82]),
	.dataf(!cnt_vs[80]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~2 .extended_lut = "off";
defparam \always1~2 .lut_mask = 64'h8080000000000000;
defparam \always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N30
cyclonev_lcell_comb \always1~4 (
// Equation(s):
// \always1~4_combout  = ( !cnt_vs[78] & ( !cnt_vs[66] & ( (\always1~3_combout  & (!cnt_vs[68] & \always1~2_combout )) ) ) )

	.dataa(!\always1~3_combout ),
	.datab(!cnt_vs[68]),
	.datac(!\always1~2_combout ),
	.datad(gnd),
	.datae(!cnt_vs[78]),
	.dataf(!cnt_vs[66]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~4 .extended_lut = "off";
defparam \always1~4 .lut_mask = 64'h0404000000000000;
defparam \always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N54
cyclonev_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = ( !cnt_vs[58] & ( !cnt_vs[56] & ( (!cnt_vs[64] & (!cnt_vs[60] & !cnt_vs[62])) ) ) )

	.dataa(!cnt_vs[64]),
	.datab(!cnt_vs[60]),
	.datac(!cnt_vs[62]),
	.datad(gnd),
	.datae(!cnt_vs[58]),
	.dataf(!cnt_vs[56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~1 .extended_lut = "off";
defparam \always1~1 .lut_mask = 64'h8080000000000000;
defparam \always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N48
cyclonev_lcell_comb \always1~5 (
// Equation(s):
// \always1~5_combout  = ( !cnt_vs[27] & ( !cnt_vs[54] & ( (\always1~0_combout  & (\always1~4_combout  & \always1~1_combout )) ) ) )

	.dataa(!\always1~0_combout ),
	.datab(!\always1~4_combout ),
	.datac(!\always1~1_combout ),
	.datad(gnd),
	.datae(!cnt_vs[27]),
	.dataf(!cnt_vs[54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~5 .extended_lut = "off";
defparam \always1~5 .lut_mask = 64'h0101000000000000;
defparam \always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N42
cyclonev_lcell_comb \always1~6 (
// Equation(s):
// \always1~6_combout  = ( !cnt_vs[19] & ( \always1~5_combout  & ( (!cnt_vs[11] & (!cnt_vs[23] & !cnt_vs[15])) ) ) )

	.dataa(!cnt_vs[11]),
	.datab(!cnt_vs[23]),
	.datac(!cnt_vs[15]),
	.datad(gnd),
	.datae(!cnt_vs[19]),
	.dataf(!\always1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~6 .extended_lut = "off";
defparam \always1~6 .lut_mask = 64'h0000000080800000;
defparam \always1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N6
cyclonev_lcell_comb \always1~56 (
// Equation(s):
// \always1~56_combout  = ( \always1~34_combout  & ( \always1~6_combout  & ( (\always1~15_combout  & (\always1~24_combout  & \always1~55_combout )) ) ) )

	.dataa(gnd),
	.datab(!\always1~15_combout ),
	.datac(!\always1~24_combout ),
	.datad(!\always1~55_combout ),
	.datae(!\always1~34_combout ),
	.dataf(!\always1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~56 .extended_lut = "off";
defparam \always1~56 .lut_mask = 64'h0000000000000003;
defparam \always1~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N51
cyclonev_lcell_comb \always1~57 (
// Equation(s):
// \always1~57_combout  = ( \Equal0~1_combout  & ( (!\always1~56_combout ) # (\Equal1~0_combout ) ) ) # ( !\Equal0~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal1~0_combout ),
	.datad(!\always1~56_combout ),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~57 .extended_lut = "off";
defparam \always1~57 .lut_mask = 64'hFFFFFFFFFF0FFF0F;
defparam \always1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N1
dffeas \cnt_vs[0] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~1009_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[0] .is_wysiwyg = "true";
defparam \cnt_vs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N3
cyclonev_lcell_comb \Add1~1005 (
// Equation(s):
// \Add1~1005_sumout  = SUM(( cnt_vs[1] ) + ( GND ) + ( \Add1~1010  ))
// \Add1~1006  = CARRY(( cnt_vs[1] ) + ( GND ) + ( \Add1~1010  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~1010 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1005_sumout ),
	.cout(\Add1~1006 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1005 .extended_lut = "off";
defparam \Add1~1005 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~1005 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N5
dffeas \cnt_vs[1] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~1005_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[1] .is_wysiwyg = "true";
defparam \cnt_vs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N6
cyclonev_lcell_comb \Add1~1001 (
// Equation(s):
// \Add1~1001_sumout  = SUM(( cnt_vs[2] ) + ( GND ) + ( \Add1~1006  ))
// \Add1~1002  = CARRY(( cnt_vs[2] ) + ( GND ) + ( \Add1~1006  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~1006 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1001_sumout ),
	.cout(\Add1~1002 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1001 .extended_lut = "off";
defparam \Add1~1001 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~1001 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N8
dffeas \cnt_vs[2] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~1001_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[2] .is_wysiwyg = "true";
defparam \cnt_vs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N9
cyclonev_lcell_comb \Add1~997 (
// Equation(s):
// \Add1~997_sumout  = SUM(( cnt_vs[3] ) + ( GND ) + ( \Add1~1002  ))
// \Add1~998  = CARRY(( cnt_vs[3] ) + ( GND ) + ( \Add1~1002  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~1002 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~997_sumout ),
	.cout(\Add1~998 ),
	.shareout());
// synopsys translate_off
defparam \Add1~997 .extended_lut = "off";
defparam \Add1~997 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~997 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N10
dffeas \cnt_vs[3] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~997_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[3] .is_wysiwyg = "true";
defparam \cnt_vs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N12
cyclonev_lcell_comb \Add1~993 (
// Equation(s):
// \Add1~993_sumout  = SUM(( cnt_vs[4] ) + ( GND ) + ( \Add1~998  ))
// \Add1~994  = CARRY(( cnt_vs[4] ) + ( GND ) + ( \Add1~998  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~998 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~993_sumout ),
	.cout(\Add1~994 ),
	.shareout());
// synopsys translate_off
defparam \Add1~993 .extended_lut = "off";
defparam \Add1~993 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~993 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N13
dffeas \cnt_vs[4] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~993_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[4] .is_wysiwyg = "true";
defparam \cnt_vs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N15
cyclonev_lcell_comb \Add1~989 (
// Equation(s):
// \Add1~989_sumout  = SUM(( cnt_vs[5] ) + ( GND ) + ( \Add1~994  ))
// \Add1~990  = CARRY(( cnt_vs[5] ) + ( GND ) + ( \Add1~994  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~994 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~989_sumout ),
	.cout(\Add1~990 ),
	.shareout());
// synopsys translate_off
defparam \Add1~989 .extended_lut = "off";
defparam \Add1~989 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~989 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N17
dffeas \cnt_vs[5] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~989_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[5] .is_wysiwyg = "true";
defparam \cnt_vs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N18
cyclonev_lcell_comb \Add1~1017 (
// Equation(s):
// \Add1~1017_sumout  = SUM(( cnt_vs[6] ) + ( GND ) + ( \Add1~990  ))
// \Add1~1018  = CARRY(( cnt_vs[6] ) + ( GND ) + ( \Add1~990  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~990 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1017_sumout ),
	.cout(\Add1~1018 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1017 .extended_lut = "off";
defparam \Add1~1017 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~1017 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N20
dffeas \cnt_vs[6] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~1017_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[6] .is_wysiwyg = "true";
defparam \cnt_vs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N21
cyclonev_lcell_comb \Add1~1013 (
// Equation(s):
// \Add1~1013_sumout  = SUM(( cnt_vs[7] ) + ( GND ) + ( \Add1~1018  ))
// \Add1~1014  = CARRY(( cnt_vs[7] ) + ( GND ) + ( \Add1~1018  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cnt_vs[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~1018 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1013_sumout ),
	.cout(\Add1~1014 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1013 .extended_lut = "off";
defparam \Add1~1013 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~1013 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y64_N22
dffeas \cnt_vs[7] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~1013_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[7] .is_wysiwyg = "true";
defparam \cnt_vs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y64_N25
dffeas \cnt_vs[8] (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~1021_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\always1~57_combout ),
	.sload(gnd),
	.ena(\cnt_vs[255]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_vs[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_vs[8] .is_wysiwyg = "true";
defparam \cnt_vs[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N18
cyclonev_lcell_comb \always2~1 (
// Equation(s):
// \always2~1_combout  = ( cnt_vs[7] & ( cnt_vs[6] & ( (!cnt_hs[9] & (cnt_hs[6] & (!cnt_vs[8] & \SW[0]~input_o ))) ) ) )

	.dataa(!cnt_hs[9]),
	.datab(!cnt_hs[6]),
	.datac(!cnt_vs[8]),
	.datad(!\SW[0]~input_o ),
	.datae(!cnt_vs[7]),
	.dataf(!cnt_vs[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~1 .extended_lut = "off";
defparam \always2~1 .lut_mask = 64'h0000000000000020;
defparam \always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N51
cyclonev_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = ( cnt_hs[6] & ( (cnt_hs[7] & (cnt_hs[5] & cnt_hs[4])) ) )

	.dataa(!cnt_hs[7]),
	.datab(gnd),
	.datac(!cnt_hs[5]),
	.datad(!cnt_hs[4]),
	.datae(gnd),
	.dataf(!cnt_hs[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~0 .extended_lut = "off";
defparam \LessThan5~0 .lut_mask = 64'h0000000000050005;
defparam \LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N30
cyclonev_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_combout  = ( cnt_hs[3] & ( (\LessThan5~0_combout  & (((cnt_hs[0]) # (cnt_hs[1])) # (cnt_hs[2]))) ) )

	.dataa(!cnt_hs[2]),
	.datab(!cnt_hs[1]),
	.datac(!\LessThan5~0_combout ),
	.datad(!cnt_hs[0]),
	.datae(gnd),
	.dataf(!cnt_hs[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~1 .extended_lut = "off";
defparam \LessThan5~1 .lut_mask = 64'h00000000070F070F;
defparam \LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N0
cyclonev_lcell_comb \always2~2 (
// Equation(s):
// \always2~2_combout  = ( !cnt_hs[2] & ( cnt_hs[3] & ( (!cnt_hs[4] & (!cnt_hs[5] & ((!cnt_hs[0]) # (!cnt_hs[1])))) ) ) ) # ( cnt_hs[2] & ( !cnt_hs[3] & ( (!cnt_hs[4] & !cnt_hs[5]) ) ) ) # ( !cnt_hs[2] & ( !cnt_hs[3] & ( (!cnt_hs[4] & !cnt_hs[5]) ) ) )

	.dataa(!cnt_hs[0]),
	.datab(!cnt_hs[1]),
	.datac(!cnt_hs[4]),
	.datad(!cnt_hs[5]),
	.datae(!cnt_hs[2]),
	.dataf(!cnt_hs[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~2 .extended_lut = "off";
defparam \always2~2 .lut_mask = 64'hF000F000E0000000;
defparam \always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N27
cyclonev_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = ( cnt_vs[4] & ( (\LessThan2~0_combout  & !cnt_vs[5]) ) ) # ( !cnt_vs[4] & ( (!cnt_vs[5] & (((!cnt_vs[2] & !cnt_vs[3])) # (\LessThan2~0_combout ))) ) )

	.dataa(!\LessThan2~0_combout ),
	.datab(!cnt_vs[2]),
	.datac(!cnt_vs[3]),
	.datad(!cnt_vs[5]),
	.datae(gnd),
	.dataf(!cnt_vs[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~0 .extended_lut = "off";
defparam \always2~0 .lut_mask = 64'hD500D50055005500;
defparam \always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N39
cyclonev_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ( cnt_vs[1] & ( (cnt_vs[0] & (cnt_vs[3] & cnt_vs[2])) ) )

	.dataa(!cnt_vs[0]),
	.datab(!cnt_vs[3]),
	.datac(!cnt_vs[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!cnt_vs[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~0 .extended_lut = "off";
defparam \LessThan3~0 .lut_mask = 64'h0000000001010101;
defparam \LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N42
cyclonev_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = ( \LessThan3~0_combout  & ( (cnt_vs[6] & cnt_vs[7]) ) ) # ( !\LessThan3~0_combout  & ( (cnt_vs[6] & (cnt_vs[7] & ((cnt_vs[4]) # (cnt_vs[5])))) ) )

	.dataa(!cnt_vs[6]),
	.datab(!cnt_vs[5]),
	.datac(!cnt_vs[4]),
	.datad(!cnt_vs[7]),
	.datae(gnd),
	.dataf(!\LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~1 .extended_lut = "off";
defparam \LessThan3~1 .lut_mask = 64'h0015001500550055;
defparam \LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N54
cyclonev_lcell_comb \always2~3 (
// Equation(s):
// \always2~3_combout  = ( !\LessThan3~1_combout  & ( (\always2~1_combout  & (!\LessThan5~1_combout  & (!\always2~2_combout  & !\always2~0_combout ))) ) )

	.dataa(!\always2~1_combout ),
	.datab(!\LessThan5~1_combout ),
	.datac(!\always2~2_combout ),
	.datad(!\always2~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~3 .extended_lut = "off";
defparam \always2~3 .lut_mask = 64'h4000400000000000;
defparam \always2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N12
cyclonev_lcell_comb \VGA_B~0 (
// Equation(s):
// \VGA_B~0_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( ((!cnt_hs[8] & (cnt_hs[7] & \always0~44_combout ))) # (\u_input_badge|oData [16]) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( \u_input_badge|oData [16] ) ) ) # ( 
// \always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [16] ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [16] ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\u_input_badge|oData [16]),
	.datac(!cnt_hs[7]),
	.datad(!\always0~44_combout ),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~0 .extended_lut = "off";
defparam \VGA_B~0 .lut_mask = 64'h333333333333333B;
defparam \VGA_B~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N12
cyclonev_lcell_comb \VGA_B[0]~1 (
// Equation(s):
// \VGA_B[0]~1_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( (!\u_input_badge|oData_Enable~_Duplicate_1_q  & ((!cnt_hs[7]) # ((!\always0~44_combout ) # (cnt_hs[8])))) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( 
// !\u_input_badge|oData_Enable~_Duplicate_1_q  ) ) ) # ( \always2~3_combout  & ( !\always1~56_combout  & ( !\u_input_badge|oData_Enable~_Duplicate_1_q  ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( !\u_input_badge|oData_Enable~_Duplicate_1_q  
// ) ) )

	.dataa(!cnt_hs[7]),
	.datab(!cnt_hs[8]),
	.datac(!\u_input_badge|oData_Enable~_Duplicate_1_q ),
	.datad(!\always0~44_combout ),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B[0]~1 .extended_lut = "off";
defparam \VGA_B[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0B0;
defparam \VGA_B[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y81_N44
dffeas \VGA_B[0]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N18
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a297  ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0] & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289~portadataout  ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a297  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a297 ),
	.datad(gnd),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N24
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273~portadataout ))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a257~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a273~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a281~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 .lut_mask = 64'h474700334747CCFF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N15
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout )) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout )) ) ) )

	.dataa(gnd),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12 .lut_mask = 64'h0000000C0000F0FC;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "FFFF800000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000007FFFFFC0000000000003FFFFFF8000000007FFFFFE00000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00000000001FFFFFF00000000000003FFFFFF8000000001FFFFFF80000000001FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF00000000007FFFFFC00000000000003FFFFFF00000000007FFFFFE0000000001FFFE000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000001FFFF8000000001FFFFFF000000000000003FFFFFF00000000001FFFFFF8000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC000000007FFFFFC000000000000003FFFFFE000000000007FFFFFE000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC00000001FFFFFF0000000000000003FFFFFE000000000001FFFFFF800000007FFFFC0000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "0000000000000000000000000000000000000000001FFFFFE00000007FFFFFC000000000000000FFFFFFC0000000000007FFFFFE0000000FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000001FFFFFF0000000000000003FFFFFF80000000000001FFFFFF0000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000003FFFFFC000000000000000FFFFFFF000000000000007FFFFF8000001FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000001FFFFFF8000007FFFFF0000000000000003FFFFFFC000000000000001FFFFFC000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC00000FFFFFC000000000000000FFFFFFF00000000000000007FFFFE000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFC00000FFFFF0000000000000001FFFFFFC00000000000000001FFFFF000007FFCFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F07FFE00001FFFFC0000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF0000000000000000000000000000000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF80000000000000000000000000000000000003FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFE000000000000000000000000000000000000FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFEFFFFF800000000000000000000000000000000003FFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "0000000000000000000007FFC7FFFFE0000000000000000000000000000000000FFFFFC7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF83FFFFF8000000000000000000000000000000003FFFFF83FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF00FFFFFE00000000000000000000000000000000FFFFFE01FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "80000000000000000000000000000003FFFFFC00FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC001FFFFFE000000000000000000000000000000FFFFFF0007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038003FFFFFF800000000000000000000000000003FFFFFF8003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010003FFFFFFF0000000000000000000000000001FF";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N36
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1~portadataout  & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]))) 
// # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97~portadataout 
// )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1~portadataout  & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 .lut_mask = 64'h20252A2F70757A7F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "FE3FFFFFFFFFFFFFFFFFFFFFFFFFF8FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE07FFFFFFFFFFFFFFFFFFFFFFFFC0FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFFFFFFFFFFFFFFFFE007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFFFFFFFFFFFFFFFFFFFFFFE001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F000FFF0FFFFFFFFFFFFFFFE0FFE001FE0000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000FFE007FFFFFFFFFFFFC00FFE000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFE007FFFFFFFFFFFFC00FFE000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "000000000000000000000000000000000000000000FFE0000000000000000007FFFFFC000001FFFFFFC00000007FFFFFC000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000001FFFFFF0000003FFFFFF000000001FFFFFF000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000007FFFFFC0000007FFFFFC0000000007FFFFFC00000000000000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000007FF00000000000000001FFFFFF0000000FFFFFF80000000001FFFFFF00000000000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000000007FFFFFC0060001FFFFFF80000000E007FFFFFC0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000000000001FFFFFF001E0001FFFFFF80000000F801FFFFFF0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000007FFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "FFC007E0001FFFFFF80000000FE007FFFFFC000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000000001FFFFFF001FE0003FFFFFF80000000FF801FFFFFF000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000007FFFFFC007FE0003FFFFFF80000000FFE007FFFFFC00000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000000001FFFFFF001FFE0003FFF3FF80000000FFF801F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "FFFFF0000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000000007FFFFFC007FFE0003FFC3FF82000000FFFE007FFFFFC000000000000FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000000000000FFFFFF001FFFE0003FF83FF83800000FFFF801FFFFFE000000000001FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF000000000001FFFFFC007FFFE0003FF83FF83E000007FFFE007FFFFF000000000001FFFFF800000000";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000001FFFFFFC0000000000000000000001FFFF80000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000000000000001FFFFE0000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFE0000000000000000000001FFFFF800000000000000000000000000FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000FFFFFE00000000000000000000000001FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC3FFF80000000000000000000007FFFFF80000000000000000000000003FFF83FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F01FFFC0000000000000000000007FFFFFE0000000000000000000000007FFF01FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFE0000000000000000000003FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "0000000000FFFE00780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF0000000000000000000000FFFFFFE00000000000000000000001FFFC00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF80000000000000000000007FFFFFF80000000000000000000003FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC0000000000000000000001FFFFFFE0000000000000000000007FFF8000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000000000000000007FFFFFF000000000000000000000FFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000000000000000001FFFFFF800000000000000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC0000000000000000000000FFFFFF800000000000000000007FFFFC00000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N48
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17~portadataout ) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 .lut_mask = 64'h00F053530FFF5353;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000003FFFFF001FFFFC0003FF83FF83F000007FFFF801FFFFF800000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000007FFFFC007FFFFC0001FF83FF83F800007FFFFE007FFFFC00000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC00000000007FFFF001FFFFF80001FF83FF83FC00003FFFFF801FFFFC00000000003FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC0000000000FFFFC007FFFFF00001FF83FF83FE00001FFFFFE007FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0000000000FFFF001FFFFFE00000FF83FF83FF00000FFFFFF801FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000000000FFFC007FFFFFC000007F83FF83FF000007FFFFFE007FFE0000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "000000001FE1FFE0000000000FFF001FFFFFF0000003F83FF83FF000001FFFFFF801FFE0000000000FFF07F0000000000000000000000000000000000000000000000000000000000000000000000000000000000E01FFF0000000000FFC007FFFFFC0000001F83FF83FF8000007FFFFFE007FE0000000001FFF0060000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FF001FFFFFF00000000F83FF83FF8000001FFFFFF801FE0000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FC007FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "FFFC00000000383FF83FF80000007FFFFFE007E0000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000F001FFFFFF000000000083FF83FF80000001FFFFFF801E0000000003FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000C007FFFFFC000000000003FF8FFF800000007FFFFFE0060000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000001FFFFFF0000000000003FFBFFF800000001FF";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "000000000000000000000000000000000000FF8007FE003FF800FFC001FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0007FE001FF800FFC001E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "0000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC001FF0007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000FFFFFE00000000000000000000007FFFFF80000000000000000000FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF00000000000000000000003FFFFF80000000000000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF80000000000000000000000FFFFF00000000000000000003FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "000000000000000003FFFFFFC00000000000000000000007FFFF00000000000000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF00000000000000000000000FFFE0000000000000000001FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFCFFFF8000000000000000000000000000000000000000000003FFFF7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFC000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "000000000000000000000000000000000000007FFFE3FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF03FFFF00000000000000000000000000000000000000000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC01FFFF80000000000000000000000000000000000000000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800FFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "000007FFFE003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FFFF000000000000000000000000000000000000000001FFFFC000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF800000000000000000000000000000000000000003FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9~portadataout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9~portadataout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105~portadataout  & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105~portadataout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3]))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "000000000003FFFFFF0000000000000000007FFFF00000FFFC1FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C03FFF00001FFFF00000000000000007FFFFFC0000000000000000001FFFF00001FFF807C000000000000000000000000000000000000000000000000000000000000000000000000000000000000002001FFF80001FFFC0000000000000000FFFFFF000000000000000000007FFF00001FFF0008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF80001FFF00000000000000000FFFFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "000001FFF80003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0003FFC00000000000000001FFFFF00000000000000000000007FF80007FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0003FF000000000000000001FFFFC00000000000000000000001FF8000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003FC000000000000000003FFFF0000000000000000000000007F8001FFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003F0000000000000000003FFFC0000000000000000000000001F8001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8003C0000000000000000003FFF0000000000000000000000000078003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFC00300000000000000000003FFC0000000000000000000000000018007FFFF00000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFE00000000000000000000003FFE000000000000000000000000000000FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF00000000000000000000003FFF800000000000000000000000000001FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000003FFFE00000000000000000000000000003FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "FFFFF8001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFC000000000000000000000000007FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF80000000000000000000000003FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000001FFFFFFFFFC00000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFBFFFFFFE0000000000000000000000FFFFFFFDFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFC000000000000000000007FFFFFFF1FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFC0000000000000000003FFFFFFFC0FFF0000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "0000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFC00000000000000003FFFFFFFE007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFC000000000000007FFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8007FFFFFFFFFF000000000001FFFFFFFFFFC003FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "000000000000000000000000001F0007FFFFFFFFFFFE00000000FFFFFFFFFFFFC001F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "000000000FFF0000000000000000003FFFF801E00000003FF8FFF8000F003FFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF0000000000000000003FFFE007E00000003FFBFFF8000FC00FFFF8000000000000000001FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000007FFF801FE00000003FFFFFF8000FF003FFFC000000000000000001FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF0000000000000000007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "FE007FE00000003FFFFFF8000FFC00FFFC000000000000000001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007FF801FFE00000003FFFFFF0000FFF003FFC000000000000000001FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000000000000000007FE007FFE00000003FFFFFF0000FFFC00FFC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007F801FFFE00000003FFFFFE0000FFFF003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "FC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007E007FFFE00000003FFFFFE0000FFFFC00FC000000000000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000007801FFFFC0000000FFFFFFC00007FFFF003C000000000000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000006007FFFFC0000003FFFFFF800007FFFFC00C000000000000000007FFFFF0000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000001FFFFF8000000FFFFFFE000003FFFFF000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE00000000000000000007FFFFF0000003FFFFFFC000001FFFFFC0000000000000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FE1FFE0000000000000000001FFFFFE000000FFFFFFF0000000FFFFFF0000000000000000000FFF07E000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N18
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89~portadataout ) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89~portadataout ) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N12
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ))))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout )) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 .lut_mask = 64'h440C770C443F773F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "0000000000000000000000000000000000000001FFF00001FFF00000FFE0FFE000000000001FF83FF83F00000000000001FFFFFFFFFFF80000001FFF000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00001FFF00000FFE0FFE000000000000FF83FF83F80000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00000FFF80000FFE0FFE000000000000FF83FF83FC0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "000000007FF00000FFF80000FFE0FFE0000000000007F83FF83FE0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000007FFC0000FFE0FFE0000000000003F83FF83FE0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0000000000001F83FF83FF0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "000000000000783FF83FF0000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000001FFF0000FFE0FFE0000000000000183FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000001FFF0000FFE0FFE0000000000000003FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFF8000FFE0FFE0000000000800003FF83FF80000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000000FFF8000FFE0FFE0000000003800003FF83FF8180000000001FFFFFFFFFFF80000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE0000007FFC000FFE0FFE000000000F800003FF8FFF81E00000000000000000000000000000FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE000000003F800003FFBFFF81F80000000000000000000000000000FFFFFC00000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000003FFE0FFE0FFE003FFFFE00007FFFFFC0000000FFFFF8001FFFFFFFFFFF80000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000003FFE0FFE0FFE003FFFF80180FFFFFF800001003FFFF80000000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE003FFFE00780FFFFFF800001C00FFFFC0000000000000000000001FFE00000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE007FFF801F81FFFFFF800001F003FFFC0000000000000000000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000000FFF8FFE0FFE007FFE007F81FFFFFF800001FC00FFFC0000000000000000000001FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000FFF8FFE0FFE007FF801FF83FFFFFF800001FF003FFC0000000000000000000001FFE0000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "000000000000000000000000000000000000000FFFF0000000007FF8FFE0FFE007FE007FF83FFFFFF800001FFC00FFC001FFFFFFFFFFF80000001FFFE000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF0000000003FF0FFE0FFE007F801FFF83FFF3FF800001FFF003FC001FFFFFFFFFFF80000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF0000000003FC0FFE0FFE007E007FFF03FFC3FF800001FFFC00FC001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "000001FFFFF8000000001F00FFE0FFE007801FFFF03FF83FF800001FFFF003C001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000001C00FFE0FFE006007FFFF03FF83FF800001FFFFC00C001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000800FFE0FFE00001FFFFF03FF83FF820000FFFFF000001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "0007FFFFE01FF83FF838000FFFFFC00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0001FFFFFC01FF83FF83E0007FFFFF00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0007FFFFF801FF83FF83F0003FFFFFC0001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE001FFFFFF000FF83FF83F8001FFFFFF00";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "01FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000FFE0FFE007FFFFFE0007F83FF83FC000FFFFFFC001FFFFFFFFFFF80000007FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000001FFFFFF80007F83FF83FE0003FFFFFF0000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC000000000000000000007FFFFFE00003F83FF83FF0000FFFFFFC000000000000000000007FF800000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000001FFFFFF800000F83FF83FF00003FFFFFF000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000003FFFFFE000000783FF83FF00000FFFFFF800000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000000000000000007FFFFF8000000183FF83FF800003FFFFFE0000000000000000000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "00000000000000000000000000000000000000001FFE0000000000000000000FFFFFE0000000003FF83FF800000FFFFFE0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000001FFFFF80000000003FF83FF8000003FFFFF0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000003FFFFE00600000003FF83FF8000C00FFFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE00000000FF800003FFFFFF81FE0000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE00000003FF800003FFFFFF81FF8000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE0000000FFF800003FFFFFF01FFE000000000000000000000000000FFFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE0000003FFF000003FFFFFF01FFF80000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE000000FFFF000003FFFFFE01FFFE0000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000007FFC00FFE0FFE000003FFFF000003FFFFFE01FFFF8000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "000003FFFFE00000003FFE00FFE0FFE00000FFFFF00000FFFFFFC01FFFFE000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000003FFE00FFE0FFE00003FFFFE00003FFFFFF800FFFFF800001FFFFFFFFFFF80000000FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000001FFF00FFE0FFE0000FFFFFC0000FFFFFFF0007FFFFE00001FFFFFFFFFFF80000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000001FFF00FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "003FFFFFC0003FFFFFFC0007FFFFF80001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE0007FFFFF8000FFFFFFF00001FFFFFC0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE000FFFFFE0001FFFFFFC00000FFFFFE0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000007FFC0FFE0FFE001FFFFF80003FFFFFF0000003FFFFF00";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137~portadataout )) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137~portadataout )) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 .lut_mask = 64'h05AF111105AFBBBB;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "FFF8000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000001FFEFFFFFFFFF07FFFFFFF83FF83FC1FFFFFFFFFFFFFE000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000FFFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFF800000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF800000000007FFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFFE00000000000001FFC0000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000003FFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFF80000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000001FFFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFFE0000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000FFFFFFFFFFFFF07FFFFFFF83FF83FF87FFFFFFFFFFFFFFF8000000000000FFE000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "000000000000000000000000000000000000000F01FFE0000000003FFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFE000000000000FFF01E000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE000000001FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFF800000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000000007FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFFE000000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "0000001FFFFFC00000001FFFFFFFFFFFFFFF07FFFFFFF83FF87FF83FFFFFFFFFFFFFFFFF800000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000000FFFFFFFFFFFFFFFF07FFFFFFF83FF9FFF83FFFFFFFFFFFFFFFFFE00000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000003FFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFF80000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0007FFFFFFFFFFFFFFFFFFFF07FFFC1FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "000007FFFC1FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFFBFF83FFFFFFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "FFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFE3FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000003800000FFE0FFE000000000003FF83FF800000000000000000000000000000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000007800000FFE0FFE000000000003FF83FF800000000000000000000000000000000001FFFFF000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFF000001FC00000FFE0FFE000000000003FF83FF820000000000000000000000000000000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000007FE00000FFE0FFE000000000001FF83FF838000000000000000000000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFE00000FFE0FFE000000000001FF83FF83E000000000000000000000000000000001FFFF000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000001FF9FFE000000000FFE00000000000000000003FF80000000000000000000000000000000FFFBFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE000000001FFE00000000000000000003FF80000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC000000001FFF00000000000000000003FF800000000000000000000000000000007FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC000000001FFF00000000007FFFFFFF83FF83FFFFFFFFFFFE0000000000000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF81FFFFFFFFFFFF8000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF807FFFFFFFFFFFE000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "000000003FFFFF0000000003F3F00000000007FFFFFFF83FF801FFFFFFFFFFFF800000000000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF0000000003F3F00000000007FFFFFFF83FF8007FFFFFFFFFFFE00000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000003F3F00000000007FFFFFFF83FF8001FFFFFFFFFFFF80000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000003F3F00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "FFFF07FFFFFFF83FF8300FFFFFFFFFFFFE0000000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE0000000003F3F0003FFFFF07FFFFFFF83FF83C07FFFFFFFFFFFF80000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF00FFFFFFF07FFFFFFF83FF83F03FFFFFFFFFFFFE0000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF0FFFFFFFF07FFFFFFF83FF83F81FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "FFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFFE0000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000003FFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFF8000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000FFFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFFE000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF000003FFFFFFFFFFFFFFFFFF07FFFFFFE03FFFFFE07FFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "FFFFFFFFFFF800000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFFFFFFFFFFFFFFFFFF07FFFFFF803FFFFFE0FFFFFFFFFFFFFFFFFFFFFE00000001FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00003FFFFFFFFFFFFFFFFFFF07FFFFFE007FFFFFC0FFFFFFFFFFFFFFFFFFFFFF80000001FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00007FFFFFFFFFFFFFFFFFFF07FFFFFC01FFFFFF81FFFFFFFFFFFFFFFFFFFFFFE0000001FFE000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000FFE0001FFFFFFFFFFFFFFFFFFFF07FFFFF007FFFFFF01FFFFFFFFFFFFFFFFFFFFFFF8000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0007FFFFFFFFFFFFFFFFFFFF07FFFFE01FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFE000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000FFFFFFFFFFFFFFFFFFFFF07FFFFC07FFFFFF807FFFFFFFFFFFFFFFFFFFFFFFF800000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000001FFE001FFFFFFFFFFFFFFFFFFFFF07FFFF81FFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFC00000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF03FFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF07FFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185~portadataout ) 
// ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185~portadataout ) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177~portadataout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177~portadataout )) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "0000000000000007FFF0000000000000001FFFFF81FFFFFFFFFFFF03FFFFF0000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000000000000007FFFFC0FFFFFFFFFFFE07FFFFC0000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC00000000000000003FFFFE07FFFFFFFFFFC0FFFFF800000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000003F800000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "0001FFFFF000003FF800001FFFFF000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF8000007FC000000000FFFFF800003FF800003FFFFE000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003803FFF000000FFE0000000007FFFFC00003FF800007FFFFC000000000000000001FFF8038000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F03FFE000001FFF0000000007FFFFE00003FF80000FFFFFC0000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "00000000000000FFFC0FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC7FFE000001FFF0000000003FFFFF00003FF80001FFFFF80000000000000000007FFC7FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000001FFF0000000003FFFFFFFF83FF83FFFFFFFF80000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000003FFFFFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE00000000000000000000FFFFFF0000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "07FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000001FFFE0038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E01FFFE000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF00FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F83FFFC000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF83FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF8000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000003FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000001FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFE0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000000FFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000007FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF80000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000000FFFFFC0000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFC00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF800000000000003FFFFFF07FFFFFFFFFFFFC1FFFFFF800000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8000000000000007FFFFF03FFFFFFFFFFFF81FFFFFC000000000000003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "0000000000000000000000000000000000000000000FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF80000003FBF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "000000000000FFFF80000001FFF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF00000001FFF00000000007FFFFFFF83FF83FFFFFFFE000000000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000001FFE00000000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000FFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000007FC00000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000003F000000000007FFFFFFF83FF83FFFFFFFC00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000800FFF0000000003F000000000000000000003FF80000000000000000000000000000001FFF0020000000000000000000000000000000000000000000000000000000000000000000000000000000001F81FFF0000000007FC00000000000000000003FF80000000000000000000000000000001FFF03F000000000";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "000000FFFFC1FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFCFFFF800000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000003FFFE7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000001FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFE000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000FFFFFFFC00000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000FFFFFE00000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000FFFFFC0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000001FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "0000000000000000001FFFE00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000007FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF800000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000003FFFC0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFF0000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N0
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201~portadataout )) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209~portadataout  & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201~portadataout )) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 .lut_mask = 64'h05F5303005F53F3F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFCFFFFF800000000000000000000000000000000003FFFFE7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF000000000000000000000000000000000001FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFC0000000000000000000000000000000000007FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC00000000000000000000000000000000000000007FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020003FFFF000000000000000000000000000000000000000001FFFFC000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007800FFFFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "07FFFFFF007FFFFFFFFFFC01FFFFFFC000000FFFFE001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC01FFFF80000007FFFFFF00FFFFFFFFFFFE01FFFFFFC0000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE03FFFF00000007FFFFFF01FFFFFFFFFFFF01FFFFFFC0000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF87FFFE00000007FFFFFF03FFFFFFFFFFFF81FFFFFFC0";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "0000000000000000000000000000000000000000000000000000000001FFE03FFFFFFFE000000000000000000FFFFFFFF80FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFE00000000000000000000FFFFFFFE0FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF3FFFFFFF0000000000000000000001FFFFFFF9FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "000000000000000000000000007FFFFFFFFF800000000000000000000001FFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC0000000000000000000000007FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFE00000000000000000000000000FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "FF0000000000000000000000000001FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030003FFFFFFC00000000000000000000000000007FFFFFF8001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078001FFFFFF000000000000000000000000000001FFFFFF0003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC003FFFFF80000000000000000000000000000003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "FFFFF8007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE00FFFFFE00000000000000000000000000000000FFFFFE00FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF01FFFFF8000000000000000000000000000000003FFFFF01FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFFE0000000000000000000000000000000000FFFFFC3FFC000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "000000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C001FF000780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FE001FF800FFC001C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FE003FF800FFC001FC000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE007FFFFFFFFFFFFC007FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFE007FFFFFFFFFFFFC00FFE000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000007F000FFE03FFFFFFFFFFFFFFC0FFE001FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFF7FFFFFFFFFFFFFFFFDFFE001FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF800FFFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "F8007FFFFFFFFFFFFFFFFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFFFFFFFFFFFFFFFFFF80FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE1FFFFFFFFFFFFFFFFFFFFFFFFFF0FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0007FFFFFFFFFFFFC0000007FFFFFFFFFFFFE001F000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FFFFFFFFFFC00000000003FFFFFFFFFFC001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FFFFFFFFF00000000000001FFFFFFFFFC003FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFE0000000000000000FFFFFFFFE007FF0000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233~portadataout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233~portadataout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 .lut_mask = 64'h202A252F707A757F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout  & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout  & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout )) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 .lut_mask = 64'h530053F0530F53FF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N30
cyclonev_lcell_comb \u_input_badge|oData[17] (
// Equation(s):
// \u_input_badge|oData [17] = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4])))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout  & ( 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4] & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~12_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|oData [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|oData[17] .extended_lut = "off";
defparam \u_input_badge|oData[17] .lut_mask = 64'h0F8F0F8F4FCF4FCF;
defparam \u_input_badge|oData[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N45
cyclonev_lcell_comb \VGA_B~2 (
// Equation(s):
// \VGA_B~2_combout  = ( \always2~3_combout  & ( \u_input_badge|oData [17] ) ) # ( !\always2~3_combout  & ( \u_input_badge|oData [17] ) ) # ( \always2~3_combout  & ( !\u_input_badge|oData [17] & ( (!cnt_hs[8] & (\always1~56_combout  & (\always0~44_combout  & 
// cnt_hs[7]))) ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always1~56_combout ),
	.datac(!\always0~44_combout ),
	.datad(!cnt_hs[7]),
	.datae(!\always2~3_combout ),
	.dataf(!\u_input_badge|oData [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~2 .extended_lut = "off";
defparam \VGA_B~2 .lut_mask = 64'h00000002FFFFFFFF;
defparam \VGA_B~2 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X28_Y81_N27
dffeas \VGA_B[1]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF0000000000000000000000000000000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF80000000000000000000000000000000000003FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFE000000000000000000000000000000000000FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFEFFFFF800000000000000000000000000000000003FFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "0000000000000000000007FFC7FFFFE0000000000000000000000000000000000FFFFFC7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF83FFFFF8000000000000000000000000000000003FFFFF83FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF00FFFFFE00000000000000000000000000000000FFFFFE01FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "80000000000000000000000000000003FFFFFC00FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC001FFFFFE000000000000000000000000000000FFFFFF0007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038003FFFFFF800000000000000000000000000003FFFFFF8003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010003FFFFFFF0000000000000000000000000001FF";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "FFFF800000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000007FFFFFC0000000000003FFFFFF8000000007FFFFFE00000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00000000001FFFFFF00000000000003FFFFFF8000000001FFFFFF80000000001FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF00000000007FFFFFC00000000000003FFFFFF00000000007FFFFFE0000000001FFFE000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000001FFFF8000000001FFFFFF000000000000003FFFFFF00000000001FFFFFF8000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC000000007FFFFFC000000000000003FFFFFE000000000007FFFFFE000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC00000001FFFFFF0000000000000003FFFFFE000000000001FFFFFF800000007FFFFC0000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "0000000000000000000000000000000000000000001FFFFFE00000007FFFFFC000000000000000FFFFFFC0000000000007FFFFFE0000000FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000001FFFFFF0000000000000003FFFFFF80000000000001FFFFFF0000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000003FFFFFC000000000000000FFFFFFF000000000000007FFFFF8000001FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000001FFFFFF8000007FFFFF0000000000000003FFFFFFC000000000000001FFFFFC000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC00000FFFFFC000000000000000FFFFFFF00000000000000007FFFFE000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFC00000FFFFF0000000000000001FFFFFFC00000000000000001FFFFF000007FFCFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F07FFE00001FFFFC0000";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N24
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98~portadataout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66~portadataout ) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98~portadataout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66~portadataout ) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0 .lut_mask = 64'h111105AFBBBB05AF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "000000000003FFFFFF0000000000000000007FFFF00000FFFC1FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C03FFF00001FFFF00000000000000007FFFFFC0000000000000000001FFFF00001FFF807C000000000000000000000000000000000000000000000000000000000000000000000000000000000000002001FFF80001FFFC0000000000000000FFFFFF000000000000000000007FFF00001FFF0008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF80001FFF00000000000000000FFFFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "000001FFF80003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0003FFC00000000000000001FFFFF00000000000000000000007FF80007FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0003FF000000000000000001FFFFC00000000000000000000001FF8000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003FC000000000000000003FFFF0000000000000000000000007F8001FFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003F0000000000000000003FFFC0000000000000000000000001F8001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8003C0000000000000000003FFF0000000000000000000000000078003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFC00300000000000000000003FFC0000000000000000000000000018007FFFF00000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFE00000000000000000000003FFE000000000000000000000000000000FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF00000000000000000000003FFF800000000000000000000000000001FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000003FFFE00000000000000000000000000003FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "000000000FFF0000000000000000003FFFF801E00000003FF8FFF8000F003FFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF0000000000000000003FFFE007E00000003FFBFFF8000FC00FFFF8000000000000000001FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000007FFF801FE00000003FFFFFF8000FF003FFFC000000000000000001FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF0000000000000000007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "FE007FE00000003FFFFFF8000FFC00FFFC000000000000000001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007FF801FFE00000003FFFFFF0000FFF003FFC000000000000000001FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000000000000000007FE007FFE00000003FFFFFF0000FFFC00FFC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007F801FFFE00000003FFFFFE0000FFFF003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "FC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007E007FFFE00000003FFFFFE0000FFFFC00FC000000000000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000007801FFFFC0000000FFFFFFC00007FFFF003C000000000000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000006007FFFFC0000003FFFFFF800007FFFFC00C000000000000000007FFFFF0000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000001FFFFF8000000FFFFFFE000003FFFFF000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE00000000000000000007FFFFF0000003FFFFFFC000001FFFFFC0000000000000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FE1FFE0000000000000000001FFFFFE000000FFFFFFF0000000FFFFFF0000000000000000000FFF07E000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "FFFFF8001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFC000000000000000000000000007FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF80000000000000000000000003FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000001FFFFFFFFFC00000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFBFFFFFFE0000000000000000000000FFFFFFFDFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFC000000000000000000007FFFFFFF1FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFC0000000000000000003FFFFFFFC0FFF0000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "0000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFC00000000000000003FFFFFFFE007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFC000000000000007FFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8007FFFFFFFFFF000000000001FFFFFFFFFFC003FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "000000000000000000000000001F0007FFFFFFFFFFFE00000000FFFFFFFFFFFFC001F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N6
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3 .lut_mask = 64'h272700552727AAFF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "000000000000000000000000000000000000000000FFE0000000000000000007FFFFFC000001FFFFFFC00000007FFFFFC000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000001FFFFFF0000003FFFFFF000000001FFFFFF000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000007FFFFFC0000007FFFFFC0000000007FFFFFC00000000000000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000007FF00000000000000001FFFFFF0000000FFFFFF80000000001FFFFFF00000000000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000000007FFFFFC0060001FFFFFF80000000E007FFFFFC0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000000000001FFFFFF001E0001FFFFFF80000000F801FFFFFF0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000007FFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "FFC007E0001FFFFFF80000000FE007FFFFFC000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000000001FFFFFF001FE0003FFFFFF80000000FF801FFFFFF000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000007FFFFFC007FE0003FFFFFF80000000FFE007FFFFFC00000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000000001FFFFFF001FFE0003FFF3FF80000000FFF801F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "FFFFF0000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000000007FFFFFC007FFE0003FFC3FF82000000FFFE007FFFFFC000000000000FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000000000000FFFFFF001FFFE0003FF83FF83800000FFFF801FFFFFE000000000001FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF000000000001FFFFFC007FFFE0003FF83FF83E000007FFFE007FFFFF000000000001FFFFF800000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "FE3FFFFFFFFFFFFFFFFFFFFFFFFFF8FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE07FFFFFFFFFFFFFFFFFFFFFFFFC0FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFFFFFFFFFFFFFFFFE007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFFFFFFFFFFFFFFFFFFFFFFE001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F000FFF0FFFFFFFFFFFFFFFE0FFE001FE0000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000FFE007FFFFFFFFFFFFC00FFE000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFE007FFFFFFFFFFFFC00FFE000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000001FFFFFFC0000000000000000000001FFFF80000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000000000000001FFFFE0000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFE0000000000000000000001FFFFF800000000000000000000000000FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000FFFFFE00000000000000000000000001FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC3FFF80000000000000000000007FFFFF80000000000000000000000003FFF83FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F01FFFC0000000000000000000007FFFFFE0000000000000000000000007FFF01FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFE0000000000000000000003FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "0000000000FFFE00780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF0000000000000000000000FFFFFFE00000000000000000000001FFFC00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF80000000000000000000007FFFFFF80000000000000000000003FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC0000000000000000000001FFFFFFE0000000000000000000007FFF8000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000000000000000007FFFFFF000000000000000000000FFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000000000000000001FFFFFF800000000000000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC0000000000000000000000FFFFFF800000000000000000007FFFFC00000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N0
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114~portadataout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50~portadataout ) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114~portadataout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50~portadataout ) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2 .lut_mask = 64'h030311DDCFCF11DD;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000003FFFFF001FFFFC0003FF83FF83F000007FFFF801FFFFF800000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000007FFFFC007FFFFC0001FF83FF83F800007FFFFE007FFFFC00000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC00000000007FFFF001FFFFF80001FF83FF83FC00003FFFFF801FFFFC00000000003FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC0000000000FFFFC007FFFFF00001FF83FF83FE00001FFFFFE007FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0000000000FFFF001FFFFFE00000FF83FF83FF00000FFFFFF801FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000000000FFFC007FFFFFC000007F83FF83FF000007FFFFFE007FFE0000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "000000001FE1FFE0000000000FFF001FFFFFF0000003F83FF83FF000001FFFFFF801FFE0000000000FFF07F0000000000000000000000000000000000000000000000000000000000000000000000000000000000E01FFF0000000000FFC007FFFFFC0000001F83FF83FF8000007FFFFFE007FE0000000001FFF0060000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FF001FFFFFF00000000F83FF83FF8000001FFFFFF801FE0000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FC007FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "FFFC00000000383FF83FF80000007FFFFFE007E0000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000F001FFFFFF000000000083FF83FF80000001FFFFFF801E0000000003FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000C007FFFFFC000000000003FF8FFF800000007FFFFFE0060000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000001FFFFFF0000000000003FFBFFF800000001FF";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "000000000000000000000000000000000000FF8007FE003FF800FFC001FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0007FE001FF800FFC001E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "0000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC001FF0007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000FFFFFE00000000000000000000007FFFFF80000000000000000000FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF00000000000000000000003FFFFF80000000000000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF80000000000000000000000FFFFF00000000000000000003FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "000000000000000003FFFFFFC00000000000000000000007FFFF00000000000000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF00000000000000000000000FFFE0000000000000000001FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFCFFFF8000000000000000000000000000000000000000000003FFFF7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFC000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "000000000000000000000000000000000000007FFFE3FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF03FFFF00000000000000000000000000000000000000000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC01FFFF80000000000000000000000000000000000000000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800FFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "000007FFFE003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FFFF000000000000000000000000000000000000000001FFFFC000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF800000000000000000000000000000000000000003FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N30
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) 
// # ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2]) # ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N12
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout ))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout ))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout  & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout  & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout  & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout  & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4 .lut_mask = 64'h50035F0350F35FF3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,\u_input_badge|count_col [4],
\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 12;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 4095;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 12;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N36
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298~portadataout  ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290~portadataout  ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0] & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datad(gnd),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N42
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258~portadataout ) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258~portadataout ) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a274~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a258~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a282~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a266~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10 .lut_mask = 64'h0C0C44773F3F4477;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~12 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~12_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11_combout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10_combout  & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11_combout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~12 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~12 .lut_mask = 64'h000011000000DDCC;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "FFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFFE0000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000003FFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFF8000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000FFFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFFE000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF000003FFFFFFFFFFFFFFFFFF07FFFFFFE03FFFFFE07FFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "FFFFFFFFFFF800000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFFFFFFFFFFFFFFFFFF07FFFFFF803FFFFFE0FFFFFFFFFFFFFFFFFFFFFE00000001FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00003FFFFFFFFFFFFFFFFFFF07FFFFFE007FFFFFC0FFFFFFFFFFFFFFFFFFFFFF80000001FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00007FFFFFFFFFFFFFFFFFFF07FFFFFC01FFFFFF81FFFFFFFFFFFFFFFFFFFFFFE0000001FFE000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000FFE0001FFFFFFFFFFFFFFFFFFFF07FFFFF007FFFFFF01FFFFFFFFFFFFFFFFFFFFFFF8000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0007FFFFFFFFFFFFFFFFFFFF07FFFFE01FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFE000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000FFFFFFFFFFFFFFFFFFFFF07FFFFC07FFFFFF807FFFFFFFFFFFFFFFFFFFFFFFF800000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000001FFE001FFFFFFFFFFFFFFFFFFFFF07FFFF81FFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFC00000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF03FFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF07FFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "FFF8000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000001FFEFFFFFFFFF07FFFFFFF83FF83FC1FFFFFFFFFFFFFE000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000FFFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFF800000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF800000000007FFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFFE00000000000001FFC0000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000003FFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFF80000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000001FFFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFFE0000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000FFFFFFFFFFFFF07FFFFFFF83FF83FF87FFFFFFFFFFFFFFF8000000000000FFE000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "000000000000000000000000000000000000000F01FFE0000000003FFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFE000000000000FFF01E000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE000000001FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFF800000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000000007FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFFE000000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "0000001FFFFFC00000001FFFFFFFFFFFFFFF07FFFFFFF83FF87FF83FFFFFFFFFFFFFFFFF800000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000000FFFFFFFFFFFFFFFF07FFFFFFF83FF9FFF83FFFFFFFFFFFFFFFFFE00000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000003FFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFF80000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0007FFFFFFFFFFFFFFFFFFFF07FFFC1FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "000007FFFC1FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFFBFF83FFFFFFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "FFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFE3FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000003800000FFE0FFE000000000003FF83FF800000000000000000000000000000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000007800000FFE0FFE000000000003FF83FF800000000000000000000000000000000001FFFFF000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFF000001FC00000FFE0FFE000000000003FF83FF820000000000000000000000000000000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000007FE00000FFE0FFE000000000001FF83FF838000000000000000000000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFE00000FFE0FFE000000000001FF83FF83E000000000000000000000000000000001FFFF000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000001FF9FFE000000000FFE00000000000000000003FF80000000000000000000000000000000FFFBFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE000000001FFE00000000000000000003FF80000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC000000001FFF00000000000000000003FF800000000000000000000000000000007FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC000000001FFF00000000007FFFFFFF83FF83FFFFFFFFFFFE0000000000000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF81FFFFFFFFFFFF8000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF807FFFFFFFFFFFE000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "000000003FFFFF0000000003F3F00000000007FFFFFFF83FF801FFFFFFFFFFFF800000000000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF0000000003F3F00000000007FFFFFFF83FF8007FFFFFFFFFFFE00000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000003F3F00000000007FFFFFFF83FF8001FFFFFFFFFFFF80000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000003F3F00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "FFFF07FFFFFFF83FF8300FFFFFFFFFFFFE0000000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE0000000003F3F0003FFFFF07FFFFFFF83FF83C07FFFFFFFFFFFF80000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF00FFFFFFF07FFFFFFF83FF83F03FFFFFFFFFFFFE0000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF0FFFFFFFF07FFFFFFF83FF83F81FFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178~portadataout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170~portadataout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]))) 
// # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178~portadataout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170~portadataout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] 
// & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6 .lut_mask = 64'h0252A2F20757A7F7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "000000FFFFC1FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFCFFFF800000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000003FFFE7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000001FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFE000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000FFFFFFFC00000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000FFFFFE00000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000FFFFFC0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000001FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "0000000000000000001FFFE00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000007FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF800000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000003FFFC0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFF0000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "07FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000001FFFE0038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E01FFFE000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF00FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F83FFFC000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF83FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF8000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000003FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000001FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFE0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000000FFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000007FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF80000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000000FFFFFC0000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFC00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF800000000000003FFFFFF07FFFFFFFFFFFFC1FFFFFF800000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8000000000000007FFFFF03FFFFFFFFFFFF81FFFFFC000000000000003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "0000000000000000000000000000000000000000000FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF80000003FBF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "000000000000FFFF80000001FFF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF00000001FFF00000000007FFFFFFF83FF83FFFFFFFE000000000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000001FFE00000000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000FFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000007FC00000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000003F000000000007FFFFFFF83FF83FFFFFFFC00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000800FFF0000000003F000000000000000000003FF80000000000000000000000000000001FFF0020000000000000000000000000000000000000000000000000000000000000000000000000000000001F81FFF0000000007FC00000000000000000003FF80000000000000000000000000000001FFF03F000000000";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "0000000000000007FFF0000000000000001FFFFF81FFFFFFFFFFFF03FFFFF0000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000000000000007FFFFC0FFFFFFFFFFFE07FFFFC0000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC00000000000000003FFFFE07FFFFFFFFFFC0FFFFF800000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000003F800000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "0001FFFFF000003FF800001FFFFF000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF8000007FC000000000FFFFF800003FF800003FFFFE000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003803FFF000000FFE0000000007FFFFC00003FF800007FFFFC000000000000000001FFF8038000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F03FFE000001FFF0000000007FFFFE00003FF80000FFFFFC0000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "00000000000000FFFC0FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC7FFE000001FFF0000000003FFFFF00003FF80001FFFFF80000000000000000007FFC7FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000001FFF0000000003FFFFFFFF83FF83FFFFFFFF80000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000003FFFFFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE00000000000000000000FFFFFF0000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N6
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218~portadataout )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000003FFE0FFE0FFE003FFFFE00007FFFFFC0000000FFFFF8001FFFFFFFFFFF80000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000003FFE0FFE0FFE003FFFF80180FFFFFF800001003FFFF80000000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE003FFFE00780FFFFFF800001C00FFFFC0000000000000000000001FFE00000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE007FFF801F81FFFFFF800001F003FFFC0000000000000000000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000000FFF8FFE0FFE007FFE007F81FFFFFF800001FC00FFFC0000000000000000000001FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000FFF8FFE0FFE007FF801FF83FFFFFF800001FF003FFC0000000000000000000001FFE0000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "000000000000000000000000000000000000000FFFF0000000007FF8FFE0FFE007FE007FF83FFFFFF800001FFC00FFC001FFFFFFFFFFF80000001FFFE000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF0000000003FF0FFE0FFE007F801FFF83FFF3FF800001FFF003FC001FFFFFFFFFFF80000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF0000000003FC0FFE0FFE007E007FFF03FFC3FF800001FFFC00FC001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "000001FFFFF8000000001F00FFE0FFE007801FFFF03FF83FF800001FFFF003C001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000001C00FFE0FFE006007FFFF03FF83FF800001FFFFC00C001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000800FFE0FFE00001FFFFF03FF83FF820000FFFFF000001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "0007FFFFE01FF83FF838000FFFFFC00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0001FFFFFC01FF83FF83E0007FFFFF00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0007FFFFF801FF83FF83F0003FFFFFC0001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE001FFFFFF000FF83FF83F8001FFFFFF00";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "01FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000FFE0FFE007FFFFFE0007F83FF83FC000FFFFFFC001FFFFFFFFFFF80000007FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000001FFFFFF80007F83FF83FE0003FFFFFF0000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC000000000000000000007FFFFFE00003F83FF83FF0000FFFFFFC000000000000000000007FF800000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000001FFFFFF800000F83FF83FF00003FFFFFF000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000003FFFFFE000000783FF83FF00000FFFFFF800000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000000000000000007FFFFF8000000183FF83FF800003FFFFFE0000000000000000000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "00000000000000000000000000000000000000001FFE0000000000000000000FFFFFE0000000003FF83FF800000FFFFFE0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000001FFFFF80000000003FF83FF8000003FFFFF0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000003FFFFE00600000003FF83FF8000C00FFFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "0000000000000000000000000000000000000001FFF00001FFF00000FFE0FFE000000000001FF83FF83F00000000000001FFFFFFFFFFF80000001FFF000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00001FFF00000FFE0FFE000000000000FF83FF83F80000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00000FFF80000FFE0FFE000000000000FF83FF83FC0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "000000007FF00000FFF80000FFE0FFE0000000000007F83FF83FE0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000007FFC0000FFE0FFE0000000000003F83FF83FE0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0000000000001F83FF83FF0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "000000000000783FF83FF0000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000001FFF0000FFE0FFE0000000000000183FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000001FFF0000FFE0FFE0000000000000003FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFF8000FFE0FFE0000000000800003FF83FF80000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000000FFF8000FFE0FFE0000000003800003FF83FF8180000000001FFFFFFFFFFF80000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE0000007FFC000FFE0FFE000000000F800003FF8FFF81E00000000000000000000000000000FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE000000003F800003FFBFFF81F80000000000000000000000000000FFFFFC00000";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE00000000FF800003FFFFFF81FE0000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE00000003FF800003FFFFFF81FF8000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE0000000FFF800003FFFFFF01FFE000000000000000000000000000FFFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE0000003FFF000003FFFFFF01FFF80000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE000000FFFF000003FFFFFE01FFFE0000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000007FFC00FFE0FFE000003FFFF000003FFFFFE01FFFF8000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "000003FFFFE00000003FFE00FFE0FFE00000FFFFF00000FFFFFFC01FFFFE000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000003FFE00FFE0FFE00003FFFFE00003FFFFFF800FFFFF800001FFFFFFFFFFF80000000FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000001FFF00FFE0FFE0000FFFFFC0000FFFFFFF0007FFFFE00001FFFFFFFFFFF80000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000001FFF00FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "003FFFFFC0003FFFFFFC0007FFFFF80001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE0007FFFFF8000FFFFFFF00001FFFFFC0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE000FFFFFE0001FFFFFFC00000FFFFFE0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000007FFC0FFE0FFE001FFFFF80003FFFFFF0000003FFFFF00";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138~portadataout )) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138~portadataout )) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5 .lut_mask = 64'h3535000F3535F0FF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "000000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C001FF000780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FE001FF800FFC001C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FE003FF800FFC001FC000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE007FFFFFFFFFFFFC007FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFE007FFFFFFFFFFFFC00FFE000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "0000000000000000000000000000000000000000000000000000000001FFE03FFFFFFFE000000000000000000FFFFFFFF80FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFE00000000000000000000FFFFFFFE0FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF3FFFFFFF0000000000000000000001FFFFFFF9FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "000000000000000000000000007FFFFFFFFF800000000000000000000001FFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC0000000000000000000000007FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFE00000000000000000000000000FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "FF0000000000000000000000000001FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030003FFFFFFC00000000000000000000000000007FFFFFF8001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078001FFFFFF000000000000000000000000000001FFFFFF0003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC003FFFFF80000000000000000000000000000003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "FFFFF8007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE00FFFFFE00000000000000000000000000000000FFFFFE00FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF01FFFFF8000000000000000000000000000000003FFFFF01FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFFE0000000000000000000000000000000000FFFFFC3FFC000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFCFFFFF800000000000000000000000000000000003FFFFE7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF000000000000000000000000000000000001FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFC0000000000000000000000000000000000007FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC00000000000000000000000000000000000000007FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020003FFFF000000000000000000000000000000000000000001FFFFC000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007800FFFFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "07FFFFFF007FFFFFFFFFFC01FFFFFFC000000FFFFE001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC01FFFF80000007FFFFFF00FFFFFFFFFFFE01FFFFFFC0000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE03FFFF00000007FFFFFF01FFFFFFFFFFFF01FFFFFFC0000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF87FFFE00000007FFFFFF03FFFFFFFFFFFF81FFFFFFC0";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000000000000000000000000007F000FFE03FFFFFFFFFFFFFFC0FFE001FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFF7FFFFFFFFFFFFFFFFDFFE001FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF800FFFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "F8007FFFFFFFFFFFFFFFFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFFFFFFFFFFFFFFFFFF80FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE1FFFFFFFFFFFFFFFFFFFFFFFFFF0FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0007FFFFFFFFFFFFC0000007FFFFFFFFFFFFE001F000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FFFFFFFFFFC00000000003FFFFFFFFFFC001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FFFFFFFFF00000000000001FFFFFFFFFC003FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFE0000000000000000FFFFFFFFE007FF0000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234~portadataout )) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234~portadataout )) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8 .lut_mask = 64'h05AF111105AFBBBB;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N42
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout  & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout )) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9 .lut_mask = 64'h0F330F33550055FF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N33
cyclonev_lcell_comb \u_input_badge|oData[18] (
// Equation(s):
// \u_input_badge|oData [18] = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4])))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~12_combout ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout  & ( 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4] & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~12_combout ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~12_combout ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|oData [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|oData[18] .extended_lut = "off";
defparam \u_input_badge|oData[18] .lut_mask = 64'h08FF08FF4CFF4CFF;
defparam \u_input_badge|oData[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N0
cyclonev_lcell_comb \VGA_B~3 (
// Equation(s):
// \VGA_B~3_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( ((!cnt_hs[8] & (\always0~44_combout  & cnt_hs[7]))) # (\u_input_badge|oData [18]) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( \u_input_badge|oData [18] ) ) ) # ( 
// \always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [18] ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [18] ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always0~44_combout ),
	.datac(!\u_input_badge|oData [18]),
	.datad(!cnt_hs[7]),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~3 .extended_lut = "off";
defparam \VGA_B~3 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \VGA_B~3 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X20_Y81_N10
dffeas \VGA_B[2]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000001FFFFFFC0000000000000000000001FFFF80000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000000000000001FFFFE0000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFE0000000000000000000001FFFFF800000000000000000000000000FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000FFFFFE00000000000000000000000001FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC3FFF80000000000000000000007FFFFF80000000000000000000000003FFF83FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F01FFFC0000000000000000000007FFFFFE0000000000000000000000007FFF01FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFE0000000000000000000003FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "0000000000FFFE00780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF0000000000000000000000FFFFFFE00000000000000000000001FFFC00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF80000000000000000000007FFFFFF80000000000000000000003FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC0000000000000000000001FFFFFFE0000000000000000000007FFF8000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000000000000000007FFFFFF000000000000000000000FFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000000000000000001FFFFFF800000000000000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC0000000000000000000000FFFFFF800000000000000000007FFFFC00000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "000000000000000000000000000000000000000000FFE0000000000000000007FFFFFC000001FFFFFFC00000007FFFFFC000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000001FFFFFF0000003FFFFFF000000001FFFFFF000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000007FFFFFC0000007FFFFFC0000000007FFFFFC00000000000000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000007FF00000000000000001FFFFFF0000000FFFFFF80000000001FFFFFF00000000000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000000007FFFFFC0060001FFFFFF80000000E007FFFFFC0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000000000001FFFFFF001E0001FFFFFF80000000F801FFFFFF0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000007FFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "FFC007E0001FFFFFF80000000FE007FFFFFC000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000000001FFFFFF001FE0003FFFFFF80000000FF801FFFFFF000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000007FFFFFC007FE0003FFFFFF80000000FFE007FFFFFC00000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000000001FFFFFF001FFE0003FFF3FF80000000FFF801F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "FFFFF0000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000000007FFFFFC007FFE0003FFC3FF82000000FFFE007FFFFFC000000000000FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000000000000FFFFFF001FFFE0003FF83FF83800000FFFF801FFFFFE000000000001FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF000000000001FFFFFC007FFFE0003FF83FF83E000007FFFE007FFFFF000000000001FFFFF800000000";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "FE3FFFFFFFFFFFFFFFFFFFFFFFFFF8FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE07FFFFFFFFFFFFFFFFFFFFFFFFC0FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFFFFFFFFFFFFFFFFE007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFFFFFFFFFFFFFFFFFFFFFFE001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F000FFF0FFFFFFFFFFFFFFFE0FFE001FE0000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000FFE007FFFFFFFFFFFFC00FFE000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFE007FFFFFFFFFFFFC00FFE000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N0
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83~portadataout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2 .lut_mask = 64'h0207A2A75257F2F7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "000000000003FFFFFF0000000000000000007FFFF00000FFFC1FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C03FFF00001FFFF00000000000000007FFFFFC0000000000000000001FFFF00001FFF807C000000000000000000000000000000000000000000000000000000000000000000000000000000000000002001FFF80001FFFC0000000000000000FFFFFF000000000000000000007FFF00001FFF0008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF80001FFF00000000000000000FFFFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "000001FFF80003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0003FFC00000000000000001FFFFF00000000000000000000007FF80007FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0003FF000000000000000001FFFFC00000000000000000000001FF8000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003FC000000000000000003FFFF0000000000000000000000007F8001FFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003F0000000000000000003FFFC0000000000000000000000001F8001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8003C0000000000000000003FFF0000000000000000000000000078003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFC00300000000000000000003FFC0000000000000000000000000018007FFFF00000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFE00000000000000000000003FFE000000000000000000000000000000FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF00000000000000000000003FFF800000000000000000000000000001FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000003FFFE00000000000000000000000000003FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "000000000FFF0000000000000000003FFFF801E00000003FF8FFF8000F003FFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF0000000000000000003FFFE007E00000003FFBFFF8000FC00FFFF8000000000000000001FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000007FFF801FE00000003FFFFFF8000FF003FFFC000000000000000001FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF0000000000000000007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "FE007FE00000003FFFFFF8000FFC00FFFC000000000000000001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007FF801FFE00000003FFFFFF0000FFF003FFC000000000000000001FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000000000000000007FE007FFE00000003FFFFFF0000FFFC00FFC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007F801FFFE00000003FFFFFE0000FFFF003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "FC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007E007FFFE00000003FFFFFE0000FFFFC00FC000000000000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000007801FFFFC0000000FFFFFFC00007FFFF003C000000000000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000006007FFFFC0000003FFFFFF800007FFFFC00C000000000000000007FFFFF0000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000001FFFFF8000000FFFFFFE000003FFFFF000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE00000000000000000007FFFFF0000003FFFFFFC000001FFFFFC0000000000000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FE1FFE0000000000000000001FFFFFE000000FFFFFFF0000000FFFFFF0000000000000000000FFF07E000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FFFFF8001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFC000000000000000000000000007FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF80000000000000000000000003FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000001FFFFFFFFFC00000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFBFFFFFFE0000000000000000000000FFFFFFFDFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFC000000000000000000007FFFFFFF1FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFC0000000000000000003FFFFFFFC0FFF0000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "0000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFC00000000000000003FFFFFFFE007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFC000000000000007FFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8007FFFFFFFFFF000000000001FFFFFFFFFFC003FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "000000000000000000000000001F0007FFFFFFFFFFFE00000000FFFFFFFFFFFFC001F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N6
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3 .lut_mask = 64'h02A207A752F257F7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000FFFFFE00000000000000000000007FFFFF80000000000000000000FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF00000000000000000000003FFFFF80000000000000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF80000000000000000000000FFFFF00000000000000000003FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "000000000000000003FFFFFFC00000000000000000000007FFFF00000000000000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF00000000000000000000000FFFE0000000000000000001FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFCFFFF8000000000000000000000000000000000000000000003FFFF7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFC000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "000000000000000000000000000000000000007FFFE3FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF03FFFF00000000000000000000000000000000000000000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC01FFFF80000000000000000000000000000000000000000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800FFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "000007FFFE003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FFFF000000000000000000000000000000000000000001FFFFC000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF800000000000000000000000000000000000000003FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "000000000000000000000000000000000000FF8007FE003FF800FFC001FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0007FE001FF800FFC001E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "0000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC001FF0007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000003FFFFF001FFFFC0003FF83FF83F000007FFFF801FFFFF800000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000007FFFFC007FFFFC0001FF83FF83F800007FFFFE007FFFFC00000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC00000000007FFFF001FFFFF80001FF83FF83FC00003FFFFF801FFFFC00000000003FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC0000000000FFFFC007FFFFF00001FF83FF83FE00001FFFFFE007FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0000000000FFFF001FFFFFE00000FF83FF83FF00000FFFFFF801FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000000000FFFC007FFFFFC000007F83FF83FF000007FFFFFE007FFE0000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "000000001FE1FFE0000000000FFF001FFFFFF0000003F83FF83FF000001FFFFFF801FFE0000000000FFF07F0000000000000000000000000000000000000000000000000000000000000000000000000000000000E01FFF0000000000FFC007FFFFFC0000001F83FF83FF8000007FFFFFE007FE0000000001FFF0060000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FF001FFFFFF00000000F83FF83FF8000001FFFFFF801FE0000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FC007FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "FFFC00000000383FF83FF80000007FFFFFE007E0000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000F001FFFFFF000000000083FF83FF80000001FFFFFF801E0000000003FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000C007FFFFFC000000000003FF8FFF800000007FFFFFE0060000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000001FFFFFF0000000000003FFBFFF800000001FF";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N30
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43~portadataout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75~portadataout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43~portadataout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75~portadataout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]))) 
// # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43~portadataout 
// )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1 .lut_mask = 64'h02520757A2F2A7F7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF0000000000000000000000000000000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF80000000000000000000000000000000000003FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFE000000000000000000000000000000000000FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFEFFFFF800000000000000000000000000000000003FFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "0000000000000000000007FFC7FFFFE0000000000000000000000000000000000FFFFFC7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF83FFFFF8000000000000000000000000000000003FFFFF83FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF00FFFFFE00000000000000000000000000000000FFFFFE01FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "80000000000000000000000000000003FFFFFC00FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC001FFFFFE000000000000000000000000000000FFFFFF0007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038003FFFFFF800000000000000000000000000003FFFFFF8003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010003FFFFFFF0000000000000000000000000001FF";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "FFFF800000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000007FFFFFC0000000000003FFFFFF8000000007FFFFFE00000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00000000001FFFFFF00000000000003FFFFFF8000000001FFFFFF80000000001FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF00000000007FFFFFC00000000000003FFFFFF00000000007FFFFFE0000000001FFFE000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000001FFFF8000000001FFFFFF000000000000003FFFFFF00000000001FFFFFF8000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC000000007FFFFFC000000000000003FFFFFE000000000007FFFFFE000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC00000001FFFFFF0000000000000003FFFFFE000000000001FFFFFF800000007FFFFC0000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "0000000000000000000000000000000000000000001FFFFFE00000007FFFFFC000000000000000FFFFFFC0000000000007FFFFFE0000000FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000001FFFFFF0000000000000003FFFFFF80000000000001FFFFFF0000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000003FFFFFC000000000000000FFFFFFF000000000000007FFFFF8000001FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000001FFFFFF8000007FFFFF0000000000000003FFFFFFC000000000000001FFFFFC000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC00000FFFFFC000000000000000FFFFFFF00000000000000007FFFFE000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFC00000FFFFF0000000000000001FFFFFFC00000000000000001FFFFF000007FFCFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F07FFE00001FFFFC0000";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N24
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0 .lut_mask = 64'h02A207A752F257F7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N36
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout ) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout ) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4 .lut_mask = 64'h000F5353F0FF5353;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "0000000000000007FFF0000000000000001FFFFF81FFFFFFFFFFFF03FFFFF0000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000000000000007FFFFC0FFFFFFFFFFFE07FFFFC0000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC00000000000000003FFFFE07FFFFFFFFFFC0FFFFF800000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000003F800000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "0001FFFFF000003FF800001FFFFF000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF8000007FC000000000FFFFF800003FF800003FFFFE000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003803FFF000000FFE0000000007FFFFC00003FF800007FFFFC000000000000000001FFF8038000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F03FFE000001FFF0000000007FFFFE00003FF80000FFFFFC0000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000000000FFFC0FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC7FFE000001FFF0000000003FFFFF00003FF80001FFFFF80000000000000000007FFC7FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000001FFF0000000003FFFFFFFF83FF83FFFFFFFF80000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000003FFFFFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE00000000000000000000FFFFFF0000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "07FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000001FFFE0038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E01FFFE000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF00FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F83FFFC000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF83FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF8000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000003FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000001FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFE0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000000FFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000007FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF80000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000000FFFFFC0000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFC00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF800000000000003FFFFFF07FFFFFFFFFFFFC1FFFFFF800000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8000000000000007FFFFF03FFFFFFFFFFFF81FFFFFC000000000000003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "0000000000000000000000000000000000000000000FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF80000003FBF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "000000000000FFFF80000001FFF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF00000001FFF00000000007FFFFFFF83FF83FFFFFFFE000000000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000001FFE00000000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000FFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000007FC00000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000003F000000000007FFFFFFF83FF83FFFFFFFC00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000800FFF0000000003F000000000000000000003FF80000000000000000000000000000001FFF0020000000000000000000000000000000000000000000000000000000000000000000000000000000001F81FFF0000000007FC00000000000000000003FF80000000000000000000000000000001FFF03F000000000";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "000000FFFFC1FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFCFFFF800000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000003FFFE7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000001FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFE000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000FFFFFFFC00000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000FFFFFE00000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000FFFFFC0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000001FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "0000000000000000001FFFE00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000007FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF800000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000003FFFC0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFF0000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N18
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211~portadataout )))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211~portadataout )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211~portadataout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211~portadataout  & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7 .lut_mask = 64'h0350F350035FF35F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "0000000000000000000000000000000000000001FFF00001FFF00000FFE0FFE000000000001FF83FF83F00000000000001FFFFFFFFFFF80000001FFF000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00001FFF00000FFE0FFE000000000000FF83FF83F80000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00000FFF80000FFE0FFE000000000000FF83FF83FC0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "000000007FF00000FFF80000FFE0FFE0000000000007F83FF83FE0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000007FFC0000FFE0FFE0000000000003F83FF83FE0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0000000000001F83FF83FF0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "000000000000783FF83FF0000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000001FFF0000FFE0FFE0000000000000183FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000001FFF0000FFE0FFE0000000000000003FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFF8000FFE0FFE0000000000800003FF83FF80000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000000FFF8000FFE0FFE0000000003800003FF83FF8180000000001FFFFFFFFFFF80000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE0000007FFC000FFE0FFE000000000F800003FF8FFF81E00000000000000000000000000000FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE000000003F800003FFBFFF81F80000000000000000000000000000FFFFFC00000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000003FFE0FFE0FFE003FFFFE00007FFFFFC0000000FFFFF8001FFFFFFFFFFF80000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000003FFE0FFE0FFE003FFFF80180FFFFFF800001003FFFF80000000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE003FFFE00780FFFFFF800001C00FFFFC0000000000000000000001FFE00000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE007FFF801F81FFFFFF800001F003FFFC0000000000000000000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000000FFF8FFE0FFE007FFE007F81FFFFFF800001FC00FFFC0000000000000000000001FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000FFF8FFE0FFE007FF801FF83FFFFFF800001FF003FFC0000000000000000000001FFE0000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "000000000000000000000000000000000000000FFFF0000000007FF8FFE0FFE007FE007FF83FFFFFF800001FFC00FFC001FFFFFFFFFFF80000001FFFE000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF0000000003FF0FFE0FFE007F801FFF83FFF3FF800001FFF003FC001FFFFFFFFFFF80000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF0000000003FC0FFE0FFE007E007FFF03FFC3FF800001FFFC00FC001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "000001FFFFF8000000001F00FFE0FFE007801FFFF03FF83FF800001FFFF003C001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000001C00FFE0FFE006007FFFF03FF83FF800001FFFFC00C001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000800FFE0FFE00001FFFFF03FF83FF820000FFFFF000001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "0007FFFFE01FF83FF838000FFFFFC00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0001FFFFFC01FF83FF83E0007FFFFF00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0007FFFFF801FF83FF83F0003FFFFFC0001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE001FFFFFF000FF83FF83F8001FFFFFF00";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "01FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000FFE0FFE007FFFFFE0007F83FF83FC000FFFFFFC001FFFFFFFFFFF80000007FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000001FFFFFF80007F83FF83FE0003FFFFFF0000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC000000000000000000007FFFFFE00003F83FF83FF0000FFFFFFC000000000000000000007FF800000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000001FFFFFF800000F83FF83FF00003FFFFFF000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000003FFFFFE000000783FF83FF00000FFFFFF800000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000000000000000007FFFFF8000000183FF83FF800003FFFFFE0000000000000000000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000001FFE0000000000000000000FFFFFE0000000003FF83FF800000FFFFFE0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000001FFFFF80000000003FF83FF8000003FFFFF0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000003FFFFE00600000003FF83FF8000C00FFFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE00000000FF800003FFFFFF81FE0000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE00000003FF800003FFFFFF81FF8000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE0000000FFF800003FFFFFF01FFE000000000000000000000000000FFFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE0000003FFF000003FFFFFF01FFF80000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE000000FFFF000003FFFFFE01FFFE0000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000007FFC00FFE0FFE000003FFFF000003FFFFFE01FFFF8000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "000003FFFFE00000003FFE00FFE0FFE00000FFFFF00000FFFFFFC01FFFFE000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000003FFE00FFE0FFE00003FFFFE00003FFFFFF800FFFFF800001FFFFFFFFFFF80000000FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000001FFF00FFE0FFE0000FFFFFC0000FFFFFFF0007FFFFE00001FFFFFFFFFFF80000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000001FFF00FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "003FFFFFC0003FFFFFFC0007FFFFF80001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE0007FFFFF8000FFFFFFF00001FFFFFC0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE000FFFFFE0001FFFFFFC00000FFFFFE0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000007FFC0FFE0FFE001FFFFF80003FFFFFF0000003FFFFF00";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139~portadataout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155~portadataout ))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5 .lut_mask = 64'h0035F0350F35FF35;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000000000000000000000000007F000FFE03FFFFFFFFFFFFFFC0FFE001FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFF7FFFFFFFFFFFFFFFFDFFE001FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF800FFFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "F8007FFFFFFFFFFFFFFFFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFFFFFFFFFFFFFFFFFF80FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE1FFFFFFFFFFFFFFFFFFFFFFFFFF0FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0007FFFFFFFFFFFFC0000007FFFFFFFFFFFFE001F000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FFFFFFFFFFC00000000003FFFFFFFFFFC001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FFFFFFFFF00000000000001FFFFFFFFFC003FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFE0000000000000000FFFFFFFFE007FF0000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "000000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C001FF000780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FE001FF800FFC001C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FE003FF800FFC001FC000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE007FFFFFFFFFFFFC007FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFE007FFFFFFFFFFFFC00FFE000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFCFFFFF800000000000000000000000000000000003FFFFE7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF000000000000000000000000000000000001FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFC0000000000000000000000000000000000007FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC00000000000000000000000000000000000000007FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020003FFFF000000000000000000000000000000000000000001FFFFC000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007800FFFFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "07FFFFFF007FFFFFFFFFFC01FFFFFFC000000FFFFE001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC01FFFF80000007FFFFFF00FFFFFFFFFFFE01FFFFFFC0000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE03FFFF00000007FFFFFF01FFFFFFFFFFFF01FFFFFFC0000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF87FFFE00000007FFFFFF03FFFFFFFFFFFF81FFFFFFC0";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "0000000000000000000000000000000000000000000000000000000001FFE03FFFFFFFE000000000000000000FFFFFFFF80FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFE00000000000000000000FFFFFFFE0FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF3FFFFFFF0000000000000000000001FFFFFFF9FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "000000000000000000000000007FFFFFFFFF800000000000000000000001FFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC0000000000000000000000007FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFE00000000000000000000000000FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "FF0000000000000000000000000001FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030003FFFFFFC00000000000000000000000000007FFFFFF8001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078001FFFFFF000000000000000000000000000001FFFFFF0003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC003FFFFF80000000000000000000000000000003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "FFFFF8007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE00FFFFFE00000000000000000000000000000000FFFFFE00FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF01FFFFF8000000000000000000000000000000003FFFFF01FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFFE0000000000000000000000000000000000FFFFFC3FFC000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N36
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251~portadataout ))))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251~portadataout ))))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8 .lut_mask = 64'h0503F50305F3F5F3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0007FFFFFFFFFFFFFFFFFFFF07FFFC1FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "000007FFFC1FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFFBFF83FFFFFFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "FFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFE3FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000003800000FFE0FFE000000000003FF83FF800000000000000000000000000000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000007800000FFE0FFE000000000003FF83FF800000000000000000000000000000000001FFFFF000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFF000001FC00000FFE0FFE000000000003FF83FF820000000000000000000000000000000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000007FE00000FFE0FFE000000000001FF83FF838000000000000000000000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFE00000FFE0FFE000000000001FF83FF83E000000000000000000000000000000001FFFF000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "FFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFFE0000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000003FFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFF8000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000FFFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFFE000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF000003FFFFFFFFFFFFFFFFFF07FFFFFFE03FFFFFE07FFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "FFFFFFFFFFF800000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFFFFFFFFFFFFFFFFFF07FFFFFF803FFFFFE0FFFFFFFFFFFFFFFFFFFFFE00000001FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00003FFFFFFFFFFFFFFFFFFF07FFFFFE007FFFFFC0FFFFFFFFFFFFFFFFFFFFFF80000001FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00007FFFFFFFFFFFFFFFFFFF07FFFFFC01FFFFFF81FFFFFFFFFFFFFFFFFFFFFFE0000001FFE000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000FFE0001FFFFFFFFFFFFFFFFFFFF07FFFFF007FFFFFF01FFFFFFFFFFFFFFFFFFFFFFF8000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0007FFFFFFFFFFFFFFFFFFFF07FFFFE01FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFE000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000FFFFFFFFFFFFFFFFFFFFF07FFFFC07FFFFFF807FFFFFFFFFFFFFFFFFFFFFFFF800000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000001FFE001FFFFFFFFFFFFFFFFFFFFF07FFFF81FFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFC00000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF03FFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF07FFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000001FF9FFE000000000FFE00000000000000000003FF80000000000000000000000000000000FFFBFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE000000001FFE00000000000000000003FF80000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC000000001FFF00000000000000000003FF800000000000000000000000000000007FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC000000001FFF00000000007FFFFFFF83FF83FFFFFFFFFFFE0000000000000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF81FFFFFFFFFFFF8000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF807FFFFFFFFFFFE000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "000000003FFFFF0000000003F3F00000000007FFFFFFF83FF801FFFFFFFFFFFF800000000000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF0000000003F3F00000000007FFFFFFF83FF8007FFFFFFFFFFFE00000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000003F3F00000000007FFFFFFF83FF8001FFFFFFFFFFFF80000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000003F3F00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "FFFF07FFFFFFF83FF8300FFFFFFFFFFFFE0000000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE0000000003F3F0003FFFFF07FFFFFFF83FF83C07FFFFFFFFFFFF80000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF00FFFFFFF07FFFFFFF83FF83F03FFFFFFFFFFFFE0000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF0FFFFFFFF07FFFFFFF83FF83F81FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "FFF8000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000001FFEFFFFFFFFF07FFFFFFF83FF83FC1FFFFFFFFFFFFFE000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000FFFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFF800000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF800000000007FFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFFE00000000000001FFC0000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000003FFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFF80000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000001FFFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFFE0000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000FFFFFFFFFFFFF07FFFFFFF83FF83FF87FFFFFFFFFFFFFFF8000000000000FFE000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "000000000000000000000000000000000000000F01FFE0000000003FFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFE000000000000FFF01E000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE000000001FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFF800000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000000007FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFFE000000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "0000001FFFFFC00000001FFFFFFFFFFFFFFF07FFFFFFF83FF87FF83FFFFFFFFFFFFFFFFF800000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000000FFFFFFFFFFFFFFFF07FFFFFFF83FF9FFF83FFFFFFFFFFFFFFFFFE00000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000003FFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFF80000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000FFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N48
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163~portadataout ) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163~portadataout ) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6 .lut_mask = 64'h22220A5F77770A5F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N42
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout ) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout ) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9 .lut_mask = 64'h0C0C44773F3F4477;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N9
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a299 ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a299  & \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a299 ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N24
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267~portadataout ) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267~portadataout  & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a275~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a267~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a283~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a259~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10 .lut_mask = 64'h0303505FF3F3505F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N6
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~12 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~12_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10_combout  & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11_combout )))) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11_combout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ))) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11_combout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~12 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~12 .lut_mask = 64'h0002000200F200F2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N48
cyclonev_lcell_comb \u_input_badge|oData[19] (
// Equation(s):
// \u_input_badge|oData [19] = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~12_combout  ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~12_combout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout ))))) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|oData [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|oData[19] .extended_lut = "off";
defparam \u_input_badge|oData[19] .lut_mask = 64'h084C084CFFFFFFFF;
defparam \u_input_badge|oData[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N21
cyclonev_lcell_comb \VGA_B~4 (
// Equation(s):
// \VGA_B~4_combout  = ( \always2~3_combout  & ( \u_input_badge|oData [19] ) ) # ( !\always2~3_combout  & ( \u_input_badge|oData [19] ) ) # ( \always2~3_combout  & ( !\u_input_badge|oData [19] & ( (!cnt_hs[8] & (\always0~44_combout  & (\always1~56_combout  & 
// cnt_hs[7]))) ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always0~44_combout ),
	.datac(!\always1~56_combout ),
	.datad(!cnt_hs[7]),
	.datae(!\always2~3_combout ),
	.dataf(!\u_input_badge|oData [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~4 .extended_lut = "off";
defparam \VGA_B~4 .lut_mask = 64'h00000002FFFFFFFF;
defparam \VGA_B~4 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X36_Y81_N27
dffeas \VGA_B[3]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "000000000FFF0000000000000000003FFFF801E00000003FF8FFF8000F003FFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF0000000000000000003FFFE007E00000003FFBFFF8000FC00FFFF8000000000000000001FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000007FFF801FE00000003FFFFFF8000FF003FFFC000000000000000001FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF0000000000000000007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "FE007FE00000003FFFFFF8000FFC00FFFC000000000000000001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007FF801FFE00000003FFFFFF0000FFF003FFC000000000000000001FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000000000000000007FE007FFE00000003FFFFFF0000FFFC00FFC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007F801FFFE00000003FFFFFE0000FFFF003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "FC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007E007FFFE00000003FFFFFE0000FFFFC00FC000000000000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000007801FFFFC0000000FFFFFFC00007FFFF003C000000000000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000006007FFFFC0000003FFFFFF800007FFFFC00C000000000000000007FFFFF0000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000001FFFFF8000000FFFFFFE000003FFFFF000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE00000000000000000007FFFFF0000003FFFFFFC000001FFFFFC0000000000000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FE1FFE0000000000000000001FFFFFE000000FFFFFFF0000000FFFFFF0000000000000000000FFF07E000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "000000000003FFFFFF0000000000000000007FFFF00000FFFC1FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C03FFF00001FFFF00000000000000007FFFFFC0000000000000000001FFFF00001FFF807C000000000000000000000000000000000000000000000000000000000000000000000000000000000000002001FFF80001FFFC0000000000000000FFFFFF000000000000000000007FFF00001FFF0008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF80001FFF00000000000000000FFFFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "000001FFF80003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0003FFC00000000000000001FFFFF00000000000000000000007FF80007FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0003FF000000000000000001FFFFC00000000000000000000001FF8000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003FC000000000000000003FFFF0000000000000000000000007F8001FFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003F0000000000000000003FFFC0000000000000000000000001F8001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8003C0000000000000000003FFF0000000000000000000000000078003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFC00300000000000000000003FFC0000000000000000000000000018007FFFF00000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFE00000000000000000000003FFE000000000000000000000000000000FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF00000000000000000000003FFF800000000000000000000000000001FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000003FFFE00000000000000000000000000003FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFF8001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFC000000000000000000000000007FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF80000000000000000000000003FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000001FFFFFFFFFC00000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFBFFFFFFE0000000000000000000000FFFFFFFDFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFC000000000000000000007FFFFFFF1FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFC0000000000000000003FFFFFFFC0FFF0000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "0000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFC00000000000000003FFFFFFFE007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFC000000000000007FFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8007FFFFFFFFFF000000000001FFFFFFFFFFC003FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "000000000000000000000000001F0007FFFFFFFFFFFE00000000FFFFFFFFFFFFC001F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N24
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124~portadataout  & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124~portadataout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2]))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000FFFFFE00000000000000000000007FFFFF80000000000000000000FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF00000000000000000000003FFFFF80000000000000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF80000000000000000000000FFFFF00000000000000000003FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "000000000000000003FFFFFFC00000000000000000000007FFFF00000000000000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF00000000000000000000000FFFE0000000000000000001FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFCFFFF8000000000000000000000000000000000000000000003FFFF7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFC000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "000000000000000000000000000000000000007FFFE3FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF03FFFF00000000000000000000000000000000000000000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC01FFFF80000000000000000000000000000000000000000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800FFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "000007FFFE003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FFFF000000000000000000000000000000000000000001FFFFC000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF800000000000000000000000000000000000000003FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "000000000000000000000000000000000000FF8007FE003FF800FFC001FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0007FE001FF800FFC001E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "0000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC001FF0007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000003FFFFF001FFFFC0003FF83FF83F000007FFFF801FFFFF800000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000007FFFFC007FFFFC0001FF83FF83F800007FFFFE007FFFFC00000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC00000000007FFFF001FFFFF80001FF83FF83FC00003FFFFF801FFFFC00000000003FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC0000000000FFFFC007FFFFF00001FF83FF83FE00001FFFFFE007FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0000000000FFFF001FFFFFE00000FF83FF83FF00000FFFFFF801FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000000000FFFC007FFFFFC000007F83FF83FF000007FFFFFE007FFE0000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "000000001FE1FFE0000000000FFF001FFFFFF0000003F83FF83FF000001FFFFFF801FFE0000000000FFF07F0000000000000000000000000000000000000000000000000000000000000000000000000000000000E01FFF0000000000FFC007FFFFFC0000001F83FF83FF8000007FFFFFE007FE0000000001FFF0060000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FF001FFFFFF00000000F83FF83FF8000001FFFFFF801FE0000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FC007FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "FFFC00000000383FF83FF80000007FFFFFE007E0000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000F001FFFFFF000000000083FF83FF80000001FFFFFF801E0000000003FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000C007FFFFFC000000000003FF8FFF800000007FFFFFE0060000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000001FFFFFF0000000000003FFBFFF800000001FF";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N0
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76~portadataout  & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2]))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76~portadataout  & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000001FFFFFFC0000000000000000000001FFFF80000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000000000000001FFFFE0000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFE0000000000000000000001FFFFF800000000000000000000000000FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000FFFFFE00000000000000000000000001FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC3FFF80000000000000000000007FFFFF80000000000000000000000003FFF83FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F01FFFC0000000000000000000007FFFFFE0000000000000000000000007FFF01FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFE0000000000000000000003FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "0000000000FFFE00780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF0000000000000000000000FFFFFFE00000000000000000000001FFFC00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF80000000000000000000007FFFFFF80000000000000000000003FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC0000000000000000000001FFFFFFE0000000000000000000007FFF8000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000000000000000007FFFFFF000000000000000000000FFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000000000000000001FFFFFF800000000000000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC0000000000000000000000FFFFFF800000000000000000007FFFFC00000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "FE3FFFFFFFFFFFFFFFFFFFFFFFFFF8FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE07FFFFFFFFFFFFFFFFFFFFFFFFC0FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFFFFFFFFFFFFFFFFE007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFFFFFFFFFFFFFFFFFFFFFFE001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F000FFF0FFFFFFFFFFFFFFFE0FFE001FE0000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000FFE007FFFFFFFFFFFFC00FFE000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFE007FFFFFFFFFFFFC00FFE000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "000000000000000000000000000000000000000000FFE0000000000000000007FFFFFC000001FFFFFFC00000007FFFFFC000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000001FFFFFF0000003FFFFFF000000001FFFFFF000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000007FFFFFC0000007FFFFFC0000000007FFFFFC00000000000000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000007FF00000000000000001FFFFFF0000000FFFFFF80000000001FFFFFF00000000000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000000007FFFFFC0060001FFFFFF80000000E007FFFFFC0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000000000001FFFFFF001E0001FFFFFF80000000F801FFFFFF0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000007FFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "FFC007E0001FFFFFF80000000FE007FFFFFC000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000000001FFFFFF001FE0003FFFFFF80000000FF801FFFFFF000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000007FFFFFC007FE0003FFFFFF80000000FFE007FFFFFC00000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000000001FFFFFF001FFE0003FFF3FF80000000FFF801F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "FFFFF0000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000000007FFFFFC007FFE0003FFC3FF82000000FFFE007FFFFFC000000000000FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000000000000FFFFFF001FFFE0003FF83FF83800000FFFF801FFFFFE000000000001FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF000000000001FFFFFC007FFFE0003FF83FF83E000007FFFE007FFFFF000000000001FFFFF800000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N6
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84~portadataout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) 
// ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84~portadataout ) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52~portadataout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52~portadataout )) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2 .lut_mask = 64'h05AF05AF22227777;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF0000000000000000000000000000000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF80000000000000000000000000000000000003FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFE000000000000000000000000000000000000FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFEFFFFF800000000000000000000000000000000003FFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "0000000000000000000007FFC7FFFFE0000000000000000000000000000000000FFFFFC7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF83FFFFF8000000000000000000000000000000003FFFFF83FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF00FFFFFE00000000000000000000000000000000FFFFFE01FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "80000000000000000000000000000003FFFFFC00FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC001FFFFFE000000000000000000000000000000FFFFFF0007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038003FFFFFF800000000000000000000000000003FFFFFF8003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010003FFFFFFF0000000000000000000000000001FF";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "FFFF800000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000007FFFFFC0000000000003FFFFFF8000000007FFFFFE00000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00000000001FFFFFF00000000000003FFFFFF8000000001FFFFFF80000000001FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF00000000007FFFFFC00000000000003FFFFFF00000000007FFFFFE0000000001FFFE000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000001FFFF8000000001FFFFFF000000000000003FFFFFF00000000001FFFFFF8000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC000000007FFFFFC000000000000003FFFFFE000000000007FFFFFE000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC00000001FFFFFF0000000000000003FFFFFE000000000001FFFFFF800000007FFFFC0000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "0000000000000000000000000000000000000000001FFFFFE00000007FFFFFC000000000000000FFFFFFC0000000000007FFFFFE0000000FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000001FFFFFF0000000000000003FFFFFF80000000000001FFFFFF0000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000003FFFFFC000000000000000FFFFFFF000000000000007FFFFF8000001FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000001FFFFFF8000007FFFFF0000000000000003FFFFFFC000000000000001FFFFFC000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC00000FFFFFC000000000000000FFFFFFF00000000000000007FFFFE000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFC00000FFFFF0000000000000001FFFFFFC00000000000000001FFFFF000007FFCFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F07FFE00001FFFFC0000";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N42
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36~portadataout ) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0 .lut_mask = 64'h535300F053530FFF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N30
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout ) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout ) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4 .lut_mask = 64'h030311DDCFCF11DD;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,\u_input_badge|count_col [4],
\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 12;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 4095;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 12;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N39
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300~portadataout  ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292~portadataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y36_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N18
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284~portadataout )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a284~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a276~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a260~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a268~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~12 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~12_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11_combout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10_combout  & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11_combout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])) ) ) )

	.dataa(gnd),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11_combout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~12 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~12 .lut_mask = 64'h000003000000F3F0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "000000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C001FF000780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FE001FF800FFC001C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FE003FF800FFC001FC000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE007FFFFFFFFFFFFC007FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFE007FFFFFFFFFFFFC00FFE000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFCFFFFF800000000000000000000000000000000003FFFFE7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF000000000000000000000000000000000001FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFC0000000000000000000000000000000000007FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC00000000000000000000000000000000000000007FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020003FFFF000000000000000000000000000000000000000001FFFFC000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007800FFFFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "07FFFFFF007FFFFFFFFFFC01FFFFFFC000000FFFFE001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC01FFFF80000007FFFFFF00FFFFFFFFFFFE01FFFFFFC0000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE03FFFF00000007FFFFFF01FFFFFFFFFFFF01FFFFFFC0000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF87FFFE00000007FFFFFF03FFFFFFFFFFFF81FFFFFFC0";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000000000000000000000000007F000FFE03FFFFFFFFFFFFFFC0FFE001FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFF7FFFFFFFFFFFFFFFFDFFE001FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF800FFFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "F8007FFFFFFFFFFFFFFFFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFFFFFFFFFFFFFFFFFF80FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE1FFFFFFFFFFFFFFFFFFFFFFFFFF0FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0007FFFFFFFFFFFFC0000007FFFFFFFFFFFFE001F000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FFFFFFFFFFC00000000003FFFFFFFFFFC001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FFFFFFFFF00000000000001FFFFFFFFFC003FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFE0000000000000000FFFFFFFFE007FF0000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "0000000000000000000000000000000000000000000000000000000001FFE03FFFFFFFE000000000000000000FFFFFFFF80FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFE00000000000000000000FFFFFFFE0FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF3FFFFFFF0000000000000000000001FFFFFFF9FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "000000000000000000000000007FFFFFFFFF800000000000000000000001FFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC0000000000000000000000007FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFE00000000000000000000000000FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "FF0000000000000000000000000001FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030003FFFFFFC00000000000000000000000000007FFFFFF8001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078001FFFFFF000000000000000000000000000001FFFFFF0003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC003FFFFF80000000000000000000000000000003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "FFFFF8007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE00FFFFFE00000000000000000000000000000000FFFFFE00FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF01FFFFF8000000000000000000000000000000003FFFFF01FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFFE0000000000000000000000000000000000FFFFFC3FFC000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N51
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228~portadataout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252~portadataout ))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228~portadataout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252~portadataout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252~portadataout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [1]))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "FFF8000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000001FFEFFFFFFFFF07FFFFFFF83FF83FC1FFFFFFFFFFFFFE000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000FFFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFF800000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF800000000007FFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFFE00000000000001FFC0000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000003FFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFF80000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000001FFFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFFE0000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000FFFFFFFFFFFFF07FFFFFFF83FF83FF87FFFFFFFFFFFFFFF8000000000000FFE000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "000000000000000000000000000000000000000F01FFE0000000003FFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFE000000000000FFF01E000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE000000001FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFF800000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000000007FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFFE000000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "0000001FFFFFC00000001FFFFFFFFFFFFFFF07FFFFFFF83FF87FF83FFFFFFFFFFFFFFFFF800000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000000FFFFFFFFFFFFFFFF07FFFFFFF83FF9FFF83FFFFFFFFFFFFFFFFFE00000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000003FFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFF80000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0007FFFFFFFFFFFFFFFFFFFF07FFFC1FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "000007FFFC1FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFFBFF83FFFFFFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "FFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFE3FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000003800000FFE0FFE000000000003FF83FF800000000000000000000000000000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000007800000FFE0FFE000000000003FF83FF800000000000000000000000000000000001FFFFF000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFF000001FC00000FFE0FFE000000000003FF83FF820000000000000000000000000000000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000007FE00000FFE0FFE000000000001FF83FF838000000000000000000000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFE00000FFE0FFE000000000001FF83FF83E000000000000000000000000000000001FFFF000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "FFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFFE0000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000003FFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFF8000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000FFFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFFE000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF000003FFFFFFFFFFFFFFFFFF07FFFFFFE03FFFFFE07FFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "FFFFFFFFFFF800000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFFFFFFFFFFFFFFFFFF07FFFFFF803FFFFFE0FFFFFFFFFFFFFFFFFFFFFE00000001FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00003FFFFFFFFFFFFFFFFFFF07FFFFFE007FFFFFC0FFFFFFFFFFFFFFFFFFFFFF80000001FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00007FFFFFFFFFFFFFFFFFFF07FFFFFC01FFFFFF81FFFFFFFFFFFFFFFFFFFFFFE0000001FFE000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000FFE0001FFFFFFFFFFFFFFFFFFFF07FFFFF007FFFFFF01FFFFFFFFFFFFFFFFFFFFFFF8000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0007FFFFFFFFFFFFFFFFFFFF07FFFFE01FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFE000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000FFFFFFFFFFFFFFFFFFFFF07FFFFC07FFFFFF807FFFFFFFFFFFFFFFFFFFFFFFF800000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000001FFE001FFFFFFFFFFFFFFFFFFFFF07FFFF81FFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFC00000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF03FFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF07FFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000001FF9FFE000000000FFE00000000000000000003FF80000000000000000000000000000000FFFBFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE000000001FFE00000000000000000003FF80000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC000000001FFF00000000000000000003FF800000000000000000000000000000007FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC000000001FFF00000000007FFFFFFF83FF83FFFFFFFFFFFE0000000000000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF81FFFFFFFFFFFF8000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF807FFFFFFFFFFFE000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "000000003FFFFF0000000003F3F00000000007FFFFFFF83FF801FFFFFFFFFFFF800000000000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF0000000003F3F00000000007FFFFFFF83FF8007FFFFFFFFFFFE00000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000003F3F00000000007FFFFFFF83FF8001FFFFFFFFFFFF80000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000003F3F00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "FFFF07FFFFFFF83FF8300FFFFFFFFFFFFE0000000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE0000000003F3F0003FFFFF07FFFFFFF83FF83C07FFFFFFFFFFFF80000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF00FFFFFFF07FFFFFFF83FF83F03FFFFFFFFFFFFE0000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF0FFFFFFFF07FFFFFFF83FF83F81FFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N12
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180~portadataout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180~portadataout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6 .lut_mask = 64'h30503F50305F3F5F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "0000000000000000000000000000000000000000000FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF80000003FBF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "000000000000FFFF80000001FFF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF00000001FFF00000000007FFFFFFF83FF83FFFFFFFE000000000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000001FFE00000000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000FFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000007FC00000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000003F000000000007FFFFFFF83FF83FFFFFFFC00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000800FFF0000000003F000000000000000000003FF80000000000000000000000000000001FFF0020000000000000000000000000000000000000000000000000000000000000000000000000000000001F81FFF0000000007FC00000000000000000003FF80000000000000000000000000000001FFF03F000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "000000FFFFC1FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFCFFFF800000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000003FFFE7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000001FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFE000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000FFFFFFFC00000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000FFFFFE00000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000FFFFFC0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000001FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "0000000000000000001FFFE00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000007FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF800000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000003FFFC0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFF0000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "0000000000000007FFF0000000000000001FFFFF81FFFFFFFFFFFF03FFFFF0000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000000000000007FFFFC0FFFFFFFFFFFE07FFFFC0000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC00000000000000003FFFFE07FFFFFFFFFFC0FFFFF800000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000003F800000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "0001FFFFF000003FF800001FFFFF000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF8000007FC000000000FFFFF800003FF800003FFFFE000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003803FFF000000FFE0000000007FFFFC00003FF800007FFFFC000000000000000001FFF8038000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F03FFE000001FFF0000000007FFFFE00003FF80000FFFFFC0000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "00000000000000FFFC0FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC7FFE000001FFF0000000003FFFFF00003FF80001FFFFF80000000000000000007FFC7FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000001FFF0000000003FFFFFFFF83FF83FFFFFFFF80000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000003FFFFFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE00000000000000000000FFFFFF0000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "07FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000001FFFE0038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E01FFFE000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF00FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F83FFFC000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF83FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF8000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000003FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000001FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFE0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000000FFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000007FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF80000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000000FFFFFC0000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFC00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF800000000000003FFFFFF07FFFFFFFFFFFFC1FFFFFF800000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8000000000000007FFFFF03FFFFFFFFFFFF81FFFFFC000000000000003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N18
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220~portadataout )))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196~portadataout  & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0]))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220~portadataout )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220~portadataout )))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196~portadataout  & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0]))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7 .lut_mask = 64'h40434C4F70737C7F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000003FFE0FFE0FFE003FFFFE00007FFFFFC0000000FFFFF8001FFFFFFFFFFF80000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000003FFE0FFE0FFE003FFFF80180FFFFFF800001003FFFF80000000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE003FFFE00780FFFFFF800001C00FFFFC0000000000000000000001FFE00000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE007FFF801F81FFFFFF800001F003FFFC0000000000000000000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000000FFF8FFE0FFE007FFE007F81FFFFFF800001FC00FFFC0000000000000000000001FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000FFF8FFE0FFE007FF801FF83FFFFFF800001FF003FFC0000000000000000000001FFE0000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "000000000000000000000000000000000000000FFFF0000000007FF8FFE0FFE007FE007FF83FFFFFF800001FFC00FFC001FFFFFFFFFFF80000001FFFE000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF0000000003FF0FFE0FFE007F801FFF83FFF3FF800001FFF003FC001FFFFFFFFFFF80000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF0000000003FC0FFE0FFE007E007FFF03FFC3FF800001FFFC00FC001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "000001FFFFF8000000001F00FFE0FFE007801FFFF03FF83FF800001FFFF003C001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000001C00FFE0FFE006007FFFF03FF83FF800001FFFFC00C001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000800FFE0FFE00001FFFFF03FF83FF820000FFFFF000001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "0007FFFFE01FF83FF838000FFFFFC00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0001FFFFFC01FF83FF83E0007FFFFF00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0007FFFFF801FF83FF83F0003FFFFFC0001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE001FFFFFF000FF83FF83F8001FFFFFF00";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "01FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000FFE0FFE007FFFFFE0007F83FF83FC000FFFFFFC001FFFFFFFFFFF80000007FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000001FFFFFF80007F83FF83FE0003FFFFFF0000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC000000000000000000007FFFFFE00003F83FF83FF0000FFFFFFC000000000000000000007FF800000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000001FFFFFF800000F83FF83FF00003FFFFFF000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000003FFFFFE000000783FF83FF00000FFFFFF800000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000000000000000007FFFFF8000000183FF83FF800003FFFFFE0000000000000000000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000001FFE0000000000000000000FFFFFE0000000003FF83FF800000FFFFFE0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000001FFFFF80000000003FF83FF8000003FFFFF0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000003FFFFE00600000003FF83FF8000C00FFFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "0000000000000000000000000000000000000001FFF00001FFF00000FFE0FFE000000000001FF83FF83F00000000000001FFFFFFFFFFF80000001FFF000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00001FFF00000FFE0FFE000000000000FF83FF83F80000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00000FFF80000FFE0FFE000000000000FF83FF83FC0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "000000007FF00000FFF80000FFE0FFE0000000000007F83FF83FE0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000007FFC0000FFE0FFE0000000000003F83FF83FE0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0000000000001F83FF83FF0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "000000000000783FF83FF0000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000001FFF0000FFE0FFE0000000000000183FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000001FFF0000FFE0FFE0000000000000003FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFF8000FFE0FFE0000000000800003FF83FF80000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000000FFF8000FFE0FFE0000000003800003FF83FF8180000000001FFFFFFFFFFF80000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE0000007FFC000FFE0FFE000000000F800003FF8FFF81E00000000000000000000000000000FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE000000003F800003FFBFFF81F80000000000000000000000000000FFFFFC00000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE00000000FF800003FFFFFF81FE0000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE00000003FF800003FFFFFF81FF8000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE0000000FFF800003FFFFFF01FFE000000000000000000000000000FFFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE0000003FFF000003FFFFFF01FFF80000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE000000FFFF000003FFFFFE01FFFE0000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000007FFC00FFE0FFE000003FFFF000003FFFFFE01FFFF8000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "000003FFFFE00000003FFE00FFE0FFE00000FFFFF00000FFFFFFC01FFFFE000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000003FFE00FFE0FFE00003FFFFE00003FFFFFF800FFFFF800001FFFFFFFFFFF80000000FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000001FFF00FFE0FFE0000FFFFFC0000FFFFFFF0007FFFFE00001FFFFFFFFFFF80000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000001FFF00FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "003FFFFFC0003FFFFFFC0007FFFFF80001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE0007FFFFF8000FFFFFFF00001FFFFFC0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE000FFFFFE0001FFFFFFC00000FFFFFE0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000007FFC0FFE0FFE001FFFFF80003FFFFFF0000003FFFFF00";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140~portadataout  & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132~portadataout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140~portadataout ))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5 .lut_mask = 64'h3500350F35F035FF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N42
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout )) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout  & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9 .lut_mask = 64'h0033FF330F550F55;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N51
cyclonev_lcell_comb \u_input_badge|oData[20] (
// Equation(s):
// \u_input_badge|oData [20] = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4])))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~12_combout ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout  & ( 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4] & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~12_combout ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~12_combout ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|oData [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|oData[20] .extended_lut = "off";
defparam \u_input_badge|oData[20] .lut_mask = 64'h08FF08FF4CFF4CFF;
defparam \u_input_badge|oData[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N30
cyclonev_lcell_comb \VGA_B~5 (
// Equation(s):
// \VGA_B~5_combout  = ( \always1~56_combout  & ( \always2~3_combout  & ( ((!cnt_hs[8] & (cnt_hs[7] & \always0~44_combout ))) # (\u_input_badge|oData [20]) ) ) ) # ( !\always1~56_combout  & ( \always2~3_combout  & ( \u_input_badge|oData [20] ) ) ) # ( 
// \always1~56_combout  & ( !\always2~3_combout  & ( \u_input_badge|oData [20] ) ) ) # ( !\always1~56_combout  & ( !\always2~3_combout  & ( \u_input_badge|oData [20] ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!cnt_hs[7]),
	.datac(!\always0~44_combout ),
	.datad(!\u_input_badge|oData [20]),
	.datae(!\always1~56_combout ),
	.dataf(!\always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~5 .extended_lut = "off";
defparam \VGA_B~5 .lut_mask = 64'h00FF00FF00FF02FF;
defparam \VGA_B~5 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X28_Y81_N10
dffeas \VGA_B[4]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "000000000000000000000000000000000000FF8007FE003FF800FFC001FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0007FE001FF800FFC001E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "0000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC001FF0007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000FFFFFE00000000000000000000007FFFFF80000000000000000000FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF00000000000000000000003FFFFF80000000000000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF80000000000000000000000FFFFF00000000000000000003FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "000000000000000003FFFFFFC00000000000000000000007FFFF00000000000000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF00000000000000000000000FFFE0000000000000000001FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFCFFFF8000000000000000000000000000000000000000000003FFFF7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFC000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "000000000000000000000000000000000000007FFFE3FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF03FFFF00000000000000000000000000000000000000000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC01FFFF80000000000000000000000000000000000000000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800FFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "000007FFFE003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FFFF000000000000000000000000000000000000000001FFFFC000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF800000000000000000000000000000000000000003FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000003FFFFF001FFFFC0003FF83FF83F000007FFFF801FFFFF800000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000007FFFFC007FFFFC0001FF83FF83F800007FFFFE007FFFFC00000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC00000000007FFFF001FFFFF80001FF83FF83FC00003FFFFF801FFFFC00000000003FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC0000000000FFFFC007FFFFF00001FF83FF83FE00001FFFFFE007FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0000000000FFFF001FFFFFE00000FF83FF83FF00000FFFFFF801FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000000000FFFC007FFFFFC000007F83FF83FF000007FFFFFE007FFE0000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "000000001FE1FFE0000000000FFF001FFFFFF0000003F83FF83FF000001FFFFFF801FFE0000000000FFF07F0000000000000000000000000000000000000000000000000000000000000000000000000000000000E01FFF0000000000FFC007FFFFFC0000001F83FF83FF8000007FFFFFE007FE0000000001FFF0060000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FF001FFFFFF00000000F83FF83FF8000001FFFFFF801FE0000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FC007FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "FFFC00000000383FF83FF80000007FFFFFE007E0000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000F001FFFFFF000000000083FF83FF80000001FFFFFF801E0000000003FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000C007FFFFFC000000000003FF8FFF800000007FFFFFE0060000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000001FFFFFF0000000000003FFBFFF800000001FF";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N18
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45~portadataout  & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45~portadataout  & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3]))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "000000000000000000000000000000000000000000FFE0000000000000000007FFFFFC000001FFFFFFC00000007FFFFFC000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000001FFFFFF0000003FFFFFF000000001FFFFFF000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000007FFFFFC0000007FFFFFC0000000007FFFFFC00000000000000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000007FF00000000000000001FFFFFF0000000FFFFFF80000000001FFFFFF00000000000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000000007FFFFFC0060001FFFFFF80000000E007FFFFFC0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000000000001FFFFFF001E0001FFFFFF80000000F801FFFFFF0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000007FFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "FFC007E0001FFFFFF80000000FE007FFFFFC000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000000001FFFFFF001FE0003FFFFFF80000000FF801FFFFFF000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000007FFFFFC007FE0003FFFFFF80000000FFE007FFFFFC00000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000000001FFFFFF001FFE0003FFF3FF80000000FFF801F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "FFFFF0000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000000007FFFFFC007FFE0003FFC3FF82000000FFFE007FFFFFC000000000000FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000000000000FFFFFF001FFFE0003FF83FF83800000FFFF801FFFFFE000000000001FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF000000000001FFFFFC007FFFE0003FF83FF83E000007FFFE007FFFFF000000000001FFFFF800000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000001FFFFFFC0000000000000000000001FFFF80000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000000000000001FFFFE0000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFE0000000000000000000001FFFFF800000000000000000000000000FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000FFFFFE00000000000000000000000001FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC3FFF80000000000000000000007FFFFF80000000000000000000000003FFF83FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F01FFFC0000000000000000000007FFFFFE0000000000000000000000007FFF01FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFE0000000000000000000003FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "0000000000FFFE00780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF0000000000000000000000FFFFFFE00000000000000000000001FFFC00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF80000000000000000000007FFFFFF80000000000000000000003FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC0000000000000000000001FFFFFFE0000000000000000000007FFF8000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000000000000000007FFFFFF000000000000000000000FFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000000000000000001FFFFFF800000000000000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC0000000000000000000000FFFFFF800000000000000000007FFFFC00000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "FE3FFFFFFFFFFFFFFFFFFFFFFFFFF8FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE07FFFFFFFFFFFFFFFFFFFFFFFFC0FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFFFFFFFFFFFFFFFFE007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFFFFFFFFFFFFFFFFFFFFFFE001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F000FFF0FFFFFFFFFFFFFFFE0FFE001FE0000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000FFE007FFFFFFFFFFFFC00FFE000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFE007FFFFFFFFFFFFC00FFE000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N36
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117~portadataout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "FFFF800000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000007FFFFFC0000000000003FFFFFF8000000007FFFFFE00000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00000000001FFFFFF00000000000003FFFFFF8000000001FFFFFF80000000001FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF00000000007FFFFFC00000000000003FFFFFF00000000007FFFFFE0000000001FFFE000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000001FFFF8000000001FFFFFF000000000000003FFFFFF00000000001FFFFFF8000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC000000007FFFFFC000000000000003FFFFFE000000000007FFFFFE000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC00000001FFFFFF0000000000000003FFFFFE000000000001FFFFFF800000007FFFFC0000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "0000000000000000000000000000000000000000001FFFFFE00000007FFFFFC000000000000000FFFFFFC0000000000007FFFFFE0000000FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000001FFFFFF0000000000000003FFFFFF80000000000001FFFFFF0000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000003FFFFFC000000000000000FFFFFFF000000000000007FFFFF8000001FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000001FFFFFF8000007FFFFF0000000000000003FFFFFFC000000000000001FFFFFC000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC00000FFFFFC000000000000000FFFFFFF00000000000000007FFFFE000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFC00000FFFFF0000000000000001FFFFFFC00000000000000001FFFFF000007FFCFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F07FFE00001FFFFC0000";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF0000000000000000000000000000000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF80000000000000000000000000000000000003FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFE000000000000000000000000000000000000FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFEFFFFF800000000000000000000000000000000003FFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "0000000000000000000007FFC7FFFFE0000000000000000000000000000000000FFFFFC7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF83FFFFF8000000000000000000000000000000003FFFFF83FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF00FFFFFE00000000000000000000000000000000FFFFFE01FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "80000000000000000000000000000003FFFFFC00FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC001FFFFFE000000000000000000000000000000FFFFFF0007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038003FFFFFF800000000000000000000000000003FFFFFF8003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010003FFFFFFF0000000000000000000000000001FF";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N0
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] 
// & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101~portadataout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "000000000FFF0000000000000000003FFFF801E00000003FF8FFF8000F003FFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF0000000000000000003FFFE007E00000003FFBFFF8000FC00FFFF8000000000000000001FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000007FFF801FE00000003FFFFFF8000FF003FFFC000000000000000001FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF0000000000000000007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "FE007FE00000003FFFFFF8000FFC00FFFC000000000000000001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007FF801FFE00000003FFFFFF0000FFF003FFC000000000000000001FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000000000000000007FE007FFE00000003FFFFFF0000FFFC00FFC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007F801FFFE00000003FFFFFE0000FFFF003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "FC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007E007FFFE00000003FFFFFE0000FFFFC00FC000000000000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000007801FFFFC0000000FFFFFFC00007FFFF003C000000000000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000006007FFFFC0000003FFFFFF800007FFFFC00C000000000000000007FFFFF0000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000001FFFFF8000000FFFFFFE000003FFFFF000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE00000000000000000007FFFFF0000003FFFFFFC000001FFFFFC0000000000000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FE1FFE0000000000000000001FFFFFE000000FFFFFFF0000000FFFFFF0000000000000000000FFF07E000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "000000000003FFFFFF0000000000000000007FFFF00000FFFC1FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C03FFF00001FFFF00000000000000007FFFFFC0000000000000000001FFFF00001FFF807C000000000000000000000000000000000000000000000000000000000000000000000000000000000000002001FFF80001FFFC0000000000000000FFFFFF000000000000000000007FFF00001FFF0008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF80001FFF00000000000000000FFFFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "000001FFF80003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0003FFC00000000000000001FFFFF00000000000000000000007FF80007FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0003FF000000000000000001FFFFC00000000000000000000001FF8000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003FC000000000000000003FFFF0000000000000000000000007F8001FFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003F0000000000000000003FFFC0000000000000000000000001F8001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8003C0000000000000000003FFF0000000000000000000000000078003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFC00300000000000000000003FFC0000000000000000000000000018007FFFF00000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFE00000000000000000000003FFE000000000000000000000000000000FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF00000000000000000000003FFF800000000000000000000000000001FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000003FFFE00000000000000000000000000003FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFFFF8001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFC000000000000000000000000007FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF80000000000000000000000003FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000001FFFFFFFFFC00000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFBFFFFFFE0000000000000000000000FFFFFFFDFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFC000000000000000000007FFFFFFF1FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFC0000000000000000003FFFFFFFC0FFF0000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "0000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFC00000000000000003FFFFFFFE007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFC000000000000007FFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8007FFFFFFFFFF000000000001FFFFFFFFFFC003FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "000000000000000000000000001F0007FFFFFFFFFFFE00000000FFFFFFFFFFFFC001F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N6
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N12
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout  & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout  & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0007FFFFFFFFFFFFFFFFFFFF07FFFC1FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "000007FFFC1FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFFBFF83FFFFFFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "FFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFE3FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000003800000FFE0FFE000000000003FF83FF800000000000000000000000000000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000007800000FFE0FFE000000000003FF83FF800000000000000000000000000000000001FFFFF000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFF000001FC00000FFE0FFE000000000003FF83FF820000000000000000000000000000000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000007FE00000FFE0FFE000000000001FF83FF838000000000000000000000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFE00000FFE0FFE000000000001FF83FF83E000000000000000000000000000000001FFFF000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "FFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFFE0000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000003FFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFF8000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000FFFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFFE000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF000003FFFFFFFFFFFFFFFFFF07FFFFFFE03FFFFFE07FFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "FFFFFFFFFFF800000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFFFFFFFFFFFFFFFFFF07FFFFFF803FFFFFE0FFFFFFFFFFFFFFFFFFFFFE00000001FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00003FFFFFFFFFFFFFFFFFFF07FFFFFE007FFFFFC0FFFFFFFFFFFFFFFFFFFFFF80000001FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00007FFFFFFFFFFFFFFFFFFF07FFFFFC01FFFFFF81FFFFFFFFFFFFFFFFFFFFFFE0000001FFE000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000FFE0001FFFFFFFFFFFFFFFFFFFF07FFFFF007FFFFFF01FFFFFFFFFFFFFFFFFFFFFFF8000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0007FFFFFFFFFFFFFFFFFFFF07FFFFE01FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFE000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000FFFFFFFFFFFFFFFFFFFFF07FFFFC07FFFFFF807FFFFFFFFFFFFFFFFFFFFFFFF800000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000001FFE001FFFFFFFFFFFFFFFFFFFFF07FFFF81FFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFC00000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF03FFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF07FFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "FFF8000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000001FFEFFFFFFFFF07FFFFFFF83FF83FC1FFFFFFFFFFFFFE000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000FFFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFF800000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF800000000007FFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFFE00000000000001FFC0000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000003FFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFF80000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000001FFFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFFE0000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000FFFFFFFFFFFFF07FFFFFFF83FF83FF87FFFFFFFFFFFFFFF8000000000000FFE000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "000000000000000000000000000000000000000F01FFE0000000003FFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFE000000000000FFF01E000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE000000001FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFF800000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000000007FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFFE000000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "0000001FFFFFC00000001FFFFFFFFFFFFFFF07FFFFFFF83FF87FF83FFFFFFFFFFFFFFFFF800000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000000FFFFFFFFFFFFFFFF07FFFFFFF83FF9FFF83FFFFFFFFFFFFFFFFFE00000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000003FFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFF80000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000001FF9FFE000000000FFE00000000000000000003FF80000000000000000000000000000000FFFBFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE000000001FFE00000000000000000003FF80000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC000000001FFF00000000000000000003FF800000000000000000000000000000007FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC000000001FFF00000000007FFFFFFF83FF83FFFFFFFFFFFE0000000000000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF81FFFFFFFFFFFF8000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF807FFFFFFFFFFFE000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "000000003FFFFF0000000003F3F00000000007FFFFFFF83FF801FFFFFFFFFFFF800000000000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF0000000003F3F00000000007FFFFFFF83FF8007FFFFFFFFFFFE00000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000003F3F00000000007FFFFFFF83FF8001FFFFFFFFFFFF80000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000003F3F00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "FFFF07FFFFFFF83FF8300FFFFFFFFFFFFE0000000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE0000000003F3F0003FFFFF07FFFFFFF83FF83C07FFFFFFFFFFFF80000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF00FFFFFFF07FFFFFFF83FF83F03FFFFFFFFFFFFE0000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF0FFFFFFFF07FFFFFFF83FF83F81FFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N48
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173~portadataout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173~portadataout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6 .lut_mask = 64'h440C770C443F773F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "0000000000000007FFF0000000000000001FFFFF81FFFFFFFFFFFF03FFFFF0000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000000000000007FFFFC0FFFFFFFFFFFE07FFFFC0000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC00000000000000003FFFFE07FFFFFFFFFFC0FFFFF800000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000003F800000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "0001FFFFF000003FF800001FFFFF000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF8000007FC000000000FFFFF800003FF800003FFFFE000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003803FFF000000FFE0000000007FFFFC00003FF800007FFFFC000000000000000001FFF8038000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F03FFE000001FFF0000000007FFFFE00003FF80000FFFFFC0000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000000000FFFC0FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC7FFE000001FFF0000000003FFFFF00003FF80001FFFFF80000000000000000007FFC7FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000001FFF0000000003FFFFFFFF83FF83FFFFFFFF80000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000003FFFFFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE00000000000000000000FFFFFF0000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "0000000000000000000000000000000000000000000FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF80000003FBF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "000000000000FFFF80000001FFF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF00000001FFF00000000007FFFFFFF83FF83FFFFFFFE000000000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000001FFE00000000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000FFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000007FC00000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000003F000000000007FFFFFFF83FF83FFFFFFFC00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000800FFF0000000003F000000000000000000003FF80000000000000000000000000000001FFF0020000000000000000000000000000000000000000000000000000000000000000000000000000000001F81FFF0000000007FC00000000000000000003FF80000000000000000000000000000001FFF03F000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "000000FFFFC1FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFCFFFF800000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000003FFFE7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000001FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFE000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000FFFFFFFC00000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000FFFFFE00000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000FFFFFC0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000001FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "0000000000000000001FFFE00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000007FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF800000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000003FFFC0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFF0000000000";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "07FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000001FFFE0038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E01FFFE000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF00FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F83FFFC000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF83FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF8000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000003FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000001FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFE0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000000FFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000007FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF80000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000000FFFFFC0000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFC00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF800000000000003FFFFFF07FFFFFFFFFFFFC1FFFFFF800000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8000000000000007FFFFF03FFFFFFFFFFFF81FFFFFC000000000000003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7 .lut_mask = 64'h0C440C773F443F77;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000003FFE0FFE0FFE003FFFFE00007FFFFFC0000000FFFFF8001FFFFFFFFFFF80000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000003FFE0FFE0FFE003FFFF80180FFFFFF800001003FFFF80000000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE003FFFE00780FFFFFF800001C00FFFFC0000000000000000000001FFE00000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE007FFF801F81FFFFFF800001F003FFFC0000000000000000000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000000FFF8FFE0FFE007FFE007F81FFFFFF800001FC00FFFC0000000000000000000001FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000FFF8FFE0FFE007FF801FF83FFFFFF800001FF003FFC0000000000000000000001FFE0000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "000000000000000000000000000000000000000FFFF0000000007FF8FFE0FFE007FE007FF83FFFFFF800001FFC00FFC001FFFFFFFFFFF80000001FFFE000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF0000000003FF0FFE0FFE007F801FFF83FFF3FF800001FFF003FC001FFFFFFFFFFF80000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF0000000003FC0FFE0FFE007E007FFF03FFC3FF800001FFFC00FC001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "000001FFFFF8000000001F00FFE0FFE007801FFFF03FF83FF800001FFFF003C001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000001C00FFE0FFE006007FFFF03FF83FF800001FFFFC00C001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000800FFE0FFE00001FFFFF03FF83FF820000FFFFF000001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "0000000000000000000000000000000000000001FFF00001FFF00000FFE0FFE000000000001FF83FF83F00000000000001FFFFFFFFFFF80000001FFF000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00001FFF00000FFE0FFE000000000000FF83FF83F80000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00000FFF80000FFE0FFE000000000000FF83FF83FC0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "000000007FF00000FFF80000FFE0FFE0000000000007F83FF83FE0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000007FFC0000FFE0FFE0000000000003F83FF83FE0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0000000000001F83FF83FF0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "000000000000783FF83FF0000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000001FFF0000FFE0FFE0000000000000183FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000001FFF0000FFE0FFE0000000000000003FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFF8000FFE0FFE0000000000800003FF83FF80000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000000FFF8000FFE0FFE0000000003800003FF83FF8180000000001FFFFFFFFFFF80000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE0000007FFC000FFE0FFE000000000F800003FF8FFF81E00000000000000000000000000000FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE000000003F800003FFBFFF81F80000000000000000000000000000FFFFFC00000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE00000000FF800003FFFFFF81FE0000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE00000003FF800003FFFFFF81FF8000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE0000000FFF800003FFFFFF01FFE000000000000000000000000000FFFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE0000003FFF000003FFFFFF01FFF80000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE000000FFFF000003FFFFFE01FFFE0000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000007FFC00FFE0FFE000003FFFF000003FFFFFE01FFFF8000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "000003FFFFE00000003FFE00FFE0FFE00000FFFFF00000FFFFFFC01FFFFE000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000003FFE00FFE0FFE00003FFFFE00003FFFFFF800FFFFF800001FFFFFFFFFFF80000000FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000001FFF00FFE0FFE0000FFFFFC0000FFFFFFF0007FFFFE00001FFFFFFFFFFF80000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000001FFF00FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "003FFFFFC0003FFFFFFC0007FFFFF80001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE0007FFFFF8000FFFFFFF00001FFFFFC0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE000FFFFFE0001FFFFFFC00000FFFFFE0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000007FFC0FFE0FFE001FFFFF80003FFFFFF0000003FFFFF00";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "0007FFFFE01FF83FF838000FFFFFC00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0001FFFFFC01FF83FF83E0007FFFFF00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0007FFFFF801FF83FF83F0003FFFFFC0001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE001FFFFFF000FF83FF83F8001FFFFFF00";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "01FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000FFE0FFE007FFFFFE0007F83FF83FC000FFFFFFC001FFFFFFFFFFF80000007FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000001FFFFFF80007F83FF83FE0003FFFFFF0000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC000000000000000000007FFFFFE00003F83FF83FF0000FFFFFFC000000000000000000007FF800000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000001FFFFFF800000F83FF83FF00003FFFFFF000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000003FFFFFE000000783FF83FF00000FFFFFF800000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000000000000000007FFFFF8000000183FF83FF800003FFFFFE0000000000000000000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000001FFE0000000000000000000FFFFFE0000000003FF83FF800000FFFFFE0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000001FFFFF80000000003FF83FF8000003FFFFF0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000003FFFFE00600000003FF83FF8000C00FFFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N30
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157~portadataout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5 .lut_mask = 64'h00473347CC47FF47;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "000000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C001FF000780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FE001FF800FFC001C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FE003FF800FFC001FC000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE007FFFFFFFFFFFFC007FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFE007FFFFFFFFFFFFC00FFE000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFCFFFFF800000000000000000000000000000000003FFFFE7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF000000000000000000000000000000000001FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFC0000000000000000000000000000000000007FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC00000000000000000000000000000000000000007FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020003FFFF000000000000000000000000000000000000000001FFFFC000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007800FFFFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "07FFFFFF007FFFFFFFFFFC01FFFFFFC000000FFFFE001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC01FFFF80000007FFFFFF00FFFFFFFFFFFE01FFFFFFC0000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE03FFFF00000007FFFFFF01FFFFFFFFFFFF01FFFFFFC0000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF87FFFE00000007FFFFFF03FFFFFFFFFFFF81FFFFFFC0";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000000000000000000000000007F000FFE03FFFFFFFFFFFFFFC0FFE001FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFF7FFFFFFFFFFFFFFFFDFFE001FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF800FFFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "F8007FFFFFFFFFFFFFFFFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFFFFFFFFFFFFFFFFFF80FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE1FFFFFFFFFFFFFFFFFFFFFFFFFF0FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0007FFFFFFFFFFFFC0000007FFFFFFFFFFFFE001F000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FFFFFFFFFFC00000000003FFFFFFFFFFC001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FFFFFFFFF00000000000001FFFFFFFFFC003FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFE0000000000000000FFFFFFFFE007FF0000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "0000000000000000000000000000000000000000000000000000000001FFE03FFFFFFFE000000000000000000FFFFFFFF80FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFE00000000000000000000FFFFFFFE0FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF3FFFFFFF0000000000000000000001FFFFFFF9FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "000000000000000000000000007FFFFFFFFF800000000000000000000001FFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC0000000000000000000000007FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFE00000000000000000000000000FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "FF0000000000000000000000000001FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030003FFFFFFC00000000000000000000000000007FFFFFF8001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078001FFFFFF000000000000000000000000000001FFFFFF0003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC003FFFFF80000000000000000000000000000003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "FFFFF8007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE00FFFFFE00000000000000000000000000000000FFFFFE00FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF01FFFFF8000000000000000000000000000000003FFFFF01FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFFE0000000000000000000000000000000000FFFFFC3FFC000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N24
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253~portadataout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229~portadataout ) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253~portadataout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229~portadataout  & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8 .lut_mask = 64'h33000F5533FF0F55;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N42
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout ) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout )) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout )) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N12
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277~portadataout )))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269~portadataout  & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277~portadataout )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277~portadataout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269~portadataout  & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277~portadataout  & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a269~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a277~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a261~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a285~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10 .lut_mask = 64'h0350F350035FF35F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N30
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a301 ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a301 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a301 ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N33
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~12 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~12_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11_combout  & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10_combout ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10_combout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~12 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~12 .lut_mask = 64'h1111111105000500;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N12
cyclonev_lcell_comb \u_input_badge|oData[21] (
// Equation(s):
// \u_input_badge|oData [21] = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~12_combout  ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~12_combout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout ))))) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|oData [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|oData[21] .extended_lut = "off";
defparam \u_input_badge|oData[21] .lut_mask = 64'h084C084CFFFFFFFF;
defparam \u_input_badge|oData[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N27
cyclonev_lcell_comb \VGA_B~6 (
// Equation(s):
// \VGA_B~6_combout  = ( \always2~3_combout  & ( \u_input_badge|oData [21] ) ) # ( !\always2~3_combout  & ( \u_input_badge|oData [21] ) ) # ( \always2~3_combout  & ( !\u_input_badge|oData [21] & ( (!cnt_hs[8] & (\always0~44_combout  & (\always1~56_combout  & 
// cnt_hs[7]))) ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always0~44_combout ),
	.datac(!\always1~56_combout ),
	.datad(!cnt_hs[7]),
	.datae(!\always2~3_combout ),
	.dataf(!\u_input_badge|oData [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~6 .extended_lut = "off";
defparam \VGA_B~6 .lut_mask = 64'h00000002FFFFFFFF;
defparam \VGA_B~6 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X36_Y81_N10
dffeas \VGA_B[5]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,\u_input_badge|count_col [4],
\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 12;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 4095;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 12;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 2;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N57
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302~portadataout ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N36
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270~portadataout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270~portadataout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a262~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a270~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a286~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a278~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10 .lut_mask = 64'h5030503F5F305F3F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~12 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~12_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11_combout  & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout )) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10_combout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11_combout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~12 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~12 .lut_mask = 64'h000F000F00220022;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "0000000000000000000000000000000000000000000FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF80000003FBF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "000000000000FFFF80000001FFF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF00000001FFF00000000007FFFFFFF83FF83FFFFFFFE000000000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000001FFE00000000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000FFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000007FC00000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000003F000000000007FFFFFFF83FF83FFFFFFFC00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000800FFF0000000003F000000000000000000003FF80000000000000000000000000000001FFF0020000000000000000000000000000000000000000000000000000000000000000000000000000000001F81FFF0000000007FC00000000000000000003FF80000000000000000000000000000001FFF03F000000000";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "0000000000000007FFF0000000000000001FFFFF81FFFFFFFFFFFF03FFFFF0000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000000000000007FFFFC0FFFFFFFFFFFE07FFFFC0000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC00000000000000003FFFFE07FFFFFFFFFFC0FFFFF800000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000003F800000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "0001FFFFF000003FF800001FFFFF000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF8000007FC000000000FFFFF800003FF800003FFFFE000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003803FFF000000FFE0000000007FFFFC00003FF800007FFFFC000000000000000001FFF8038000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F03FFE000001FFF0000000007FFFFE00003FF80000FFFFFC0000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000000000FFFC0FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC7FFE000001FFF0000000003FFFFF00003FF80001FFFFF80000000000000000007FFC7FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000001FFF0000000003FFFFFFFF83FF83FFFFFFFF80000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000003FFFFFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE00000000000000000000FFFFFF0000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "07FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000001FFFE0038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E01FFFE000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF00FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F83FFFC000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF83FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF8000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000003FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000001FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFE0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000000FFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000007FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF80000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000000FFFFFC0000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFC00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF800000000000003FFFFFF07FFFFFFFFFFFFC1FFFFFF800000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8000000000000007FFFFF03FFFFFFFFFFFF81FFFFFC000000000000003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "000000FFFFC1FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFCFFFF800000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000003FFFE7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000001FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFE000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000FFFFFFFC00000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000FFFFFE00000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000FFFFFC0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000001FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "0000000000000000001FFFE00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000007FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF800000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000003FFFC0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFF0000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N18
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206~portadataout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206~portadataout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7 .lut_mask = 64'h440C770C443F773F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "0007FFFFE01FF83FF838000FFFFFC00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0001FFFFFC01FF83FF83E0007FFFFF00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0007FFFFF801FF83FF83F0003FFFFFC0001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE001FFFFFF000FF83FF83F8001FFFFFF00";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "01FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000FFE0FFE007FFFFFE0007F83FF83FC000FFFFFFC001FFFFFFFFFFF80000007FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000001FFFFFF80007F83FF83FE0003FFFFFF0000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC000000000000000000007FFFFFE00003F83FF83FF0000FFFFFFC000000000000000000007FF800000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000001FFFFFF800000F83FF83FF00003FFFFFF000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000003FFFFFE000000783FF83FF00000FFFFFF800000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000000000000000007FFFFF8000000183FF83FF800003FFFFFE0000000000000000000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000001FFE0000000000000000000FFFFFE0000000003FF83FF800000FFFFFE0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000001FFFFF80000000003FF83FF8000003FFFFF0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000003FFFFE00600000003FF83FF8000C00FFFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE00000000FF800003FFFFFF81FE0000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE00000003FF800003FFFFFF81FF8000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE0000000FFF800003FFFFFF01FFE000000000000000000000000000FFFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE0000003FFF000003FFFFFF01FFF80000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE000000FFFF000003FFFFFE01FFFE0000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000007FFC00FFE0FFE000003FFFF000003FFFFFE01FFFF8000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "000003FFFFE00000003FFE00FFE0FFE00000FFFFF00000FFFFFFC01FFFFE000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000003FFE00FFE0FFE00003FFFFE00003FFFFFF800FFFFF800001FFFFFFFFFFF80000000FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000001FFF00FFE0FFE0000FFFFFC0000FFFFFFF0007FFFFE00001FFFFFFFFFFF80000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000001FFF00FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "003FFFFFC0003FFFFFFC0007FFFFF80001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE0007FFFFF8000FFFFFFF00001FFFFFC0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE000FFFFFE0001FFFFFFC00000FFFFFE0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000007FFC0FFE0FFE001FFFFF80003FFFFFF0000003FFFFF00";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000003FFE0FFE0FFE003FFFFE00007FFFFFC0000000FFFFF8001FFFFFFFFFFF80000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000003FFE0FFE0FFE003FFFF80180FFFFFF800001003FFFF80000000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE003FFFE00780FFFFFF800001C00FFFFC0000000000000000000001FFE00000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE007FFF801F81FFFFFF800001F003FFFC0000000000000000000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000000FFF8FFE0FFE007FFE007F81FFFFFF800001FC00FFFC0000000000000000000001FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000FFF8FFE0FFE007FF801FF83FFFFFF800001FF003FFC0000000000000000000001FFE0000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "000000000000000000000000000000000000000FFFF0000000007FF8FFE0FFE007FE007FF83FFFFFF800001FFC00FFC001FFFFFFFFFFF80000001FFFE000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF0000000003FF0FFE0FFE007F801FFF83FFF3FF800001FFF003FC001FFFFFFFFFFF80000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF0000000003FC0FFE0FFE007E007FFF03FFC3FF800001FFFC00FC001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "000001FFFFF8000000001F00FFE0FFE007801FFFF03FF83FF800001FFFF003C001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000001C00FFE0FFE006007FFFF03FF83FF800001FFFFC00C001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000800FFE0FFE00001FFFFF03FF83FF820000FFFFF000001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "0000000000000000000000000000000000000001FFF00001FFF00000FFE0FFE000000000001FF83FF83F00000000000001FFFFFFFFFFF80000001FFF000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00001FFF00000FFE0FFE000000000000FF83FF83F80000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00000FFF80000FFE0FFE000000000000FF83FF83FC0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "000000007FF00000FFF80000FFE0FFE0000000000007F83FF83FE0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000007FFC0000FFE0FFE0000000000003F83FF83FE0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0000000000001F83FF83FF0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "000000000000783FF83FF0000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000001FFF0000FFE0FFE0000000000000183FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000001FFF0000FFE0FFE0000000000000003FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFF8000FFE0FFE0000000000800003FF83FF80000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000000FFF8000FFE0FFE0000000003800003FF83FF8180000000001FFFFFFFFFFF80000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE0000007FFC000FFE0FFE000000000F800003FF8FFF81E00000000000000000000000000000FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE000000003F800003FFBFFF81F80000000000000000000000000000FFFFFC00000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N30
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150~portadataout ) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5 .lut_mask = 64'h44770C0C44773F3F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFCFFFFF800000000000000000000000000000000003FFFFE7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF000000000000000000000000000000000001FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFC0000000000000000000000000000000000007FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC00000000000000000000000000000000000000007FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020003FFFF000000000000000000000000000000000000000001FFFFC000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007800FFFFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "07FFFFFF007FFFFFFFFFFC01FFFFFFC000000FFFFE001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC01FFFF80000007FFFFFF00FFFFFFFFFFFE01FFFFFFC0000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE03FFFF00000007FFFFFF01FFFFFFFFFFFF01FFFFFFC0000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF87FFFE00000007FFFFFF03FFFFFFFFFFFF81FFFFFFC0";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "000000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C001FF000780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FE001FF800FFC001C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FE003FF800FFC001FC000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE007FFFFFFFFFFFFC007FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFE007FFFFFFFFFFFFC00FFE000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "0000000000000000000000000000000000000000000000000000000001FFE03FFFFFFFE000000000000000000FFFFFFFF80FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFE00000000000000000000FFFFFFFE0FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF3FFFFFFF0000000000000000000001FFFFFFF9FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "000000000000000000000000007FFFFFFFFF800000000000000000000001FFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC0000000000000000000000007FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFE00000000000000000000000000FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "FF0000000000000000000000000001FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030003FFFFFFC00000000000000000000000000007FFFFFF8001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078001FFFFFF000000000000000000000000000001FFFFFF0003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC003FFFFF80000000000000000000000000000003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "FFFFF8007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE00FFFFFE00000000000000000000000000000000FFFFFE00FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF01FFFFF8000000000000000000000000000000003FFFFF01FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFFE0000000000000000000000000000000000FFFFFC3FFC000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000000000000000000000000007F000FFE03FFFFFFFFFFFFFFC0FFE001FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFF7FFFFFFFFFFFFFFFFDFFE001FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF800FFFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "F8007FFFFFFFFFFFFFFFFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFFFFFFFFFFFFFFFFFF80FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE1FFFFFFFFFFFFFFFFFFFFFFFFFF0FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0007FFFFFFFFFFFFC0000007FFFFFFFFFFFFE001F000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FFFFFFFFFFC00000000003FFFFFFFFFFC001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FFFFFFFFF00000000000001FFFFFFFFFC003FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFE0000000000000000FFFFFFFFE007FF0000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N36
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254~portadataout )) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254~portadataout )) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230~portadataout ) 
// ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230~portadataout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8 .lut_mask = 64'h4444777703CF03CF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "FFF8000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000001FFEFFFFFFFFF07FFFFFFF83FF83FC1FFFFFFFFFFFFFE000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000FFFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFF800000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF800000000007FFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFFE00000000000001FFC0000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000003FFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFF80000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000001FFFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFFE0000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000FFFFFFFFFFFFF07FFFFFFF83FF83FF87FFFFFFFFFFFFFFF8000000000000FFE000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "000000000000000000000000000000000000000F01FFE0000000003FFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFE000000000000FFF01E000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE000000001FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFF800000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000000007FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFFE000000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "0000001FFFFFC00000001FFFFFFFFFFFFFFF07FFFFFFF83FF87FF83FFFFFFFFFFFFFFFFF800000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000000FFFFFFFFFFFFFFFF07FFFFFFF83FF9FFF83FFFFFFFFFFFFFFFFFE00000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000003FFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFF80000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0007FFFFFFFFFFFFFFFFFFFF07FFFC1FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "000007FFFC1FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFFBFF83FFFFFFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "FFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFE3FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000003800000FFE0FFE000000000003FF83FF800000000000000000000000000000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000007800000FFE0FFE000000000003FF83FF800000000000000000000000000000000001FFFFF000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFF000001FC00000FFE0FFE000000000003FF83FF820000000000000000000000000000000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000007FE00000FFE0FFE000000000001FF83FF838000000000000000000000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFE00000FFE0FFE000000000001FF83FF83E000000000000000000000000000000001FFFF000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "FFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFFE0000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000003FFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFF8000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000FFFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFFE000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF000003FFFFFFFFFFFFFFFFFF07FFFFFFE03FFFFFE07FFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "FFFFFFFFFFF800000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFFFFFFFFFFFFFFFFFF07FFFFFF803FFFFFE0FFFFFFFFFFFFFFFFFFFFFE00000001FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00003FFFFFFFFFFFFFFFFFFF07FFFFFE007FFFFFC0FFFFFFFFFFFFFFFFFFFFFF80000001FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00007FFFFFFFFFFFFFFFFFFF07FFFFFC01FFFFFF81FFFFFFFFFFFFFFFFFFFFFFE0000001FFE000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000FFE0001FFFFFFFFFFFFFFFFFFFF07FFFFF007FFFFFF01FFFFFFFFFFFFFFFFFFFFFFF8000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0007FFFFFFFFFFFFFFFFFFFF07FFFFE01FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFE000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000FFFFFFFFFFFFFFFFFFFFF07FFFFC07FFFFFF807FFFFFFFFFFFFFFFFFFFFFFFF800000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000001FFE001FFFFFFFFFFFFFFFFFFFFF07FFFF81FFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFC00000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF03FFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF07FFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000001FF9FFE000000000FFE00000000000000000003FF80000000000000000000000000000000FFFBFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE000000001FFE00000000000000000003FF80000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC000000001FFF00000000000000000003FF800000000000000000000000000000007FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC000000001FFF00000000007FFFFFFF83FF83FFFFFFFFFFFE0000000000000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF81FFFFFFFFFFFF8000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF807FFFFFFFFFFFE000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "000000003FFFFF0000000003F3F00000000007FFFFFFF83FF801FFFFFFFFFFFF800000000000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF0000000003F3F00000000007FFFFFFF83FF8007FFFFFFFFFFFE00000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000003F3F00000000007FFFFFFF83FF8001FFFFFFFFFFFF80000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000003F3F00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "FFFF07FFFFFFF83FF8300FFFFFFFFFFFFE0000000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE0000000003F3F0003FFFFF07FFFFFFF83FF83C07FFFFFFFFFFFF80000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF00FFFFFFF07FFFFFFF83FF83F03FFFFFFFFFFFFE0000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF0FFFFFFFF07FFFFFFF83FF83F81FFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N0
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182~portadataout  & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6 .lut_mask = 64'h0C3F44440C3F7777;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N42
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout  & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9 .lut_mask = 64'h330033FF550F550F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "FFFF800000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000007FFFFFC0000000000003FFFFFF8000000007FFFFFE00000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00000000001FFFFFF00000000000003FFFFFF8000000001FFFFFF80000000001FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF00000000007FFFFFC00000000000003FFFFFF00000000007FFFFFE0000000001FFFE000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000001FFFF8000000001FFFFFF000000000000003FFFFFF00000000001FFFFFF8000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC000000007FFFFFC000000000000003FFFFFE000000000007FFFFFE000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC00000001FFFFFF0000000000000003FFFFFE000000000001FFFFFF800000007FFFFC0000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "0000000000000000000000000000000000000000001FFFFFE00000007FFFFFC000000000000000FFFFFFC0000000000007FFFFFE0000000FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000001FFFFFF0000000000000003FFFFFF80000000000001FFFFFF0000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000003FFFFFC000000000000000FFFFFFF000000000000007FFFFF8000001FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000001FFFFFF8000007FFFFF0000000000000003FFFFFFC000000000000001FFFFFC000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC00000FFFFFC000000000000000FFFFFFF00000000000000007FFFFE000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFC00000FFFFF0000000000000001FFFFFFC00000000000000001FFFFF000007FFCFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F07FFE00001FFFFC0000";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF0000000000000000000000000000000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF80000000000000000000000000000000000003FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFE000000000000000000000000000000000000FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFEFFFFF800000000000000000000000000000000003FFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "0000000000000000000007FFC7FFFFE0000000000000000000000000000000000FFFFFC7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF83FFFFF8000000000000000000000000000000003FFFFF83FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF00FFFFFE00000000000000000000000000000000FFFFFE01FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "80000000000000000000000000000003FFFFFC00FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC001FFFFFE000000000000000000000000000000FFFFFF0007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038003FFFFFF800000000000000000000000000003FFFFFF8003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010003FFFFFFF0000000000000000000000000001FF";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N24
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102~portadataout )) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102~portadataout )) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38~portadataout ) 
// ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38~portadataout ) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "000000000000000000000000000000000000000000FFE0000000000000000007FFFFFC000001FFFFFFC00000007FFFFFC000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000001FFFFFF0000003FFFFFF000000001FFFFFF000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000007FFFFFC0000007FFFFFC0000000007FFFFFC00000000000000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000007FF00000000000000001FFFFFF0000000FFFFFF80000000001FFFFFF00000000000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000000007FFFFFC0060001FFFFFF80000000E007FFFFFC0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000000000001FFFFFF001E0001FFFFFF80000000F801FFFFFF0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000007FFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "FFC007E0001FFFFFF80000000FE007FFFFFC000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000000001FFFFFF001FE0003FFFFFF80000000FF801FFFFFF000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000007FFFFFC007FE0003FFFFFF80000000FFE007FFFFFC00000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000000001FFFFFF001FFE0003FFF3FF80000000FFF801F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "FFFFF0000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000000007FFFFFC007FFE0003FFC3FF82000000FFFE007FFFFFC000000000000FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000000000000FFFFFF001FFFE0003FF83FF83800000FFFF801FFFFFE000000000001FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF000000000001FFFFFC007FFFE0003FF83FF83E000007FFFE007FFFFF000000000001FFFFF800000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000001FFFFFFC0000000000000000000001FFFF80000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000000000000001FFFFE0000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFE0000000000000000000001FFFFF800000000000000000000000000FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000FFFFFE00000000000000000000000001FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC3FFF80000000000000000000007FFFFF80000000000000000000000003FFF83FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F01FFFC0000000000000000000007FFFFFE0000000000000000000000007FFF01FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFE0000000000000000000003FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "0000000000FFFE00780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF0000000000000000000000FFFFFFE00000000000000000000001FFFC00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF80000000000000000000007FFFFFF80000000000000000000003FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC0000000000000000000001FFFFFFE0000000000000000000007FFF8000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000000000000000007FFFFFF000000000000000000000FFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000000000000000001FFFFFF800000000000000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC0000000000000000000000FFFFFF800000000000000000007FFFFC00000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FE3FFFFFFFFFFFFFFFFFFFFFFFFFF8FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE07FFFFFFFFFFFFFFFFFFFFFFFFC0FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFFFFFFFFFFFFFFFFE007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFFFFFFFFFFFFFFFFFFFFFFE001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F000FFF0FFFFFFFFFFFFFFFE0FFE001FE0000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000FFE007FFFFFFFFFFFFC00FFE000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFE007FFFFFFFFFFFFC00FFE000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N48
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118~portadataout )) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118~portadataout )) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22~portadataout ) 
// ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22~portadataout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2 .lut_mask = 64'h4444777703CF03CF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "000000000000000000000000000000000000FF8007FE003FF800FFC001FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0007FE001FF800FFC001E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "0000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC001FF0007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000FFFFFE00000000000000000000007FFFFF80000000000000000000FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF00000000000000000000003FFFFF80000000000000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF80000000000000000000000FFFFF00000000000000000003FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "000000000000000003FFFFFFC00000000000000000000007FFFF00000000000000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF00000000000000000000000FFFE0000000000000000001FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFCFFFF8000000000000000000000000000000000000000000003FFFF7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFC000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "000000000000000000000000000000000000007FFFE3FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF03FFFF00000000000000000000000000000000000000000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC01FFFF80000000000000000000000000000000000000000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800FFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "000007FFFE003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FFFF000000000000000000000000000000000000000001FFFFC000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF800000000000000000000000000000000000000003FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000003FFFFF001FFFFC0003FF83FF83F000007FFFF801FFFFF800000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000007FFFFC007FFFFC0001FF83FF83F800007FFFFE007FFFFC00000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC00000000007FFFF001FFFFF80001FF83FF83FC00003FFFFF801FFFFC00000000003FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC0000000000FFFFC007FFFFF00001FF83FF83FE00001FFFFFE007FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0000000000FFFF001FFFFFE00000FF83FF83FF00000FFFFFF801FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000000000FFFC007FFFFFC000007F83FF83FF000007FFFFFE007FFE0000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "000000001FE1FFE0000000000FFF001FFFFFF0000003F83FF83FF000001FFFFFF801FFE0000000000FFF07F0000000000000000000000000000000000000000000000000000000000000000000000000000000000E01FFF0000000000FFC007FFFFFC0000001F83FF83FF8000007FFFFFE007FE0000000001FFF0060000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FF001FFFFFF00000000F83FF83FF8000001FFFFFF801FE0000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FC007FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "FFFC00000000383FF83FF80000007FFFFFE007E0000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000F001FFFFFF000000000083FF83FF80000001FFFFFF801E0000000003FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000C007FFFFFC000000000003FF8FFF800000007FFFFFE0060000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000001FFFFFF0000000000003FFBFFF800000001FF";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78~portadataout )) 
// # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46~portadataout ) 
// ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46~portadataout  & \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "000000000FFF0000000000000000003FFFF801E00000003FF8FFF8000F003FFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF0000000000000000003FFFE007E00000003FFBFFF8000FC00FFFF8000000000000000001FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000007FFF801FE00000003FFFFFF8000FF003FFFC000000000000000001FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF0000000000000000007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "FE007FE00000003FFFFFF8000FFC00FFFC000000000000000001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007FF801FFE00000003FFFFFF0000FFF003FFC000000000000000001FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000000000000000007FE007FFE00000003FFFFFF0000FFFC00FFC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007F801FFFE00000003FFFFFE0000FFFF003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "FC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007E007FFFE00000003FFFFFE0000FFFFC00FC000000000000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000007801FFFFC0000000FFFFFFC00007FFFF003C000000000000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000006007FFFFC0000003FFFFFF800007FFFFC00C000000000000000007FFFFF0000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000001FFFFF8000000FFFFFFE000003FFFFF000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE00000000000000000007FFFFF0000003FFFFFFC000001FFFFFC0000000000000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FE1FFE0000000000000000001FFFFFE000000FFFFFFF0000000FFFFFF0000000000000000000FFF07E000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "000000000003FFFFFF0000000000000000007FFFF00000FFFC1FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C03FFF00001FFFF00000000000000007FFFFFC0000000000000000001FFFF00001FFF807C000000000000000000000000000000000000000000000000000000000000000000000000000000000000002001FFF80001FFFC0000000000000000FFFFFF000000000000000000007FFF00001FFF0008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF80001FFF00000000000000000FFFFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "000001FFF80003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0003FFC00000000000000001FFFFF00000000000000000000007FF80007FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0003FF000000000000000001FFFFC00000000000000000000001FF8000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003FC000000000000000003FFFF0000000000000000000000007F8001FFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003F0000000000000000003FFFC0000000000000000000000001F8001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8003C0000000000000000003FFF0000000000000000000000000078003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFC00300000000000000000003FFC0000000000000000000000000018007FFFF00000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFE00000000000000000000003FFE000000000000000000000000000000FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF00000000000000000000003FFF800000000000000000000000000001FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000003FFFE00000000000000000000000000003FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFF8001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFC000000000000000000000000007FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF80000000000000000000000003FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000001FFFFFFFFFC00000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFBFFFFFFE0000000000000000000000FFFFFFFDFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFC000000000000000000007FFFFFFF1FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFC0000000000000000003FFFFFFFC0FFF0000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "0000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFC00000000000000003FFFFFFFE007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFC000000000000007FFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8007FFFFFFFFFF000000000001FFFFFFFFFFC003FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "000000000000000000000000001F0007FFFFFFFFFFFE00000000FFFFFFFFFFFFC001F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N6
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3 .lut_mask = 64'h0305F30503F5F3F5;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N12
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout  & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout )))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout ))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout  & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout )) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4 .lut_mask = 64'h470047CC473347FF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N15
cyclonev_lcell_comb \u_input_badge|oData[22] (
// Equation(s):
// \u_input_badge|oData [22] = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~12_combout ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout  & ( 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4] & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~12_combout ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~12_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|oData [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|oData[22] .extended_lut = "off";
defparam \u_input_badge|oData[22] .lut_mask = 64'h0F4F0F4F8FCF8FCF;
defparam \u_input_badge|oData[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N36
cyclonev_lcell_comb \VGA_B~7 (
// Equation(s):
// \VGA_B~7_combout  = ( \always1~56_combout  & ( \always2~3_combout  & ( ((\always0~44_combout  & (cnt_hs[7] & !cnt_hs[8]))) # (\u_input_badge|oData [22]) ) ) ) # ( !\always1~56_combout  & ( \always2~3_combout  & ( \u_input_badge|oData [22] ) ) ) # ( 
// \always1~56_combout  & ( !\always2~3_combout  & ( \u_input_badge|oData [22] ) ) ) # ( !\always1~56_combout  & ( !\always2~3_combout  & ( \u_input_badge|oData [22] ) ) )

	.dataa(!\always0~44_combout ),
	.datab(!cnt_hs[7]),
	.datac(!cnt_hs[8]),
	.datad(!\u_input_badge|oData [22]),
	.datae(!\always1~56_combout ),
	.dataf(!\always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~7 .extended_lut = "off";
defparam \VGA_B~7 .lut_mask = 64'h00FF00FF00FF10FF;
defparam \VGA_B~7 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y81_N27
dffeas \VGA_B[6]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC001FFFFFFFFFFFFFFFFFFFFF07FFFE0FFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0007FFFFFFFFFFFFFFFFFFFF07FFFC1FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "000007FFFC1FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFFC3FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFFBFF83FFFFFFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "FFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000000000000000000000007FFF83FFE3FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000003800000FFE0FFE000000000003FF83FF800000000000000000000000000000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000007800000FFE0FFE000000000003FF83FF800000000000000000000000000000000001FFFFF000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFF000001FC00000FFE0FFE000000000003FF83FF820000000000000000000000000000000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000007FE00000FFE0FFE000000000001FF83FF838000000000000000000000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFE00000FFE0FFE000000000001FF83FF83E000000000000000000000000000000001FFFF000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "FFF8000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000001FFEFFFFFFFFF07FFFFFFF83FF83FC1FFFFFFFFFFFFFE000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000FFFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFF800000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF800000000007FFFFFFFFFFF07FFFFFFF83FF83FE0FFFFFFFFFFFFFFE00000000000001FFC0000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000003FFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFF80000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000001FFFFFFFFFFFF07FFFFFFF83FF83FF07FFFFFFFFFFFFFFE0000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000FFFFFFFFFFFFF07FFFFFFF83FF83FF87FFFFFFFFFFFFFFF8000000000000FFE000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "000000000000000000000000000000000000000F01FFE0000000003FFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFE000000000000FFF01E000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE000000001FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFF800000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000000007FFFFFFFFFFFFFF07FFFFFFF83FF83FF83FFFFFFFFFFFFFFFFE000000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "0000001FFFFFC00000001FFFFFFFFFFFFFFF07FFFFFFF83FF87FF83FFFFFFFFFFFFFFFFF800000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000000FFFFFFFFFFFFFFFF07FFFFFFF83FF9FFF83FFFFFFFFFFFFFFFFFE00000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC0000003FFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFF80000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "FFFF07FFFFFFF83FFFFFF83FFFFFFFFFFFFFFFFFFE0000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000003FFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFF8000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800000FFFFFFFFFFFFFFFFFF07FFFFFFF83FFFFFF07FFFFFFFFFFFFFFFFFFFE000000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF000003FFFFFFFFFFFFFFFFFF07FFFFFFE03FFFFFE07FFFFFFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "FFFFFFFFFFF800000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF00000FFFFFFFFFFFFFFFFFFF07FFFFFF803FFFFFE0FFFFFFFFFFFFFFFFFFFFFE00000001FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00003FFFFFFFFFFFFFFFFFFF07FFFFFE007FFFFFC0FFFFFFFFFFFFFFFFFFFFFF80000001FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00007FFFFFFFFFFFFFFFFFFF07FFFFFC01FFFFFF81FFFFFFFFFFFFFFFFFFFFFFE0000001FFE000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000FFE0001FFFFFFFFFFFFFFFFFFFF07FFFFF007FFFFFF01FFFFFFFFFFFFFFFFFFFFFFF8000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0007FFFFFFFFFFFFFFFFFFFF07FFFFE01FFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFE000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000FFFFFFFFFFFFFFFFFFFFF07FFFFC07FFFFFF807FFFFFFFFFFFFFFFFFFFFFFFF800000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000001FFE001FFFFFFFFFFFFFFFFFFFFF07FFFF81FFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFC00000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF03FFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC001FFFFFFFFFFFFFFFFFFFFF07FFFF07FFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFC000007FF0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000001FF9FFE000000000FFE00000000000000000003FF80000000000000000000000000000000FFFBFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE000000001FFE00000000000000000003FF80000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC000000001FFF00000000000000000003FF800000000000000000000000000000007FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC000000001FFF00000000007FFFFFFF83FF83FFFFFFFFFFFE0000000000000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF81FFFFFFFFFFFF8000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF8000000003F3F00000000007FFFFFFF83FF807FFFFFFFFFFFE000000000000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "000000003FFFFF0000000003F3F00000000007FFFFFFF83FF801FFFFFFFFFFFF800000000000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF0000000003F3F00000000007FFFFFFF83FF8007FFFFFFFFFFFE00000000000000001FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000003F3F00000000007FFFFFFF83FF8001FFFFFFFFFFFF80000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000003F3F00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "FFFF07FFFFFFF83FF8300FFFFFFFFFFFFE0000000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE0000000003F3F0003FFFFF07FFFFFFF83FF83C07FFFFFFFFFFFF80000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF00FFFFFFF07FFFFFFF83FF83F03FFFFFFFFFFFFE0000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000001FFF0FFFFFFFF07FFFFFFF83FF83F81FFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N48
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183~portadataout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183~portadataout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6 .lut_mask = 64'h404C707C434F737F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "000000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C001FF000780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FE001FF800FFC001C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FE003FF800FFC001FC000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE007FFFFFFFFFFFFC007FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFE007FFFFFFFFFFFFC00FFE000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000000000000000000000000007F000FFE03FFFFFFFFFFFFFFC0FFE001FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFF7FFFFFFFFFFFFFFFFDFFE001FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF800FFFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "F8007FFFFFFFFFFFFFFFFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFFFFFFFFFFFFFFFFFF80FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE1FFFFFFFFFFFFFFFFFFFFFFFFFF0FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0007FFFFFFFFFFFFC0000007FFFFFFFFFFFFE001F000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0007FFFFFFFFFFC00000000003FFFFFFFFFFC001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FFFFFFFFF00000000000001FFFFFFFFFC003FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFE0000000000000000FFFFFFFFE007FF0000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFCFFFFF800000000000000000000000000000000003FFFFE7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF000000000000000000000000000000000001FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFC0000000000000000000000000000000000007FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC00000000000000000000000000000000000000007FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020003FFFF000000000000000000000000000000000000000001FFFFC000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007800FFFFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "07FFFFFF007FFFFFFFFFFC01FFFFFFC000000FFFFE001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC01FFFF80000007FFFFFF00FFFFFFFFFFFE01FFFFFFC0000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE03FFFF00000007FFFFFF01FFFFFFFFFFFF01FFFFFFC0000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF87FFFE00000007FFFFFF03FFFFFFFFFFFF81FFFFFFC0";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "0000000000000000000000000000000000000000000000000000000001FFE03FFFFFFFE000000000000000000FFFFFFFF80FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFE00000000000000000000FFFFFFFE0FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF3FFFFFFF0000000000000000000001FFFFFFF9FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "000000000000000000000000007FFFFFFFFF800000000000000000000001FFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC0000000000000000000000007FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFE00000000000000000000000000FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "FF0000000000000000000000000001FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030003FFFFFFC00000000000000000000000000007FFFFFF8001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078001FFFFFF000000000000000000000000000001FFFFFF0003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC003FFFFF80000000000000000000000000000003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "FFFFF8007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE00FFFFFE00000000000000000000000000000000FFFFFE00FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF01FFFFF8000000000000000000000000000000003FFFFF01FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFFE0000000000000000000000000000000000FFFFFC3FFC000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N24
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] 
// & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [1])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [1]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255~portadataout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "0000000000000007FFF0000000000000001FFFFF81FFFFFFFFFFFF03FFFFF0000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000000000000007FFFFC0FFFFFFFFFFFE07FFFFC0000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC00000000000000003FFFFE07FFFFFFFFFFC0FFFFF800000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000003F800000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "0001FFFFF000003FF800001FFFFF000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF8000007FC000000000FFFFF800003FF800003FFFFE000000000000000003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003803FFF000000FFE0000000007FFFFC00003FF800007FFFFC000000000000000001FFF8038000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F03FFE000001FFF0000000007FFFFE00003FF80000FFFFFC0000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000000000FFFC0FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC7FFE000001FFF0000000003FFFFF00003FF80001FFFFF80000000000000000007FFC7FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000001FFF0000000003FFFFFFFF83FF83FFFFFFFF80000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000003FFFFFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF8000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000003F3F0000000001FFFFFFFF83FF83FFFFFFFF00000000000000000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE00000000000000000000FFFFFF0000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "07FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000001FFFE0038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E01FFFE000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF00FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F83FFFC000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000007FFF83FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF8000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000003FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000001FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFE0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000000FFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000007FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF80000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000000FFFFFC0000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFC00000000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF800000000000003FFFFFF07FFFFFFFFFFFFC1FFFFFF800000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8000000000000007FFFFF03FFFFFFFFFFFF81FFFFFC000000000000003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "0000000000000000000000000000000000000000000FFFFFE0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC0000003F3F0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000007FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF80000003FBF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "000000000000FFFF80000001FFF0000000000FFFFFFFF83FF83FFFFFFFE000000000000000000003FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF00000001FFF00000000007FFFFFFF83FF83FFFFFFFE000000000000000000001FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000001FFE00000000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000FFE00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "000007FFFFFFF83FF83FFFFFFFC000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000007FC00000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000003F000000000007FFFFFFF83FF83FFFFFFFC00000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000003F000000000007FFFFFFF83FF83FFFFFFFC0000000000000000000003FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000800FFF0000000003F000000000000000000003FF80000000000000000000000000000001FFF0020000000000000000000000000000000000000000000000000000000000000000000000000000000001F81FFF0000000007FC00000000000000000003FF80000000000000000000000000000001FFF03F000000000";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "000000FFFFC1FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFCFFFF800000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000003FFFE7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000001FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFE000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000FFFFFFFC00000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC000000000FFFFFE00000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000FFFFFC0000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000001FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "0000000000000000001FFFE00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC0000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC00000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000007FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF800000000007FFFFFF07FFFFFFFFFFFFC1FFFFFFC00000000003FFFC0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFF0000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N6
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [1]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207~portadataout ))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [1]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207~portadataout  & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207~portadataout  & (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [1]))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "0007FFFFE01FF83FF838000FFFFFC00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0001FFFFFC01FF83FF83E0007FFFFF00001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0007FFFFF801FF83FF83F0003FFFFFC0001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE001FFFFFF000FF83FF83F8001FFFFFF00";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "01FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000FFE0FFE007FFFFFE0007F83FF83FC000FFFFFFC001FFFFFFFFFFF80000007FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000001FFFFFF80007F83FF83FE0003FFFFFF0000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC000000000000000000007FFFFFE00003F83FF83FF0000FFFFFFC000000000000000000007FF800000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000001FFFFFF800000F83FF83FF00003FFFFFF000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00000000000000000003FFFFFE000000783FF83FF00000FFFFFF800000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE00000000000000000007FFFFF8000000183FF83FF800003FFFFFE0000000000000000000FFF00000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000001FFE0000000000000000000FFFFFE0000000003FF83FF800000FFFFFE0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000001FFFFF80000000003FF83FF8000003FFFFF0000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE0000000000000000003FFFFE00600000003FF83FF8000C00FFFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE00000000FF800003FFFFFF81FE0000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE00000003FF800003FFFFFF81FF8000000000000000000000000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000001FFF000FFE0FFE0000000FFF800003FFFFFF01FFE000000000000000000000000000FFFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE0000003FFF000003FFFFFF01FFF80000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000000FFF800FFE0FFE000000FFFF000003FFFFFE01FFFE0000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000007FFC00FFE0FFE000003FFFF000003FFFFFE01FFFF8000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "000003FFFFE00000003FFE00FFE0FFE00000FFFFF00000FFFFFFC01FFFFE000001FFFFFFFFFFF80000000FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE00000003FFE00FFE0FFE00003FFFFE00003FFFFFF800FFFFF800001FFFFFFFFFFF80000000FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000007FFE00000001FFF00FFE0FFE0000FFFFFC0000FFFFFFF0007FFFFE00001FFFFFFFFFFF80000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000001FFF00FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "003FFFFFC0003FFFFFFC0007FFFFF80001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE0007FFFFF8000FFFFFFF00001FFFFFC0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000FFF80FFE0FFE000FFFFFE0001FFFFFFC00000FFFFFE0001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000007FFC0FFE0FFE001FFFFF80003FFFFFF0000003FFFFF00";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000003FFE0FFE0FFE003FFFFE00007FFFFFC0000000FFFFF8001FFFFFFFFFFF80000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000003FFE0FFE0FFE003FFFF80180FFFFFF800001003FFFF80000000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE003FFFE00780FFFFFF800001C00FFFFC0000000000000000000001FFE00000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000007FF000000001FFF0FFE0FFE007FFF801F81FFFFFF800001F003FFFC0000000000000000000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000000000FFF8FFE0FFE007FFE007F81FFFFFF800001FC00FFFC0000000000000000000001FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000FFF8FFE0FFE007FF801FF83FFFFFF800001FF003FFC0000000000000000000001FFE0000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "000000000000000000000000000000000000000FFFF0000000007FF8FFE0FFE007FE007FF83FFFFFF800001FFC00FFC001FFFFFFFFFFF80000001FFFE000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF0000000003FF0FFE0FFE007F801FFF83FFF3FF800001FFF003FC001FFFFFFFFFFF80000001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF0000000003FC0FFE0FFE007E007FFF03FFC3FF800001FFFC00FC001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "000001FFFFF8000000001F00FFE0FFE007801FFFF03FF83FF800001FFFF003C001FFFFFFFFFFF80000001FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000001C00FFE0FFE006007FFFF03FF83FF800001FFFFC00C001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000800FFE0FFE00001FFFFF03FF83FF820000FFFFF000001FFFFFFFFFFF80000003FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000FFE0FFE0";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "0000000000000000000000000000000000000001FFF00001FFF00000FFE0FFE000000000001FF83FF83F00000000000001FFFFFFFFFFF80000001FFF000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00001FFF00000FFE0FFE000000000000FF83FF83F80000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00000FFF80000FFE0FFE000000000000FF83FF83FC0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "000000007FF00000FFF80000FFE0FFE0000000000007F83FF83FE0000000000001FFFFFFFFFFF80000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FF000007FFC0000FFE0FFE0000000000003F83FF83FE0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0000000000001F83FF83FF0000000000001FFFFFFFFFFF80000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000003FFE0000FFE0FFE0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "000000000000783FF83FF0000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000001FFF0000FFE0FFE0000000000000183FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000001FFF0000FFE0FFE0000000000000003FF83FF8000000000001FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFF8000FFE0FFE0000000000800003FF83FF80000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "01FFFFFFFFFFF80000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000001FFE000000FFF8000FFE0FFE0000000003800003FF83FF8180000000001FFFFFFFFFFF80000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE0000007FFC000FFE0FFE000000000F800003FF8FFF81E00000000000000000000000000000FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE0000003FFE000FFE0FFE000000003F800003FFBFFF81F80000000000000000000000000000FFFFFC00000";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N42
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151~portadataout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151~portadataout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135~portadataout 
// )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5 .lut_mask = 64'h404C707C434F737F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N30
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout ) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout )) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout  & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9 .lut_mask = 64'h111103CFDDDD03CF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y34_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N51
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279~portadataout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279~portadataout )))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263~portadataout 
// ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279~portadataout )))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a279~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a263~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a287~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a271~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10 .lut_mask = 64'h04C407C734F437F7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N6
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a303  & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295~portadataout ) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a303  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295~portadataout ) ) 
// )

	.dataa(gnd),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a303 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N0
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~12 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~12_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11_combout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11_combout  & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11_combout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11_combout  & ( 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  & (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout  & 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) ) ) )

	.dataa(gnd),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~12 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~12 .lut_mask = 64'h0300030003330300;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "FFFF800000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000007FFFFFC0000000000003FFFFFF8000000007FFFFFE00000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF00000000001FFFFFF00000000000003FFFFFF8000000001FFFFFF80000000001FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF00000000007FFFFFC00000000000003FFFFFF00000000007FFFFFE0000000001FFFE000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000001FFFF8000000001FFFFFF000000000000003FFFFFF00000000001FFFFFF8000000003FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC000000007FFFFFC000000000000003FFFFFE000000000007FFFFFE000000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC00000001FFFFFF0000000000000003FFFFFE000000000001FFFFFF800000007FFFFC0000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "0000000000000000000000000000000000000000001FFFFFE00000007FFFFFC000000000000000FFFFFFC0000000000007FFFFFE0000000FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0000001FFFFFF0000000000000003FFFFFF80000000000001FFFFFF0000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF0000003FFFFFC000000000000000FFFFFFF000000000000007FFFFF8000001FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000001FFFFFF8000007FFFFF0000000000000003FFFFFFC000000000000001FFFFFC000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC00000FFFFFC000000000000000FFFFFFF00000000000000007FFFFE000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFC00000FFFFF0000000000000001FFFFFFC00000000000000001FFFFF000007FFCFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F07FFE00001FFFFC0000";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF0000000000000000000000000000000000000001FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC000000000000000000000000000000000000007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF00000000000000000000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "000000000000000000000000000000000000000000000000000001FFFFFFF80000000000000000000000000000000000003FFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFE000000000000000000000000000000000000FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFEFFFFF800000000000000000000000000000000003FFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "0000000000000000000007FFC7FFFFE0000000000000000000000000000000000FFFFFC7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF83FFFFF8000000000000000000000000000000003FFFFF83FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF00FFFFFE00000000000000000000000000000000FFFFFE01FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE003FFFFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "80000000000000000000000000000003FFFFFC00FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC001FFFFFE000000000000000000000000000000FFFFFF0007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038003FFFFFF800000000000000000000000000003FFFFFF8003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010003FFFFFFF0000000000000000000000000001FF";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N0
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0 .lut_mask = 64'h447703034477CFCF;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "000000000000000000000000000000000000000000FFE0000000000000000007FFFFFC000001FFFFFFC00000007FFFFFC000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000001FFFFFF0000003FFFFFF000000001FFFFFF000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000007FFFFFC0000007FFFFFC0000000007FFFFFC00000000000000001FFE00000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000007FF00000000000000001FFFFFF0000000FFFFFF80000000001FFFFFF00000000000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000000007FFFFFC0060001FFFFFF80000000E007FFFFFC0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000000000001FFFFFF001E0001FFFFFF80000000F801FFFFFF0000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000007FFF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "FFC007E0001FFFFFF80000000FE007FFFFFC000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000000001FFFFFF001FE0003FFFFFF80000000FF801FFFFFF000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000007FFFFFC007FE0003FFFFFF80000000FFE007FFFFFC00000000000007FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000000001FFFFFF001FFE0003FFF3FF80000000FFF801F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "FFFFF0000000000000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE0000000000007FFFFFC007FFE0003FFC3FF82000000FFFE007FFFFFC000000000000FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000000000000FFFFFF001FFFE0003FF83FF83800000FFFF801FFFFFE000000000001FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF000000000001FFFFFC007FFFE0003FF83FF83E000007FFFE007FFFFF000000000001FFFFF800000000";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "FE3FFFFFFFFFFFFFFFFFFFFFFFFFF8FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE07FFFFFFFFFFFFFFFFFFFFFFFFC0FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFFFFFFFFFFFFFFFFE007FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC007FFFFFFFFFFFFFFFFFFFFFFC007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFFFFFFFFFFFFFFFE003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000FFFFFFFFFFFFFFFFFFFFFFFE001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F000FFF0FFFFFFFFFFFFFFFE0FFE001FE0000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000FFE007FFFFFFFFFFFFC00FFE000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FFE007FFFFFFFFFFFFC00FFE000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE00000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000FFC007FF003FF801FFC007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FF003FF801FFC003FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8007FE003FF800FFC003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000001FFFFFFC0000000000000000000001FFFF80000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFC0000000000000000000001FFFFE0000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFE0000000000000000000001FFFFF800000000000000000000000000FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE7FFF00000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000FFFFFE00000000000000000000000001FFFCFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC3FFF80000000000000000000007FFFFF80000000000000000000000003FFF83FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F01FFFC0000000000000000000007FFFFFE0000000000000000000000007FFF01FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00FFFE0000000000000000000003FFFFFF80000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "0000000000FFFE00780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010007FFF0000000000000000000000FFFFFFE00000000000000000000001FFFC00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF80000000000000000000007FFFFFF80000000000000000000003FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC0000000000000000000001FFFFFFE0000000000000000000007FFF8000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00000000000000000000007FFFFFF000000000000000000000FFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000000000000000001FFFFFF800000000000000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFC0000000000000000000000FFFFFF800000000000000000007FFFFC00000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N12
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) 
// # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23~portadataout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) ) ) ) # ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23~portadataout 
// )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23~portadataout  & !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2])))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119~portadataout  & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "000000000000000000000000000000000000FF8007FE003FF800FFC001FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0007FE001FF800FFC001E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE001FF000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "0000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC001FF0007FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC001FF0007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000003FFFFF001FFFFC0003FF83FF83F000007FFFF801FFFFF800000000001FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF800000000007FFFFC007FFFFC0001FF83FF83F800007FFFFE007FFFFC00000000003FFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC00000000007FFFF001FFFFF80001FF83FF83FC00003FFFFF801FFFFC00000000003FFFFF80000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000003FFFFFC0000000000FFFFC007FFFFF00001FF83FF83FE00001FFFFFE007FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0000000000FFFF001FFFFFE00000FF83FF83FF00000FFFFFF801FFFE00000000007FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFE0000000000FFFC007FFFFFC000007F83FF83FF000007FFFFFE007FFE0000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "000000001FE1FFE0000000000FFF001FFFFFF0000003F83FF83FF000001FFFFFF801FFE0000000000FFF07F0000000000000000000000000000000000000000000000000000000000000000000000000000000000E01FFF0000000000FFC007FFFFFC0000001F83FF83FF8000007FFFFFE007FE0000000001FFF0060000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FF001FFFFFF00000000F83FF83FF8000001FFFFFF801FE0000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8000000000FC007FF";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "FFFC00000000383FF83FF80000007FFFFFE007E0000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000F001FFFFFF000000000083FF83FF80000001FFFFFF801E0000000003FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC000000000C007FFFFFC000000000003FF8FFF800000007FFFFFE0060000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE000000000001FFFFFF0000000000003FFBFFF800000001FF";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000FFFFFE00000000000000000000007FFFFF80000000000000000000FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF00000000000000000000003FFFFF80000000000000000001FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF80000000000000000000000FFFFF00000000000000000003FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "000000000000000003FFFFFFC00000000000000000000007FFFF00000000000000000007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF00000000000000000000000FFFE0000000000000000001FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFCFFFF8000000000000000000000000000000000000000000003FFFF7FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF87FFFC000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "000000000000000000000000000000000000007FFFE3FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF03FFFF00000000000000000000000000000000000000000001FFFF80FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC01FFFF80000000000000000000000000000000000000000003FFFF007F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800FFFFC0000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "000007FFFE003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070007FFFF000000000000000000000000000000000000000001FFFFC000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF800000000000000000000000000000000000000003FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE0000000000000000000000000000000000000000FFFFFC0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N54
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111~portadataout ) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47~portadataout )) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111~portadataout  & 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47~portadataout )) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1 .lut_mask = 64'h3355000F3355FF0F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "000000000003FFFFFF0000000000000000007FFFF00000FFFC1FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C03FFF00001FFFF00000000000000007FFFFFC0000000000000000001FFFF00001FFF807C000000000000000000000000000000000000000000000000000000000000000000000000000000000000002001FFF80001FFFC0000000000000000FFFFFF000000000000000000007FFF00001FFF0008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF80001FFF00000000000000000FFFFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "000001FFF80003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0003FFC00000000000000001FFFFF00000000000000000000007FF80007FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0003FF000000000000000001FFFFC00000000000000000000001FF8000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003FC000000000000000003FFFF0000000000000000000000007F8001FFFC000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000007FFF0003F0000000000000000003FFFC0000000000000000000000001F8001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF8003C0000000000000000003FFF0000000000000000000000000078003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFC00300000000000000000003FFC0000000000000000000000000018007FFFF00000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000003FFFFE00000000000000000000003FFE000000000000000000000000000000FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF00000000000000000000003FFF800000000000000000000000000001FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000003FFFE00000000000000000000000000003FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col[3]~DUPLICATE_q ,\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFF8001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFC000000000000000000000000007FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF80000000000000000000000003FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000001FFFFFFFFFC00000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFBFFFFFFE0000000000000000000000FFFFFFFDFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0FFFFFFFC000000000000000000007FFFFFFF1FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE03FFFFFFFC0000000000000000003FFFFFFFC0FFF0000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "0000000000000000000000000000000000000000000000000000000001FFC00FFFFFFFFC00000000000000003FFFFFFFE007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FFFFFFFFC000000000000007FFFFFFFFC003FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8007FFFFFFFFFF000000000001FFFFFFFFFFC003FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "000000000000000000000000001F0007FFFFFFFFFFFE00000000FFFFFFFFFFFFC001F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u_input_badge|comb_198|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\u_input_badge|Add3~45_sumout ,\u_input_badge|Add3~41_sumout ,\u_input_badge|Add3~37_sumout ,\u_input_badge|Add3~33_sumout ,\u_input_badge|Add3~29_sumout ,\u_input_badge|Add3~25_sumout ,\u_input_badge|count_col [6],\u_input_badge|count_col[5]~DUPLICATE_q ,
\u_input_badge|count_col [4],\u_input_badge|count_col [3],\u_input_badge|count_col [2],\u_input_badge|count_col[1]~DUPLICATE_q ,\u_input_badge|count_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .init_file = "lpmrom_mark.mif";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "000000000FFF0000000000000000003FFFF801E00000003FF8FFF8000F003FFFF8000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF0000000000000000003FFFE007E00000003FFBFFF8000FC00FFFF8000000000000000001FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000007FFF801FE00000003FFFFFF8000FF003FFFC000000000000000001FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF0000000000000000007F";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "FE007FE00000003FFFFFF8000FFC00FFFC000000000000000001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007FF801FFE00000003FFFFFF0000FFF003FFC000000000000000001FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF8000000000000000007FE007FFE00000003FFFFFF0000FFFC00FFC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007F801FFFE00000003FFFFFE0000FFFF003";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "FC000000000000000003FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF8000000000000000007E007FFFE00000003FFFFFE0000FFFFC00FC000000000000000003FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000007801FFFFC0000000FFFFFFC00007FFFF003C000000000000000007FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFC000000000000000006007FFFFC0000003FFFFFF800007FFFFC00C000000000000000007FFFFF0000000";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000001FFFFF8000000FFFFFFE000003FFFFF000000000000000000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFE00000000000000000007FFFFF0000003FFFFFFC000001FFFFFC0000000000000000000FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000FE1FFE0000000000000000001FFFFFE000000FFFFFFF0000000FFFFFF0000000000000000000FFF07E000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N18
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31~portadataout )) 
// # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95~portadataout ))))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [2] & (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3])))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95~portadataout ))))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a 
// [3])))) ) ) ) # ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31~portadataout )) 
// # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95~portadataout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [3]),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3 .lut_mask = 64'h440C770C443F773F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N36
cyclonev_lcell_comb \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4 (
// Equation(s):
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout  = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout  & ( 
// \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout  & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout )))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout  & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout ))))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout  & ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout  & ( (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout )) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout ))))) # 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & (((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout  & ( !\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout  & ( 
// (!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0] & ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout )) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout ),
	.datae(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout ),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4 .extended_lut = "off";
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4 .lut_mask = 64'h404C707C434F737F;
defparam \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N36
cyclonev_lcell_comb \u_input_badge|oData[23] (
// Equation(s):
// \u_input_badge|oData [23] = ( \u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & ( \u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~12_combout  ) ) # ( 
// !\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5] & ( ((!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout ))) # (\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~12_combout ) ) )

	.dataa(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout ),
	.datab(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~12_combout ),
	.datac(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(!\u_input_badge|comb_198|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout ),
	.datae(gnd),
	.dataf(!\u_input_badge|comb_198|altsyncram_component|auto_generated|address_reg_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|oData [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|oData[23] .extended_lut = "off";
defparam \u_input_badge|oData[23] .lut_mask = 64'h37F737F733333333;
defparam \u_input_badge|oData[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N9
cyclonev_lcell_comb \VGA_B~8 (
// Equation(s):
// \VGA_B~8_combout  = ( \always2~3_combout  & ( \u_input_badge|oData [23] ) ) # ( !\always2~3_combout  & ( \u_input_badge|oData [23] ) ) # ( \always2~3_combout  & ( !\u_input_badge|oData [23] & ( (!cnt_hs[8] & (\always1~56_combout  & (\always0~44_combout  & 
// cnt_hs[7]))) ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always1~56_combout ),
	.datac(!\always0~44_combout ),
	.datad(!cnt_hs[7]),
	.datae(!\always2~3_combout ),
	.dataf(!\u_input_badge|oData [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~8 .extended_lut = "off";
defparam \VGA_B~8 .lut_mask = 64'h00000002FFFFFFFF;
defparam \VGA_B~8 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X32_Y81_N27
dffeas \VGA_B[7]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N15
cyclonev_lcell_comb \VGA_G~0 (
// Equation(s):
// \VGA_G~0_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( ((!cnt_hs[8] & (\always0~44_combout  & cnt_hs[7]))) # (\u_input_badge|oData [16]) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( \u_input_badge|oData [16] ) ) ) # ( 
// \always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [16] ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [16] ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\u_input_badge|oData [16]),
	.datac(!\always0~44_combout ),
	.datad(!cnt_hs[7]),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~0 .extended_lut = "off";
defparam \VGA_G~0 .lut_mask = 64'h333333333333333B;
defparam \VGA_G~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X4_Y81_N27
dffeas \VGA_G[0]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N48
cyclonev_lcell_comb \VGA_G~1 (
// Equation(s):
// \VGA_G~1_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( ((\always0~44_combout  & (!cnt_hs[8] & cnt_hs[7]))) # (\u_input_badge|oData [17]) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( \u_input_badge|oData [17] ) ) ) # ( 
// \always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [17] ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [17] ) ) )

	.dataa(!\u_input_badge|oData [17]),
	.datab(!\always0~44_combout ),
	.datac(!cnt_hs[8]),
	.datad(!cnt_hs[7]),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~1 .extended_lut = "off";
defparam \VGA_G~1 .lut_mask = 64'h5555555555555575;
defparam \VGA_G~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X4_Y81_N10
dffeas \VGA_G[1]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N3
cyclonev_lcell_comb \VGA_G~2 (
// Equation(s):
// \VGA_G~2_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( ((!cnt_hs[8] & (\always0~44_combout  & cnt_hs[7]))) # (\u_input_badge|oData [18]) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( \u_input_badge|oData [18] ) ) ) # ( 
// \always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [18] ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [18] ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always0~44_combout ),
	.datac(!cnt_hs[7]),
	.datad(!\u_input_badge|oData [18]),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~2 .extended_lut = "off";
defparam \VGA_G~2 .lut_mask = 64'h00FF00FF00FF02FF;
defparam \VGA_G~2 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X20_Y81_N27
dffeas \VGA_G[2]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N54
cyclonev_lcell_comb \VGA_G~3 (
// Equation(s):
// \VGA_G~3_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( ((!cnt_hs[8] & (\always0~44_combout  & cnt_hs[7]))) # (\u_input_badge|oData [19]) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( \u_input_badge|oData [19] ) ) ) # ( 
// \always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [19] ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [19] ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always0~44_combout ),
	.datac(!\u_input_badge|oData [19]),
	.datad(!cnt_hs[7]),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~3 .extended_lut = "off";
defparam \VGA_G~3 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \VGA_G~3 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X6_Y81_N10
dffeas \VGA_G[3]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N33
cyclonev_lcell_comb \VGA_G~4 (
// Equation(s):
// \VGA_G~4_combout  = ( \always1~56_combout  & ( \always2~3_combout  & ( ((!cnt_hs[8] & (cnt_hs[7] & \always0~44_combout ))) # (\u_input_badge|oData [20]) ) ) ) # ( !\always1~56_combout  & ( \always2~3_combout  & ( \u_input_badge|oData [20] ) ) ) # ( 
// \always1~56_combout  & ( !\always2~3_combout  & ( \u_input_badge|oData [20] ) ) ) # ( !\always1~56_combout  & ( !\always2~3_combout  & ( \u_input_badge|oData [20] ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!cnt_hs[7]),
	.datac(!\u_input_badge|oData [20]),
	.datad(!\always0~44_combout ),
	.datae(!\always1~56_combout ),
	.dataf(!\always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~4 .extended_lut = "off";
defparam \VGA_G~4 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \VGA_G~4 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X10_Y81_N67
dffeas \VGA_G[4]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N36
cyclonev_lcell_comb \VGA_G~5 (
// Equation(s):
// \VGA_G~5_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( ((cnt_hs[7] & (!cnt_hs[8] & \always0~44_combout ))) # (\u_input_badge|oData [21]) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( \u_input_badge|oData [21] ) ) ) # ( 
// \always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [21] ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [21] ) ) )

	.dataa(!\u_input_badge|oData [21]),
	.datab(!cnt_hs[7]),
	.datac(!cnt_hs[8]),
	.datad(!\always0~44_combout ),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~5 .extended_lut = "off";
defparam \VGA_G~5 .lut_mask = 64'h5555555555555575;
defparam \VGA_G~5 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X10_Y81_N50
dffeas \VGA_G[5]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N39
cyclonev_lcell_comb \VGA_G~6 (
// Equation(s):
// \VGA_G~6_combout  = ( \always1~56_combout  & ( \always2~3_combout  & ( ((\always0~44_combout  & (cnt_hs[7] & !cnt_hs[8]))) # (\u_input_badge|oData [22]) ) ) ) # ( !\always1~56_combout  & ( \always2~3_combout  & ( \u_input_badge|oData [22] ) ) ) # ( 
// \always1~56_combout  & ( !\always2~3_combout  & ( \u_input_badge|oData [22] ) ) ) # ( !\always1~56_combout  & ( !\always2~3_combout  & ( \u_input_badge|oData [22] ) ) )

	.dataa(!\always0~44_combout ),
	.datab(!cnt_hs[7]),
	.datac(!\u_input_badge|oData [22]),
	.datad(!cnt_hs[8]),
	.datae(!\always1~56_combout ),
	.dataf(!\always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~6 .extended_lut = "off";
defparam \VGA_G~6 .lut_mask = 64'h0F0F0F0F0F0F1F0F;
defparam \VGA_G~6 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X18_Y81_N50
dffeas \VGA_G[6]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N30
cyclonev_lcell_comb \VGA_G~7 (
// Equation(s):
// \VGA_G~7_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( ((!cnt_hs[8] & (\always0~44_combout  & cnt_hs[7]))) # (\u_input_badge|oData [23]) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( \u_input_badge|oData [23] ) ) ) # ( 
// \always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [23] ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [23] ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always0~44_combout ),
	.datac(!\u_input_badge|oData [23]),
	.datad(!cnt_hs[7]),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~7 .extended_lut = "off";
defparam \VGA_G~7 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \VGA_G~7 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X18_Y81_N67
dffeas \VGA_G[7]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N45
cyclonev_lcell_comb \u_input_badge|u_test|LessThan8~0 (
// Equation(s):
// \u_input_badge|u_test|LessThan8~0_combout  = ( \u_input_badge|u_test|Equal4~1_combout  & ( (\u_input_badge|u_test|H_Cont [6] & \u_input_badge|u_test|H_Cont [5]) ) ) # ( !\u_input_badge|u_test|Equal4~1_combout  )

	.dataa(!\u_input_badge|u_test|H_Cont [6]),
	.datab(gnd),
	.datac(!\u_input_badge|u_test|H_Cont [5]),
	.datad(gnd),
	.datae(!\u_input_badge|u_test|Equal4~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|LessThan8~0 .extended_lut = "off";
defparam \u_input_badge|u_test|LessThan8~0 .lut_mask = 64'hFFFF0505FFFF0505;
defparam \u_input_badge|u_test|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y61_N47
dffeas \u_input_badge|u_test|HSYNC (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|LessThan8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|HSYNC .is_wysiwyg = "true";
defparam \u_input_badge|u_test|HSYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y61_N40
dffeas \u_input_badge|HSYNC (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_input_badge|u_test|HSYNC~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|HSYNC .is_wysiwyg = "true";
defparam \u_input_badge|HSYNC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N42
cyclonev_lcell_comb \VGA_R~0 (
// Equation(s):
// \VGA_R~0_combout  = ( \always2~3_combout  & ( \u_input_badge|oData [16] ) ) # ( !\always2~3_combout  & ( \u_input_badge|oData [16] ) ) # ( \always2~3_combout  & ( !\u_input_badge|oData [16] & ( (!cnt_hs[8] & (\always1~56_combout  & (cnt_hs[7] & 
// \always0~44_combout ))) ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always1~56_combout ),
	.datac(!cnt_hs[7]),
	.datad(!\always0~44_combout ),
	.datae(!\always2~3_combout ),
	.dataf(!\u_input_badge|oData [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~0 .extended_lut = "off";
defparam \VGA_R~0 .lut_mask = 64'h00000002FFFFFFFF;
defparam \VGA_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y81_N61
dffeas \VGA_R[0]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N51
cyclonev_lcell_comb \VGA_R~1 (
// Equation(s):
// \VGA_R~1_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( ((\always0~44_combout  & (cnt_hs[7] & !cnt_hs[8]))) # (\u_input_badge|oData [17]) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( \u_input_badge|oData [17] ) ) ) # ( 
// \always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [17] ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [17] ) ) )

	.dataa(!\u_input_badge|oData [17]),
	.datab(!\always0~44_combout ),
	.datac(!cnt_hs[7]),
	.datad(!cnt_hs[8]),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~1 .extended_lut = "off";
defparam \VGA_R~1 .lut_mask = 64'h5555555555555755;
defparam \VGA_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y81_N10
dffeas \VGA_R[1]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N18
cyclonev_lcell_comb \VGA_R~2 (
// Equation(s):
// \VGA_R~2_combout  = ( \always2~3_combout  & ( \u_input_badge|oData [18] ) ) # ( !\always2~3_combout  & ( \u_input_badge|oData [18] ) ) # ( \always2~3_combout  & ( !\u_input_badge|oData [18] & ( (!cnt_hs[8] & (\always0~44_combout  & (cnt_hs[7] & 
// \always1~56_combout ))) ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always0~44_combout ),
	.datac(!cnt_hs[7]),
	.datad(!\always1~56_combout ),
	.datae(!\always2~3_combout ),
	.dataf(!\u_input_badge|oData [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~2 .extended_lut = "off";
defparam \VGA_R~2 .lut_mask = 64'h00000002FFFFFFFF;
defparam \VGA_R~2 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X26_Y81_N67
dffeas \VGA_R[2]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N57
cyclonev_lcell_comb \VGA_R~3 (
// Equation(s):
// \VGA_R~3_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( ((!cnt_hs[8] & (\always0~44_combout  & cnt_hs[7]))) # (\u_input_badge|oData [19]) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( \u_input_badge|oData [19] ) ) ) # ( 
// \always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [19] ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [19] ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always0~44_combout ),
	.datac(!cnt_hs[7]),
	.datad(!\u_input_badge|oData [19]),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~3 .extended_lut = "off";
defparam \VGA_R~3 .lut_mask = 64'h00FF00FF00FF02FF;
defparam \VGA_R~3 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y81_N27
dffeas \VGA_R[3]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N24
cyclonev_lcell_comb \VGA_R~4 (
// Equation(s):
// \VGA_R~4_combout  = ( \always2~3_combout  & ( \u_input_badge|oData [20] ) ) # ( !\always2~3_combout  & ( \u_input_badge|oData [20] ) ) # ( \always2~3_combout  & ( !\u_input_badge|oData [20] & ( (!cnt_hs[8] & (\always0~44_combout  & (cnt_hs[7] & 
// \always1~56_combout ))) ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always0~44_combout ),
	.datac(!cnt_hs[7]),
	.datad(!\always1~56_combout ),
	.datae(!\always2~3_combout ),
	.dataf(!\u_input_badge|oData [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~4 .extended_lut = "off";
defparam \VGA_R~4 .lut_mask = 64'h00000002FFFFFFFF;
defparam \VGA_R~4 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X36_Y81_N44
dffeas \VGA_R[4]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N39
cyclonev_lcell_comb \VGA_R~5 (
// Equation(s):
// \VGA_R~5_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( ((cnt_hs[7] & (\always0~44_combout  & !cnt_hs[8]))) # (\u_input_badge|oData [21]) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( \u_input_badge|oData [21] ) ) ) # ( 
// \always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [21] ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [21] ) ) )

	.dataa(!\u_input_badge|oData [21]),
	.datab(!cnt_hs[7]),
	.datac(!\always0~44_combout ),
	.datad(!cnt_hs[8]),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~5 .extended_lut = "off";
defparam \VGA_R~5 .lut_mask = 64'h5555555555555755;
defparam \VGA_R~5 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X22_Y81_N27
dffeas \VGA_R[5]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N6
cyclonev_lcell_comb \VGA_R~6 (
// Equation(s):
// \VGA_R~6_combout  = ( \always2~3_combout  & ( \u_input_badge|oData [22] ) ) # ( !\always2~3_combout  & ( \u_input_badge|oData [22] ) ) # ( \always2~3_combout  & ( !\u_input_badge|oData [22] & ( (!cnt_hs[8] & (\always1~56_combout  & (cnt_hs[7] & 
// \always0~44_combout ))) ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always1~56_combout ),
	.datac(!cnt_hs[7]),
	.datad(!\always0~44_combout ),
	.datae(!\always2~3_combout ),
	.dataf(!\u_input_badge|oData [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~6 .extended_lut = "off";
defparam \VGA_R~6 .lut_mask = 64'h00000002FFFFFFFF;
defparam \VGA_R~6 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X22_Y81_N10
dffeas \VGA_R[6]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N33
cyclonev_lcell_comb \VGA_R~7 (
// Equation(s):
// \VGA_R~7_combout  = ( \always2~3_combout  & ( \always1~56_combout  & ( ((!cnt_hs[8] & (\always0~44_combout  & cnt_hs[7]))) # (\u_input_badge|oData [23]) ) ) ) # ( !\always2~3_combout  & ( \always1~56_combout  & ( \u_input_badge|oData [23] ) ) ) # ( 
// \always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [23] ) ) ) # ( !\always2~3_combout  & ( !\always1~56_combout  & ( \u_input_badge|oData [23] ) ) )

	.dataa(!cnt_hs[8]),
	.datab(!\always0~44_combout ),
	.datac(!cnt_hs[7]),
	.datad(!\u_input_badge|oData [23]),
	.datae(!\always2~3_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~7 .extended_lut = "off";
defparam \VGA_R~7 .lut_mask = 64'h00FF00FF00FF02FF;
defparam \VGA_R~7 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X26_Y81_N50
dffeas \VGA_R[7]~reg0 (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA_B[0]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N54
cyclonev_lcell_comb \u_input_badge|u_test|VSYNC_pre~0 (
// Equation(s):
// \u_input_badge|u_test|VSYNC_pre~0_combout  = ( \u_input_badge|u_test|Equal4~2_combout  & ( (!\u_input_badge|u_test|LessThan6~1_combout ) # (\u_input_badge|u_test|V_Cont [9]) ) ) # ( !\u_input_badge|u_test|Equal4~2_combout  & ( 
// \u_input_badge|u_test|VSYNC_pre~q  ) )

	.dataa(gnd),
	.datab(!\u_input_badge|u_test|V_Cont [9]),
	.datac(!\u_input_badge|u_test|LessThan6~1_combout ),
	.datad(!\u_input_badge|u_test|VSYNC_pre~q ),
	.datae(gnd),
	.dataf(!\u_input_badge|u_test|Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_input_badge|u_test|VSYNC_pre~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_input_badge|u_test|VSYNC_pre~0 .extended_lut = "off";
defparam \u_input_badge|u_test|VSYNC_pre~0 .lut_mask = 64'h00FF00FFF3F3F3F3;
defparam \u_input_badge|u_test|VSYNC_pre~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y61_N56
dffeas \u_input_badge|u_test|VSYNC_pre (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_input_badge|u_test|VSYNC_pre~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|u_test|VSYNC_pre~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|u_test|VSYNC_pre .is_wysiwyg = "true";
defparam \u_input_badge|u_test|VSYNC_pre .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y61_N52
dffeas \u_input_badge|VSYNC (
	.clk(\u1|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_input_badge|u_test|VSYNC_pre~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_input_badge|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_input_badge|VSYNC .is_wysiwyg = "true";
defparam \u_input_badge|VSYNC .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
