
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1NBCJI9

Implementation : synthesis

# Written on Mon Dec  5 15:55:57 2022

##### DESIGN INFO #######################################################

Top View:                "soundchip"
Constraint File(s):      "C:\Users\Constantin\Documents\VHDLSoundchip\designer\soundchip\synthesis.fdc"




##### SUMMARY ############################################################

Found 1 issues in 1 out of 3 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                              Ending                                |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                FCCC_C0_0                             |     10.000           |     No paths         |     No paths         |     No paths                         
System                                spi_slave|SPI_DONE_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
FCCC_C0_0                             FCCC_C0_0                             |     10.000           |     No paths         |     No paths         |     No paths                         
FCCC_C0_0                             spi_slave|SPI_DONE_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
spi_slave|SPI_DONE_inferred_clock     FCCC_C0_0                             |     Diff grp         |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:DEVRST_N
p:dac_out_left
p:dac_out_right
p:spi_miso
p:spi_mosi
p:spi_sck
p:spi_ss


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

create_generated_clock -name FCCC_C0_0 -add -master_clock OSC_0 -multiply_by 2 -source [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.RCOSC_25_50MHZ }] [get_pins { FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0 }]
	@W:MT686:"c:/users/constantin/documents/vhdlsoundchip/designer/soundchip/synthesis.fdc":8:0:8:0|No path from master pin (-source) to source of clock FCCC_C0_0

Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
