#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x61a32929eea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61a32929f030 .scope package, "sigma_pkg" "sigma_pkg" 3 3;
 .timescale 0 0;
P_0x61a329292310 .param/l "ALU_ADD" 0 3 5, C4<0000>;
P_0x61a329292350 .param/l "ALU_AND" 0 3 7, C4<0010>;
P_0x61a329292390 .param/l "ALU_OR" 0 3 8, C4<0011>;
P_0x61a3292923d0 .param/l "ALU_SLL" 0 3 10, C4<0101>;
P_0x61a329292410 .param/l "ALU_SRA" 0 3 12, C4<0111>;
P_0x61a329292450 .param/l "ALU_SRL" 0 3 11, C4<0110>;
P_0x61a329292490 .param/l "ALU_SUB" 0 3 6, C4<0001>;
P_0x61a3292924d0 .param/l "ALU_XOR" 0 3 9, C4<0100>;
S_0x61a329297560 .scope module, "alu_tb" "alu_tb" 4 12;
 .timescale -9 -12;
v0x61a3292e1f90_0 .var "alu_op_tb", 3 0;
v0x61a3292e2070_0 .net "carry_flag_tb", 0 0, v0x61a3292e0b00_0;  1 drivers
v0x61a3292e2110_0 .net "negative_flag_tb", 0 0, L_0x61a3292f27e0;  1 drivers
v0x61a3292e21b0_0 .var "operand1_tb", 31 0;
v0x61a3292e2280_0 .var "operand2_tb", 31 0;
v0x61a3292e2370_0 .net "overflow_flag_tb", 0 0, v0x61a3292e0e70_0;  1 drivers
v0x61a3292e2440_0 .net "result_tb", 31 0, v0x61a3292e0f30_0;  1 drivers
v0x61a3292e2510_0 .net "zero_flag_tb", 0 0, L_0x61a3292f2650;  1 drivers
S_0x61a3292976f0 .scope module, "alu_instance" "alu" 4 29, 5 26 0, S_0x61a329297560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "negative_flag";
    .port_info 6 /OUTPUT 1 "overflow_flag";
    .port_info 7 /OUTPUT 1 "carry_flag";
L_0x7fdf4bc9d018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61a3292c10e0_0 .net/2u *"_ivl_0", 31 0, L_0x7fdf4bc9d018;  1 drivers
v0x61a3292e0a20_0 .net "alu_op", 3 0, v0x61a3292e1f90_0;  1 drivers
v0x61a3292e0b00_0 .var "carry_flag", 0 0;
v0x61a3292e0ba0_0 .net "negative_flag", 0 0, L_0x61a3292f27e0;  alias, 1 drivers
v0x61a3292e0c60_0 .net "operand1", 31 0, v0x61a3292e21b0_0;  1 drivers
v0x61a3292e0d90_0 .net "operand2", 31 0, v0x61a3292e2280_0;  1 drivers
v0x61a3292e0e70_0 .var "overflow_flag", 0 0;
v0x61a3292e0f30_0 .var "result", 31 0;
v0x61a3292e1010_0 .net "zero_flag", 0 0, L_0x61a3292f2650;  alias, 1 drivers
E_0x61a329297db0/0 .event anyedge, v0x61a3292e0a20_0, v0x61a3292e0c60_0, v0x61a3292e0d90_0, v0x61a3292e0c60_0;
E_0x61a329297db0/1 .event anyedge, v0x61a3292e0d90_0, v0x61a3292e0f30_0, v0x61a3292e0d90_0;
E_0x61a329297db0 .event/or E_0x61a329297db0/0, E_0x61a329297db0/1;
L_0x61a3292f2650 .cmp/eq 32, v0x61a3292e0f30_0, L_0x7fdf4bc9d018;
L_0x61a3292f27e0 .part v0x61a3292e0f30_0, 31, 1;
S_0x61a3292e11d0 .scope autotask, "apply_and_check" "apply_and_check" 4 42, 4 42 0, S_0x61a329297560;
 .timescale -9 -12;
v0x61a3292e1380_0 .var/i "delay_time", 31 0;
v0x61a3292e1460_0 .var "expected_carry", 0 0;
v0x61a3292e1520_0 .var "expected_neg", 0 0;
v0x61a3292e15c0_0 .var "expected_ovf", 0 0;
v0x61a3292e1680_0 .var "expected_result", 31 0;
v0x61a3292e17b0_0 .var "expected_zero", 0 0;
v0x61a3292e1870_0 .var "op1_in", 31 0;
v0x61a3292e1950_0 .var "op2_in", 31 0;
v0x61a3292e1a30_0 .var "op_code_in", 3 0;
v0x61a3292e1ba0_0 .var/str "test_name";
TD_alu_tb.apply_and_check ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x61a3292e1380_0, 0, 32;
    %load/vec4 v0x61a3292e1380_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x61a3292e1870_0;
    %store/vec4 v0x61a3292e21b0_0, 0, 32;
    %load/vec4 v0x61a3292e1950_0;
    %store/vec4 v0x61a3292e2280_0, 0, 32;
    %load/vec4 v0x61a3292e1a30_0;
    %store/vec4 v0x61a3292e1f90_0, 0, 4;
    %load/vec4 v0x61a3292e1380_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 4 57 "$display", "[%0t ns] Test: %s", $time, v0x61a3292e1ba0_0 {0 0 0};
    %alloc S_0x61a3292e1c60;
    %load/vec4 v0x61a3292e1f90_0;
    %store/vec4 v0x61a3292e1df0_0, 0, 4;
    %callf/str TD_alu_tb.op_code_to_string, S_0x61a3292e1c60;
    %free S_0x61a3292e1c60;
    %vpi_call/w 4 58 "$display", "  Inputs: op1=%h, op2=%h, alu_op=%b (%s)", v0x61a3292e21b0_0, v0x61a3292e2280_0, v0x61a3292e1f90_0, S<0,str> {0 0 1};
    %vpi_call/w 4 60 "$display", "  Outputs: Result=%h, Z=%b, N=%b, O=%b, C=%b", v0x61a3292e2440_0, v0x61a3292e2510_0, v0x61a3292e2110_0, v0x61a3292e2370_0, v0x61a3292e2070_0 {0 0 0};
    %load/vec4 v0x61a3292e2440_0;
    %load/vec4 v0x61a3292e1680_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 4 64 "$error", "  MISMATCH! Result: %h, Expected: %h", v0x61a3292e2440_0, v0x61a3292e1680_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x61a3292e2510_0;
    %load/vec4 v0x61a3292e17b0_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 4 67 "$error", "  MISMATCH! Zero Flag: %b, Expected: %b", v0x61a3292e2510_0, v0x61a3292e17b0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x61a3292e2110_0;
    %load/vec4 v0x61a3292e1520_0;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %vpi_call/w 4 70 "$error", "  MISMATCH! Negative Flag: %b, Expected: %b", v0x61a3292e2110_0, v0x61a3292e1520_0 {0 0 0};
T_0.4 ;
    %load/vec4 v0x61a3292e2370_0;
    %load/vec4 v0x61a3292e15c0_0;
    %cmp/ne;
    %jmp/0xz  T_0.6, 6;
    %vpi_call/w 4 73 "$error", "  MISMATCH! Overflow Flag: %b, Expected: %b", v0x61a3292e2370_0, v0x61a3292e15c0_0 {0 0 0};
T_0.6 ;
    %load/vec4 v0x61a3292e1f90_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_0.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x61a3292e1f90_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_0.10;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x61a3292e2070_0;
    %load/vec4 v0x61a3292e1460_0;
    %cmp/ne;
    %jmp/0xz  T_0.11, 6;
    %vpi_call/w 4 77 "$error", "  MISMATCH! Carry Flag: %b, Expected: %b", v0x61a3292e2070_0, v0x61a3292e1460_0 {0 0 0};
T_0.11 ;
T_0.8 ;
    %end;
S_0x61a3292e1c60 .scope autofunction.str, "op_code_to_string" "op_code_to_string" 4 84, 4 84 0, S_0x61a329297560;
 .timescale -9 -12;
v0x61a3292e1df0_0 .var "op_code", 3 0;
; Variable op_code_to_string is string return value of scope S_0x61a3292e1c60
TD_alu_tb.op_code_to_string ;
    %load/vec4 v0x61a3292e1df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %vpi_func/s 4 95 "$sformatf", "OP:%b", v0x61a3292e1df0_0 {0 0 0};
    %ret/str 0; Assign to op_code_to_string
    %disable/flow S_0x61a3292e1c60;
    %jmp T_1.22;
T_1.13 ;
    %pushi/str "ADD";
    %ret/str 0; Assign to op_code_to_string
    %disable/flow S_0x61a3292e1c60;
    %jmp T_1.22;
T_1.14 ;
    %pushi/str "SUB";
    %ret/str 0; Assign to op_code_to_string
    %disable/flow S_0x61a3292e1c60;
    %jmp T_1.22;
T_1.15 ;
    %pushi/str "AND";
    %ret/str 0; Assign to op_code_to_string
    %disable/flow S_0x61a3292e1c60;
    %jmp T_1.22;
T_1.16 ;
    %pushi/str "OR";
    %ret/str 0; Assign to op_code_to_string
    %disable/flow S_0x61a3292e1c60;
    %jmp T_1.22;
T_1.17 ;
    %pushi/str "XOR";
    %ret/str 0; Assign to op_code_to_string
    %disable/flow S_0x61a3292e1c60;
    %jmp T_1.22;
T_1.18 ;
    %pushi/str "SLL";
    %ret/str 0; Assign to op_code_to_string
    %disable/flow S_0x61a3292e1c60;
    %jmp T_1.22;
T_1.19 ;
    %pushi/str "SRL";
    %ret/str 0; Assign to op_code_to_string
    %disable/flow S_0x61a3292e1c60;
    %jmp T_1.22;
T_1.20 ;
    %pushi/str "SRA";
    %ret/str 0; Assign to op_code_to_string
    %disable/flow S_0x61a3292e1c60;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %end;
    .scope S_0x61a3292976f0;
T_2 ;
Ewait_0 .event/or E_0x61a329297db0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e0b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e0e70_0, 0, 1;
    %load/vec4 v0x61a3292e0a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x61a3292e0f30_0, 0, 32;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x61a3292e0c60_0;
    %pad/u 33;
    %load/vec4 v0x61a3292e0d90_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x61a3292e0f30_0, 0, 32;
    %store/vec4 v0x61a3292e0b00_0, 0, 1;
    %load/vec4 v0x61a3292e0c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x61a3292e0d90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.12, 4;
    %load/vec4 v0x61a3292e0c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x61a3292e0f30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e0e70_0, 0, 1;
T_2.10 ;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x61a3292e0c60_0;
    %pad/u 33;
    %load/vec4 v0x61a3292e0d90_0;
    %pad/u 33;
    %inv;
    %addi 1, 0, 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x61a3292e0f30_0, 0, 32;
    %store/vec4 v0x61a3292e0b00_0, 0, 1;
    %load/vec4 v0x61a3292e0c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x61a3292e0d90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.15, 4;
    %load/vec4 v0x61a3292e0c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x61a3292e0f30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e0e70_0, 0, 1;
T_2.13 ;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x61a3292e0c60_0;
    %load/vec4 v0x61a3292e0d90_0;
    %and;
    %store/vec4 v0x61a3292e0f30_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x61a3292e0c60_0;
    %load/vec4 v0x61a3292e0d90_0;
    %or;
    %store/vec4 v0x61a3292e0f30_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x61a3292e0c60_0;
    %load/vec4 v0x61a3292e0d90_0;
    %xor;
    %store/vec4 v0x61a3292e0f30_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x61a3292e0c60_0;
    %load/vec4 v0x61a3292e0d90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x61a3292e0f30_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x61a3292e0c60_0;
    %load/vec4 v0x61a3292e0d90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x61a3292e0f30_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x61a3292e0c60_0;
    %load/vec4 v0x61a3292e0d90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x61a3292e0f30_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x61a329297560;
T_3 ;
    %vpi_call/w 4 104 "$dumpfile", "alu_waveforms.vcd" {0 0 0};
    %vpi_call/w 4 105 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61a329297560 {0 0 0};
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "ADD (1 + 2)";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "SUB (5 - 2)";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "AND (0xF & 0xA)";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "OR (0xF | 0xA)";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "XOR (0xF ^ 0xA)";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "SLL (0xF << 2)";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "SRL (0xF >> 2)";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "SRA (0xF0 >>> 2)";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "SRA (0xFFFFFFF0 >>> 2)";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "ADD (-1 + 1) -> Zero";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "ADD (MaxPos + 1) -> Overflow";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "ADD (MinNeg + MinNeg) -> Overflow";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "SUB (2 - 5) -> Negative";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 1879048192, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 2415919104, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 3758096384, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "SUB (LargePos - LargeNeg) -> Overflow";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 2415919104, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 1879048192, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "SUB (LargeNeg - LargePos) -> Overflow";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 2882400018, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 2882400018, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "SLL (val << 0)";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "SLL (1 << 31)";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "SLL (1 << 34), effective (1 << 2)";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %alloc S_0x61a3292e11d0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x61a3292e1870_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x61a3292e1950_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x61a3292e1a30_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x61a3292e1680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e17b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61a3292e1520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61a3292e1460_0, 0, 1;
    %pushi/str "Default/Unknown ALU Op";
    %store/str v0x61a3292e1ba0_0;
    %fork TD_alu_tb.apply_and_check, S_0x61a3292e11d0;
    %join;
    %free S_0x61a3292e11d0;
    %vpi_call/w 4 151 "$display", "ALU Testbench Simulation Finished." {0 0 0};
    %vpi_call/w 4 152 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/packages/sigma_pkg.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/RTL/ALU/alu_tb.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/RTL/ALU/alu.sv";
